
STM32F4_Balancing_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007518  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  080076b8  080076b8  000176b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b28  08007b28  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08007b28  08007b28  00017b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b30  08007b30  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b34  08007b34  00017b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08007b38  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  200001e8  08007d20  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08007d20  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a8ac  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028ef  00000000  00000000  0002ab07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba8  00000000  00000000  0002d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000879  00000000  00000000  0002dfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ac0a  00000000  00000000  0002e819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc8e  00000000  00000000  00049423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009647f  00000000  00000000  000570b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003edc  00000000  00000000  000ed530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000f140c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080076a0 	.word	0x080076a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080076a0 	.word	0x080076a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd6:	f000 b9bb 	b.w	8000f50 <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f84d 	bl	8000c88 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f840 	bl	8000c88 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f82f 	bl	8000c88 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f821 	bl	8000c88 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f043 0201 	orr.w	r2, r3, #1
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	601a      	str	r2, [r3, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6a1a      	ldr	r2, [r3, #32]
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	431a      	orrs	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	621a      	str	r2, [r3, #32]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <DCmotor_Init>:
#include "DCmotor.h"
#include "stm32f4xx_ll_tim.h"
#include <stdio.h>


void DCmotor_Init(void){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM2);
 8000f9c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fa0:	f7ff ffd8 	bl	8000f54 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000faa:	f7ff ffe3 	bl	8000f74 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8000fae:	2110      	movs	r1, #16
 8000fb0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fb4:	f7ff ffde 	bl	8000f74 <LL_TIM_CC_EnableChannel>

	printf("DCmotor Initialization has completed.\n\n");
 8000fb8:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <DCmotor_Init+0x2c>)
 8000fba:	f004 f925 	bl	8005208 <puts>
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	080076b8 	.word	0x080076b8

08000fc8 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	601a      	str	r2, [r3, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d101      	bne.n	8001000 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e000      	b.n	8001002 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	2b02      	cmp	r3, #2
 8001020:	d101      	bne.n	8001026 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001044:	2b80      	cmp	r3, #128	; 0x80
 8001046:	d101      	bne.n	800104c <LL_SPI_IsActiveFlag_BSY+0x18>
 8001048:	2301      	movs	r3, #1
 800104a:	e000      	b.n	800104e <LL_SPI_IsActiveFlag_BSY+0x1a>
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	330c      	adds	r3, #12
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b2db      	uxtb	r3, r3
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001076:	b480      	push	{r7}
 8001078:	b085      	sub	sp, #20
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	330c      	adds	r3, #12
 8001086:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	78fa      	ldrb	r2, [r7, #3]
 800108c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800108e:	bf00      	nop
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	619a      	str	r2, [r3, #24]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010b6:	b480      	push	{r7}
 80010b8:	b083      	sub	sp, #12
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	041a      	lsls	r2, r3, #16
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	619a      	str	r2, [r3, #24]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <MPU9250_Init>:

MPU9250 IMU;

int curTime, prevTime, dt;

void MPU9250_Init(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
//
//	LL_I2C_GenerateStopCondition(I2C1);


//	======================== LL_SPI ========================
	LL_SPI_Enable(SPI1);
 80010d8:	4803      	ldr	r0, [pc, #12]	; (80010e8 <MPU9250_Init+0x14>)
 80010da:	f7ff ff75 	bl	8000fc8 <LL_SPI_Enable>

//	printf("Waiting for 5 seconds to start...\n\n");
//	HAL_Delay(5000);

	printf("MPU9250 Initialization has completed.\n\n");
 80010de:	4803      	ldr	r0, [pc, #12]	; (80010ec <MPU9250_Init+0x18>)
 80010e0:	f004 f892 	bl	8005208 <puts>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40013000 	.word	0x40013000
 80010ec:	080076e0 	.word	0x080076e0

080010f0 <MPU9250_Calibration>:

void MPU9250_Calibration(void){
 80010f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010f4:	b0a0      	sub	sp, #128	; 0x80
 80010f6:	af00      	add	r7, sp, #0
	IMU.ax_offset = 0;
 80010f8:	4a83      	ldr	r2, [pc, #524]	; (8001308 <MPU9250_Calibration+0x218>)
 80010fa:	2300      	movs	r3, #0
 80010fc:	8193      	strh	r3, [r2, #12]
	IMU.ay_offset = 0;
 80010fe:	4a82      	ldr	r2, [pc, #520]	; (8001308 <MPU9250_Calibration+0x218>)
 8001100:	2300      	movs	r3, #0
 8001102:	81d3      	strh	r3, [r2, #14]
	IMU.az_offset = 0;
 8001104:	4a80      	ldr	r2, [pc, #512]	; (8001308 <MPU9250_Calibration+0x218>)
 8001106:	2300      	movs	r3, #0
 8001108:	8213      	strh	r3, [r2, #16]
	IMU.gx_offset = 0;
 800110a:	4a7f      	ldr	r2, [pc, #508]	; (8001308 <MPU9250_Calibration+0x218>)
 800110c:	2300      	movs	r3, #0
 800110e:	8253      	strh	r3, [r2, #18]
	IMU.gy_offset = 0;
 8001110:	4a7d      	ldr	r2, [pc, #500]	; (8001308 <MPU9250_Calibration+0x218>)
 8001112:	2300      	movs	r3, #0
 8001114:	8293      	strh	r3, [r2, #20]
	IMU.gz_offset = 0;
 8001116:	4a7c      	ldr	r2, [pc, #496]	; (8001308 <MPU9250_Calibration+0x218>)
 8001118:	2300      	movs	r3, #0
 800111a:	82d3      	strh	r3, [r2, #22]

	long long ax_offset_sum = 0;
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	long long ay_offset_sum = 0;
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	f04f 0300 	mov.w	r3, #0
 8001130:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	long long az_offset_sum = 0;
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	long long gx_offset_sum = 0;
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	long long gy_offset_sum = 0;
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	f04f 0300 	mov.w	r3, #0
 8001154:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	long long gz_offset_sum = 0;
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	for (int i = 0; i < 100; i++){
 8001164:	2300      	movs	r3, #0
 8001166:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001168:	e075      	b.n	8001256 <MPU9250_Calibration+0x166>
		MPU9250_GetAccel();
 800116a:	f000 f91f 	bl	80013ac <MPU9250_GetAccel>
		MPU9250_GetGyro();
 800116e:	f000 f977 	bl	8001460 <MPU9250_GetGyro>

		ax_offset_sum += IMU.ax;
 8001172:	4b65      	ldr	r3, [pc, #404]	; (8001308 <MPU9250_Calibration+0x218>)
 8001174:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001178:	b21b      	sxth	r3, r3
 800117a:	17da      	asrs	r2, r3, #31
 800117c:	643b      	str	r3, [r7, #64]	; 0x40
 800117e:	647a      	str	r2, [r7, #68]	; 0x44
 8001180:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001184:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001186:	1851      	adds	r1, r2, r1
 8001188:	6239      	str	r1, [r7, #32]
 800118a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800118c:	414b      	adcs	r3, r1
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
 8001190:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001194:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		ay_offset_sum += IMU.ay;
 8001198:	4b5b      	ldr	r3, [pc, #364]	; (8001308 <MPU9250_Calibration+0x218>)
 800119a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	17da      	asrs	r2, r3, #31
 80011a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80011a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80011a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80011ac:	1851      	adds	r1, r2, r1
 80011ae:	61b9      	str	r1, [r7, #24]
 80011b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80011b2:	414b      	adcs	r3, r1
 80011b4:	61fb      	str	r3, [r7, #28]
 80011b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011ba:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		az_offset_sum += IMU.az + 16384;
 80011be:	4b52      	ldr	r3, [pc, #328]	; (8001308 <MPU9250_Calibration+0x218>)
 80011c0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011c4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80011c8:	17da      	asrs	r2, r3, #31
 80011ca:	633b      	str	r3, [r7, #48]	; 0x30
 80011cc:	637a      	str	r2, [r7, #52]	; 0x34
 80011ce:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80011d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80011d4:	1851      	adds	r1, r2, r1
 80011d6:	6139      	str	r1, [r7, #16]
 80011d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80011da:	414b      	adcs	r3, r1
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011e2:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
		gx_offset_sum += IMU.gx;
 80011e6:	4b48      	ldr	r3, [pc, #288]	; (8001308 <MPU9250_Calibration+0x218>)
 80011e8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	17da      	asrs	r2, r3, #31
 80011f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80011f4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80011f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011fa:	1851      	adds	r1, r2, r1
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001200:	414b      	adcs	r3, r1
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001208:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
		gy_offset_sum += IMU.gy;
 800120c:	4b3e      	ldr	r3, [pc, #248]	; (8001308 <MPU9250_Calibration+0x218>)
 800120e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001212:	b21b      	sxth	r3, r3
 8001214:	17da      	asrs	r2, r3, #31
 8001216:	469a      	mov	sl, r3
 8001218:	4693      	mov	fp, r2
 800121a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800121e:	eb12 010a 	adds.w	r1, r2, sl
 8001222:	6039      	str	r1, [r7, #0]
 8001224:	eb43 030b 	adc.w	r3, r3, fp
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800122e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		gz_offset_sum += IMU.gz;
 8001232:	4b35      	ldr	r3, [pc, #212]	; (8001308 <MPU9250_Calibration+0x218>)
 8001234:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001238:	b21b      	sxth	r3, r3
 800123a:	17da      	asrs	r2, r3, #31
 800123c:	461c      	mov	r4, r3
 800123e:	4615      	mov	r5, r2
 8001240:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001244:	eb12 0804 	adds.w	r8, r2, r4
 8001248:	eb43 0905 	adc.w	r9, r3, r5
 800124c:	e9c7 8914 	strd	r8, r9, [r7, #80]	; 0x50
	for (int i = 0; i < 100; i++){
 8001250:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001252:	3301      	adds	r3, #1
 8001254:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001258:	2b63      	cmp	r3, #99	; 0x63
 800125a:	dd86      	ble.n	800116a <MPU9250_Calibration+0x7a>
	}

	IMU.ax_offset = ax_offset_sum / 1000;
 800125c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001260:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	f7ff fca6 	bl	8000bb8 <__aeabi_ldivmod>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	b212      	sxth	r2, r2
 8001272:	4b25      	ldr	r3, [pc, #148]	; (8001308 <MPU9250_Calibration+0x218>)
 8001274:	819a      	strh	r2, [r3, #12]
	IMU.ay_offset = ay_offset_sum / 1000;
 8001276:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800127a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800127e:	f04f 0300 	mov.w	r3, #0
 8001282:	f7ff fc99 	bl	8000bb8 <__aeabi_ldivmod>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	b212      	sxth	r2, r2
 800128c:	4b1e      	ldr	r3, [pc, #120]	; (8001308 <MPU9250_Calibration+0x218>)
 800128e:	81da      	strh	r2, [r3, #14]
	IMU.az_offset = az_offset_sum / 1000;
 8001290:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001294:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	f7ff fc8c 	bl	8000bb8 <__aeabi_ldivmod>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	b212      	sxth	r2, r2
 80012a6:	4b18      	ldr	r3, [pc, #96]	; (8001308 <MPU9250_Calibration+0x218>)
 80012a8:	821a      	strh	r2, [r3, #16]
	IMU.gx_offset = gx_offset_sum / 1000;
 80012aa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80012ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012b2:	f04f 0300 	mov.w	r3, #0
 80012b6:	f7ff fc7f 	bl	8000bb8 <__aeabi_ldivmod>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	b212      	sxth	r2, r2
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <MPU9250_Calibration+0x218>)
 80012c2:	825a      	strh	r2, [r3, #18]
	IMU.gy_offset = gy_offset_sum / 1000;
 80012c4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80012c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012cc:	f04f 0300 	mov.w	r3, #0
 80012d0:	f7ff fc72 	bl	8000bb8 <__aeabi_ldivmod>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	b212      	sxth	r2, r2
 80012da:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <MPU9250_Calibration+0x218>)
 80012dc:	829a      	strh	r2, [r3, #20]
	IMU.gz_offset = gz_offset_sum / 1000;
 80012de:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80012e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	f7ff fc65 	bl	8000bb8 <__aeabi_ldivmod>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	b212      	sxth	r2, r2
 80012f4:	4b04      	ldr	r3, [pc, #16]	; (8001308 <MPU9250_Calibration+0x218>)
 80012f6:	82da      	strh	r2, [r3, #22]

	printf("MPU9250 Calibration has completed.\n\n");
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MPU9250_Calibration+0x21c>)
 80012fa:	f003 ff85 	bl	8005208 <puts>
}
 80012fe:	bf00      	nop
 8001300:	3780      	adds	r7, #128	; 0x80
 8001302:	46bd      	mov	sp, r7
 8001304:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001308:	20000208 	.word	0x20000208
 800130c:	08007708 	.word	0x08007708

08001310 <MPU9250_ReceiveData>:

	while(LL_SPI_IsActiveFlag_BSY(SPI1));
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4);
}

unsigned char MPU9250_ReceiveData(unsigned char Address){
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
//
//	return Data;


//	======================== LL_SPI ========================
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 800131a:	2110      	movs	r1, #16
 800131c:	4821      	ldr	r0, [pc, #132]	; (80013a4 <MPU9250_ReceiveData+0x94>)
 800131e:	f7ff feca 	bl	80010b6 <LL_GPIO_ResetOutputPin>

	LL_SPI_TransmitData8(SPI1, 0x80 | Address);
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4619      	mov	r1, r3
 800132c:	481e      	ldr	r0, [pc, #120]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 800132e:	f7ff fea2 	bl	8001076 <LL_SPI_TransmitData8>
	while(!LL_SPI_IsActiveFlag_TXE(SPI1));
 8001332:	bf00      	nop
 8001334:	481c      	ldr	r0, [pc, #112]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001336:	f7ff fe6a 	bl	800100e <LL_SPI_IsActiveFlag_TXE>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f9      	beq.n	8001334 <MPU9250_ReceiveData+0x24>

	while(!LL_SPI_IsActiveFlag_RXNE(SPI1));
 8001340:	bf00      	nop
 8001342:	4819      	ldr	r0, [pc, #100]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001344:	f7ff fe50 	bl	8000fe8 <LL_SPI_IsActiveFlag_RXNE>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f9      	beq.n	8001342 <MPU9250_ReceiveData+0x32>
	LL_SPI_ReceiveData8(SPI1);
 800134e:	4816      	ldr	r0, [pc, #88]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001350:	f7ff fe83 	bl	800105a <LL_SPI_ReceiveData8>

	LL_SPI_TransmitData8(SPI1, 0x00);
 8001354:	2100      	movs	r1, #0
 8001356:	4814      	ldr	r0, [pc, #80]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001358:	f7ff fe8d 	bl	8001076 <LL_SPI_TransmitData8>
	while(!LL_SPI_IsActiveFlag_TXE(SPI1));
 800135c:	bf00      	nop
 800135e:	4812      	ldr	r0, [pc, #72]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001360:	f7ff fe55 	bl	800100e <LL_SPI_IsActiveFlag_TXE>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f9      	beq.n	800135e <MPU9250_ReceiveData+0x4e>

	while(!LL_SPI_IsActiveFlag_RXNE(SPI1));
 800136a:	bf00      	nop
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 800136e:	f7ff fe3b 	bl	8000fe8 <LL_SPI_IsActiveFlag_RXNE>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0f9      	beq.n	800136c <MPU9250_ReceiveData+0x5c>
	unsigned char Data = LL_SPI_ReceiveData8(SPI1);
 8001378:	480b      	ldr	r0, [pc, #44]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 800137a:	f7ff fe6e 	bl	800105a <LL_SPI_ReceiveData8>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]

	while(LL_SPI_IsActiveFlag_BSY(SPI1));
 8001382:	bf00      	nop
 8001384:	4808      	ldr	r0, [pc, #32]	; (80013a8 <MPU9250_ReceiveData+0x98>)
 8001386:	f7ff fe55 	bl	8001034 <LL_SPI_IsActiveFlag_BSY>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1f9      	bne.n	8001384 <MPU9250_ReceiveData+0x74>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8001390:	2110      	movs	r1, #16
 8001392:	4804      	ldr	r0, [pc, #16]	; (80013a4 <MPU9250_ReceiveData+0x94>)
 8001394:	f7ff fe81 	bl	800109a <LL_GPIO_SetOutputPin>

	return Data;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40020000 	.word	0x40020000
 80013a8:	40013000 	.word	0x40013000

080013ac <MPU9250_GetAccel>:

void MPU9250_GetAccel(void){
 80013ac:	b598      	push	{r3, r4, r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	IMU.ax = MPU9250_ReceiveData(0x3B) << 8 | MPU9250_ReceiveData(0x3C);
 80013b0:	203b      	movs	r0, #59	; 0x3b
 80013b2:	f7ff ffad 	bl	8001310 <MPU9250_ReceiveData>
 80013b6:	4603      	mov	r3, r0
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	b21c      	sxth	r4, r3
 80013bc:	203c      	movs	r0, #60	; 0x3c
 80013be:	f7ff ffa7 	bl	8001310 <MPU9250_ReceiveData>
 80013c2:	4603      	mov	r3, r0
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4323      	orrs	r3, r4
 80013c8:	b21a      	sxth	r2, r3
 80013ca:	4b24      	ldr	r3, [pc, #144]	; (800145c <MPU9250_GetAccel+0xb0>)
 80013cc:	801a      	strh	r2, [r3, #0]
	IMU.ay = MPU9250_ReceiveData(0x3D) << 8 | MPU9250_ReceiveData(0x3E);
 80013ce:	203d      	movs	r0, #61	; 0x3d
 80013d0:	f7ff ff9e 	bl	8001310 <MPU9250_ReceiveData>
 80013d4:	4603      	mov	r3, r0
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	b21c      	sxth	r4, r3
 80013da:	203e      	movs	r0, #62	; 0x3e
 80013dc:	f7ff ff98 	bl	8001310 <MPU9250_ReceiveData>
 80013e0:	4603      	mov	r3, r0
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4323      	orrs	r3, r4
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	4b1c      	ldr	r3, [pc, #112]	; (800145c <MPU9250_GetAccel+0xb0>)
 80013ea:	805a      	strh	r2, [r3, #2]
	IMU.az = MPU9250_ReceiveData(0x3F) << 8 | MPU9250_ReceiveData(0x40);
 80013ec:	203f      	movs	r0, #63	; 0x3f
 80013ee:	f7ff ff8f 	bl	8001310 <MPU9250_ReceiveData>
 80013f2:	4603      	mov	r3, r0
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	b21c      	sxth	r4, r3
 80013f8:	2040      	movs	r0, #64	; 0x40
 80013fa:	f7ff ff89 	bl	8001310 <MPU9250_ReceiveData>
 80013fe:	4603      	mov	r3, r0
 8001400:	b21b      	sxth	r3, r3
 8001402:	4323      	orrs	r3, r4
 8001404:	b21a      	sxth	r2, r3
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001408:	809a      	strh	r2, [r3, #4]

	IMU.ax -= IMU.ax_offset;
 800140a:	4b14      	ldr	r3, [pc, #80]	; (800145c <MPU9250_GetAccel+0xb0>)
 800140c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b12      	ldr	r3, [pc, #72]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001414:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001418:	b29b      	uxth	r3, r3
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	b29b      	uxth	r3, r3
 800141e:	b21a      	sxth	r2, r3
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001422:	801a      	strh	r2, [r3, #0]
	IMU.ay -= IMU.ay_offset;
 8001424:	4b0d      	ldr	r3, [pc, #52]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001426:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MPU9250_GetAccel+0xb0>)
 800142e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001432:	b29b      	uxth	r3, r3
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	b29b      	uxth	r3, r3
 8001438:	b21a      	sxth	r2, r3
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <MPU9250_GetAccel+0xb0>)
 800143c:	805a      	strh	r2, [r3, #2]
	IMU.az -= IMU.az_offset;
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001440:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001444:	b29a      	uxth	r2, r3
 8001446:	4b05      	ldr	r3, [pc, #20]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001448:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800144c:	b29b      	uxth	r3, r3
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	b29b      	uxth	r3, r3
 8001452:	b21a      	sxth	r2, r3
 8001454:	4b01      	ldr	r3, [pc, #4]	; (800145c <MPU9250_GetAccel+0xb0>)
 8001456:	809a      	strh	r2, [r3, #4]
}
 8001458:	bf00      	nop
 800145a:	bd98      	pop	{r3, r4, r7, pc}
 800145c:	20000208 	.word	0x20000208

08001460 <MPU9250_GetGyro>:

void MPU9250_GetGyro(void){
 8001460:	b598      	push	{r3, r4, r7, lr}
 8001462:	af00      	add	r7, sp, #0
	IMU.gx = MPU9250_ReceiveData(0x43) << 8 | MPU9250_ReceiveData(0x44);
 8001464:	2043      	movs	r0, #67	; 0x43
 8001466:	f7ff ff53 	bl	8001310 <MPU9250_ReceiveData>
 800146a:	4603      	mov	r3, r0
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21c      	sxth	r4, r3
 8001470:	2044      	movs	r0, #68	; 0x44
 8001472:	f7ff ff4d 	bl	8001310 <MPU9250_ReceiveData>
 8001476:	4603      	mov	r3, r0
 8001478:	b21b      	sxth	r3, r3
 800147a:	4323      	orrs	r3, r4
 800147c:	b21a      	sxth	r2, r3
 800147e:	4b24      	ldr	r3, [pc, #144]	; (8001510 <MPU9250_GetGyro+0xb0>)
 8001480:	80da      	strh	r2, [r3, #6]
	IMU.gy = MPU9250_ReceiveData(0x45) << 8 | MPU9250_ReceiveData(0x46);
 8001482:	2045      	movs	r0, #69	; 0x45
 8001484:	f7ff ff44 	bl	8001310 <MPU9250_ReceiveData>
 8001488:	4603      	mov	r3, r0
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21c      	sxth	r4, r3
 800148e:	2046      	movs	r0, #70	; 0x46
 8001490:	f7ff ff3e 	bl	8001310 <MPU9250_ReceiveData>
 8001494:	4603      	mov	r3, r0
 8001496:	b21b      	sxth	r3, r3
 8001498:	4323      	orrs	r3, r4
 800149a:	b21a      	sxth	r2, r3
 800149c:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <MPU9250_GetGyro+0xb0>)
 800149e:	811a      	strh	r2, [r3, #8]
	IMU.gz = MPU9250_ReceiveData(0x47) << 8 | MPU9250_ReceiveData(0x48);
 80014a0:	2047      	movs	r0, #71	; 0x47
 80014a2:	f7ff ff35 	bl	8001310 <MPU9250_ReceiveData>
 80014a6:	4603      	mov	r3, r0
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21c      	sxth	r4, r3
 80014ac:	2048      	movs	r0, #72	; 0x48
 80014ae:	f7ff ff2f 	bl	8001310 <MPU9250_ReceiveData>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	4323      	orrs	r3, r4
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	4b15      	ldr	r3, [pc, #84]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014bc:	815a      	strh	r2, [r3, #10]

	IMU.gx -= IMU.gx_offset;
 80014be:	4b14      	ldr	r3, [pc, #80]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014c0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014c8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	b21a      	sxth	r2, r3
 80014d4:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014d6:	80da      	strh	r2, [r3, #6]
	IMU.gy -= IMU.gy_offset;
 80014d8:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014e2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	b21a      	sxth	r2, r3
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014f0:	811a      	strh	r2, [r3, #8]
	IMU.gz -= IMU.gz_offset;
 80014f2:	4b07      	ldr	r3, [pc, #28]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014f4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	4b05      	ldr	r3, [pc, #20]	; (8001510 <MPU9250_GetGyro+0xb0>)
 80014fc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001500:	b29b      	uxth	r3, r3
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	b29b      	uxth	r3, r3
 8001506:	b21a      	sxth	r2, r3
 8001508:	4b01      	ldr	r3, [pc, #4]	; (8001510 <MPU9250_GetGyro+0xb0>)
 800150a:	815a      	strh	r2, [r3, #10]
}
 800150c:	bf00      	nop
 800150e:	bd98      	pop	{r3, r4, r7, pc}
 8001510:	20000208 	.word	0x20000208
 8001514:	00000000 	.word	0x00000000

08001518 <MPU9250_GetRoll_Acc>:

void MPU9250_GetRoll_Acc(void){
 8001518:	b5b0      	push	{r4, r5, r7, lr}
 800151a:	af00      	add	r7, sp, #0
	IMU.roll_acc = atan(IMU.ay / (sqrt(-IMU.ax * IMU.ax + IMU.az * IMU.az))) * 180 / M_PI;
 800151c:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 800151e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff f806 	bl	8000534 <__aeabi_i2d>
 8001528:	4604      	mov	r4, r0
 800152a:	460d      	mov	r5, r1
 800152c:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 800152e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001532:	425b      	negs	r3, r3
 8001534:	4a22      	ldr	r2, [pc, #136]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 8001536:	f9b2 2000 	ldrsh.w	r2, [r2]
 800153a:	fb03 f202 	mul.w	r2, r3, r2
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 8001540:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001544:	4619      	mov	r1, r3
 8001546:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 8001548:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800154c:	fb01 f303 	mul.w	r3, r1, r3
 8001550:	4413      	add	r3, r2
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe ffee 	bl	8000534 <__aeabi_i2d>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	ec43 2b10 	vmov	d0, r2, r3
 8001560:	f005 fdee 	bl	8007140 <sqrt>
 8001564:	ec53 2b10 	vmov	r2, r3, d0
 8001568:	4620      	mov	r0, r4
 800156a:	4629      	mov	r1, r5
 800156c:	f7ff f976 	bl	800085c <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	ec43 2b17 	vmov	d7, r2, r3
 8001578:	eeb0 0a47 	vmov.f32	s0, s14
 800157c:	eef0 0a67 	vmov.f32	s1, s15
 8001580:	f005 fe0a 	bl	8007198 <atan>
 8001584:	ec51 0b10 	vmov	r0, r1, d0
 8001588:	f04f 0200 	mov.w	r2, #0
 800158c:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <MPU9250_GetRoll_Acc+0xac>)
 800158e:	f7ff f83b 	bl	8000608 <__aeabi_dmul>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	a307      	add	r3, pc, #28	; (adr r3, 80015b8 <MPU9250_GetRoll_Acc+0xa0>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f95c 	bl	800085c <__aeabi_ddiv>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4905      	ldr	r1, [pc, #20]	; (80015c0 <MPU9250_GetRoll_Acc+0xa8>)
 80015aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80015ae:	bf00      	nop
 80015b0:	bdb0      	pop	{r4, r5, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	f3af 8000 	nop.w
 80015b8:	54442d18 	.word	0x54442d18
 80015bc:	400921fb 	.word	0x400921fb
 80015c0:	20000208 	.word	0x20000208
 80015c4:	40668000 	.word	0x40668000

080015c8 <MPU9250_GetRoll_Gyr>:

void MPU9250_GetPitch_Acc(void){
	IMU.pitch_acc = atan(IMU.ax / (sqrt(-IMU.ay * IMU.ay + IMU.az * IMU.az))) * 180 / M_PI;
}

void MPU9250_GetRoll_Gyr(void){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	IMU.roll_gyr = IMU.gx * dt / 1000.f;
 80015cc:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <MPU9250_GetRoll_Gyr+0x3c>)
 80015ce:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015d2:	461a      	mov	r2, r3
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MPU9250_GetRoll_Gyr+0x40>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fb02 f303 	mul.w	r3, r2, r3
 80015dc:	ee07 3a90 	vmov	s15, r3
 80015e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800160c <MPU9250_GetRoll_Gyr+0x44>
 80015e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015ec:	ee16 0a90 	vmov	r0, s13
 80015f0:	f7fe ffb2 	bl	8000558 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4902      	ldr	r1, [pc, #8]	; (8001604 <MPU9250_GetRoll_Gyr+0x3c>)
 80015fa:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000208 	.word	0x20000208
 8001608:	20000268 	.word	0x20000268
 800160c:	447a0000 	.word	0x447a0000

08001610 <MPU9250_getRoll_Filtered>:

void MPU9250_GetPitch_Gyr(void){
	IMU.pitch_gyr = IMU.gy * dt / 1000.f;
}

void MPU9250_getRoll_Filtered(void){
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	IMU.roll_filtered = complementaryFilter_double(IMU.roll_acc, IMU.roll_gyr);
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MPU9250_getRoll_Filtered+0x38>)
 8001616:	ed93 7b06 	vldr	d7, [r3, #24]
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <MPU9250_getRoll_Filtered+0x38>)
 800161c:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8001620:	eeb0 1a46 	vmov.f32	s2, s12
 8001624:	eef0 1a66 	vmov.f32	s3, s13
 8001628:	eeb0 0a47 	vmov.f32	s0, s14
 800162c:	eef0 0a67 	vmov.f32	s1, s15
 8001630:	f000 f82e 	bl	8001690 <complementaryFilter_double>
 8001634:	eeb0 7a40 	vmov.f32	s14, s0
 8001638:	eef0 7a60 	vmov.f32	s15, s1
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <MPU9250_getRoll_Filtered+0x38>)
 800163e:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000208 	.word	0x20000208

0800164c <getDeltaTime>:

void MPU9250_getPitch_Filtered(void){
	IMU.pitch_filtered = complementaryFilter_double(IMU.pitch_acc, IMU.pitch_gyr);
}

void getDeltaTime(void){
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
	prevTime = curTime;
 8001650:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <getDeltaTime+0x34>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <getDeltaTime+0x38>)
 8001656:	6013      	str	r3, [r2, #0]
	curTime = count_ms;
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <getDeltaTime+0x3c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a08      	ldr	r2, [pc, #32]	; (8001680 <getDeltaTime+0x34>)
 800165e:	6013      	str	r3, [r2, #0]
	dt = curTime - prevTime;
 8001660:	4b07      	ldr	r3, [pc, #28]	; (8001680 <getDeltaTime+0x34>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <getDeltaTime+0x38>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	4a08      	ldr	r2, [pc, #32]	; (800168c <getDeltaTime+0x40>)
 800166c:	6013      	str	r3, [r2, #0]
	curTime = count_ms;
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <getDeltaTime+0x3c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a03      	ldr	r2, [pc, #12]	; (8001680 <getDeltaTime+0x34>)
 8001674:	6013      	str	r3, [r2, #0]
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	20000260 	.word	0x20000260
 8001684:	20000264 	.word	0x20000264
 8001688:	20000270 	.word	0x20000270
 800168c:	20000268 	.word	0x20000268

08001690 <complementaryFilter_double>:

double complementaryFilter_double(double val1, double val2){
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	ed87 0b02 	vstr	d0, [r7, #8]
 800169a:	ed87 1b00 	vstr	d1, [r7]
	return ALPHA * val1 + (1 - ALPHA) * val2;
 800169e:	a312      	add	r3, pc, #72	; (adr r3, 80016e8 <complementaryFilter_double+0x58>)
 80016a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016a8:	f7fe ffae 	bl	8000608 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4614      	mov	r4, r2
 80016b2:	461d      	mov	r5, r3
 80016b4:	a30e      	add	r3, pc, #56	; (adr r3, 80016f0 <complementaryFilter_double+0x60>)
 80016b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016be:	f7fe ffa3 	bl	8000608 <__aeabi_dmul>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4620      	mov	r0, r4
 80016c8:	4629      	mov	r1, r5
 80016ca:	f7fe fde7 	bl	800029c <__adddf3>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80016d6:	eeb0 0a47 	vmov.f32	s0, s14
 80016da:	eef0 0a67 	vmov.f32	s1, s15
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bdb0      	pop	{r4, r5, r7, pc}
 80016e4:	f3af 8000 	nop.w
 80016e8:	cccccccd 	.word	0xcccccccd
 80016ec:	3feccccc 	.word	0x3feccccc
 80016f0:	99999998 	.word	0x99999998
 80016f4:	3fb99999 	.word	0x3fb99999

080016f8 <LL_GPIO_SetOutputPin>:
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	619a      	str	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <LL_GPIO_ResetOutputPin>:
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	041a      	lsls	r2, r3, #16
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	619a      	str	r2, [r3, #24]
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
	...

08001734 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800173e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001740:	4907      	ldr	r1, [pc, #28]	; (8001760 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4313      	orrs	r3, r2
 8001746:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800174a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4013      	ands	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	40023800 	.word	0x40023800

08001764 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	463b      	mov	r3, r7
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
 8001778:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800177a:	2004      	movs	r0, #4
 800177c:	f7ff ffda 	bl	8001734 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001780:	2080      	movs	r0, #128	; 0x80
 8001782:	f7ff ffd7 	bl	8001734 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001786:	2001      	movs	r0, #1
 8001788:	f7ff ffd4 	bl	8001734 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800178c:	2002      	movs	r0, #2
 800178e:	f7ff ffd1 	bl	8001734 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8001792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001796:	4815      	ldr	r0, [pc, #84]	; (80017ec <MX_GPIO_Init+0x88>)
 8001798:	f7ff ffbc 	bl	8001714 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(NSS_GPIO_Port, NSS_Pin);
 800179c:	2110      	movs	r1, #16
 800179e:	4814      	ldr	r0, [pc, #80]	; (80017f0 <MX_GPIO_Init+0x8c>)
 80017a0:	f7ff ffaa 	bl	80016f8 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80017a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017aa:	2301      	movs	r3, #1
 80017ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ba:	463b      	mov	r3, r7
 80017bc:	4619      	mov	r1, r3
 80017be:	480b      	ldr	r0, [pc, #44]	; (80017ec <MX_GPIO_Init+0x88>)
 80017c0:	f001 feb7 	bl	8003532 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = NSS_Pin;
 80017c4:	2310      	movs	r3, #16
 80017c6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017c8:	2301      	movs	r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017cc:	2303      	movs	r3, #3
 80017ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017d4:	2300      	movs	r3, #0
 80017d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80017d8:	463b      	mov	r3, r7
 80017da:	4619      	mov	r1, r3
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <MX_GPIO_Init+0x8c>)
 80017de:	f001 fea8 	bl	8003532 <LL_GPIO_Init>

}
 80017e2:	bf00      	nop
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40020800 	.word	0x40020800
 80017f0:	40020000 	.word	0x40020000

080017f4 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	601a      	str	r2, [r3, #0]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	601a      	str	r2, [r3, #0]
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	60da      	str	r2, [r3, #12]
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	f023 0201 	bic.w	r2, r3, #1
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	60da      	str	r2, [r3, #12]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <LL_AHB1_GRP1_EnableClock>:
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001888:	4907      	ldr	r1, [pc, #28]	; (80018a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4313      	orrs	r3, r2
 800188e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4013      	ands	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40023800 	.word	0x40023800

080018ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018b8:	4907      	ldr	r1, [pc, #28]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4313      	orrs	r3, r2
 80018be:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4013      	ands	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018ca:	68fb      	ldr	r3, [r7, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08e      	sub	sp, #56	; 0x38
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80018e2:	f107 0318 	add.w	r3, r7, #24
 80018e6:	2220      	movs	r2, #32
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 fd6c 	bl	80053c8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f0:	463b      	mov	r3, r7
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]
 80018fc:	611a      	str	r2, [r3, #16]
 80018fe:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001900:	2002      	movs	r0, #2
 8001902:	f7ff ffbb 	bl	800187c <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001906:	23c0      	movs	r3, #192	; 0xc0
 8001908:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800190a:	2302      	movs	r3, #2
 800190c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001912:	2301      	movs	r3, #1
 8001914:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800191a:	2304      	movs	r3, #4
 800191c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191e:	463b      	mov	r3, r7
 8001920:	4619      	mov	r1, r3
 8001922:	4816      	ldr	r0, [pc, #88]	; (800197c <MX_I2C1_Init+0xa0>)
 8001924:	f001 fe05 	bl	8003532 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001928:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800192c:	f7ff ffbe 	bl	80018ac <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8001930:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_I2C1_Init+0xa4>)
 8001932:	f7ff ff92 	bl	800185a <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001936:	4812      	ldr	r0, [pc, #72]	; (8001980 <MX_I2C1_Init+0xa4>)
 8001938:	f7ff ff6c 	bl	8001814 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800193c:	4810      	ldr	r0, [pc, #64]	; (8001980 <MX_I2C1_Init+0xa4>)
 800193e:	f7ff ff59 	bl	80017f4 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001942:	2300      	movs	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001946:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <MX_I2C1_Init+0xa8>)
 8001948:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 800194a:	2300      	movs	r3, #0
 800194c:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001952:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001956:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001958:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800195e:	f107 0318 	add.w	r3, r7, #24
 8001962:	4619      	mov	r1, r3
 8001964:	4806      	ldr	r0, [pc, #24]	; (8001980 <MX_I2C1_Init+0xa4>)
 8001966:	f001 ff63 	bl	8003830 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 800196a:	2100      	movs	r1, #0
 800196c:	4804      	ldr	r0, [pc, #16]	; (8001980 <MX_I2C1_Init+0xa4>)
 800196e:	f7ff ff61 	bl	8001834 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001972:	bf00      	nop
 8001974:	3738      	adds	r7, #56	; 0x38
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40020400 	.word	0x40020400
 8001980:	40005400 	.word	0x40005400
 8001984:	000186a0 	.word	0x000186a0

08001988 <LL_TIM_EnableCounter>:
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f043 0201 	orr.w	r2, r3, #1
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	601a      	str	r2, [r3, #0]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	f043 0201 	orr.w	r2, r3, #1
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	60da      	str	r2, [r3, #12]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019d8:	2b80      	cmp	r3, #128	; 0x80
 80019da:	bf0c      	ite	eq
 80019dc:	2301      	moveq	r3, #1
 80019de:	2300      	movne	r3, #0
 80019e0:	b2db      	uxtb	r3, r3
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
 80019f6:	460b      	mov	r3, r1
 80019f8:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80019fa:	78fa      	ldrb	r2, [r7, #3]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	605a      	str	r2, [r3, #4]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_write>:
#include "DCmotor.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len){		// printf�??????????????????????????????????????? USART6?�� ?���??????????????????????????????????????? ?��?�� ?��?��
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len ; i++){
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	e011      	b.n	8001a42 <_write+0x36>
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 8001a1e:	bf00      	nop
 8001a20:	480c      	ldr	r0, [pc, #48]	; (8001a54 <_write+0x48>)
 8001a22:	f7ff ffd1 	bl	80019c8 <LL_USART_IsActiveFlag_TXE>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d0f9      	beq.n	8001a20 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	4413      	add	r3, r2
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	4807      	ldr	r0, [pc, #28]	; (8001a54 <_write+0x48>)
 8001a38:	f7ff ffd9 	bl	80019ee <LL_USART_TransmitData8>
	for (int i = 0; i < len ; i++){
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	dbe9      	blt.n	8001a1e <_write+0x12>
	}
	return len;
 8001a4a:	687b      	ldr	r3, [r7, #4]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40011400 	.word	0x40011400

08001a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08e      	sub	sp, #56	; 0x38
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	double target_roll = 0.0;
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double roll_PID = 0.0;
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double roll_err;
	double roll_err_sum = 0;
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double roll_err_dt;
	double roll_err_prev;

	short motor_input;
	double dt_double = 0.001;
 8001a82:	a32a      	add	r3, pc, #168	; (adr r3, 8001b2c <main+0xd4>)
 8001a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a88:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double Kp = 40;
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <main+0xc0>)
 8001a92:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double Ki = 0;
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double Kd = 0;
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aae:	f000 febf 	bl	8002830 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab2:	f000 f83f 	bl	8001b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab6:	f7ff fe55 	bl	8001764 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8001aba:	f000 fe2f 	bl	800271c <MX_USART6_UART_Init>
  MX_I2C1_Init();
 8001abe:	f7ff ff0d 	bl	80018dc <MX_I2C1_Init>
  MX_TIM2_Init();
 8001ac2:	f000 fc83 	bl	80023cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001ac6:	f000 fd09 	bl	80024dc <MX_TIM3_Init>
  MX_SPI1_Init();
 8001aca:	f000 f8e5 	bl	8001c98 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MPU9250_Init();
 8001ace:	f7ff fb01 	bl	80010d4 <MPU9250_Init>
  MPU9250_Calibration();
 8001ad2:	f7ff fb0d 	bl	80010f0 <MPU9250_Calibration>
  DCmotor_Init();
 8001ad6:	f7ff fa5f 	bl	8000f98 <DCmotor_Init>
  LL_TIM_EnableIT_UPDATE(TIM3);
 8001ada:	4810      	ldr	r0, [pc, #64]	; (8001b1c <main+0xc4>)
 8001adc:	f7ff ff64 	bl	80019a8 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 8001ae0:	480e      	ldr	r0, [pc, #56]	; (8001b1c <main+0xc4>)
 8001ae2:	f7ff ff51 	bl	8001988 <LL_TIM_EnableCounter>
  printf("Start Balancing!\n\n");
 8001ae6:	480e      	ldr	r0, [pc, #56]	; (8001b20 <main+0xc8>)
 8001ae8:	f003 fb8e 	bl	8005208 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  getDeltaTime();
 8001aec:	f7ff fdae 	bl	800164c <getDeltaTime>
//	  if (dt == 0) dt = 1;
//	  dt_double = dt / 1000.f;

	  MPU9250_GetAccel();
 8001af0:	f7ff fc5c 	bl	80013ac <MPU9250_GetAccel>
	  MPU9250_GetGyro();
 8001af4:	f7ff fcb4 	bl	8001460 <MPU9250_GetGyro>
	  MPU9250_GetRoll_Acc();
 8001af8:	f7ff fd0e 	bl	8001518 <MPU9250_GetRoll_Acc>
	  MPU9250_GetRoll_Gyr();
 8001afc:	f7ff fd64 	bl	80015c8 <MPU9250_GetRoll_Gyr>
	  MPU9250_getRoll_Filtered();
 8001b00:	f7ff fd86 	bl	8001610 <MPU9250_getRoll_Filtered>
//		  motor_input = 150 - roll_PID;
//		  if (motor_input > 800) motor_input = 800;
//		  DCmotor_Forward(motor_input);
//	  }

	  printf("%.1f\n", IMU.roll_filtered);
 8001b04:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <main+0xcc>)
 8001b06:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001b0a:	4807      	ldr	r0, [pc, #28]	; (8001b28 <main+0xd0>)
 8001b0c:	f003 fb16 	bl	800513c <iprintf>
	  getDeltaTime();
 8001b10:	e7ec      	b.n	8001aec <main+0x94>
 8001b12:	bf00      	nop
 8001b14:	f3af 8000 	nop.w
 8001b18:	40440000 	.word	0x40440000
 8001b1c:	40000400 	.word	0x40000400
 8001b20:	0800772c 	.word	0x0800772c
 8001b24:	20000208 	.word	0x20000208
 8001b28:	08007740 	.word	0x08007740
 8001b2c:	d2f1a9fc 	.word	0xd2f1a9fc
 8001b30:	3f50624d 	.word	0x3f50624d

08001b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b094      	sub	sp, #80	; 0x50
 8001b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3a:	f107 0320 	add.w	r3, r7, #32
 8001b3e:	2230      	movs	r2, #48	; 0x30
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 fc40 	bl	80053c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	4a27      	ldr	r2, [pc, #156]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b66:	6413      	str	r3, [r2, #64]	; 0x40
 8001b68:	4b25      	ldr	r3, [pc, #148]	; (8001c00 <SystemClock_Config+0xcc>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b74:	2300      	movs	r3, #0
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b80:	4a20      	ldr	r2, [pc, #128]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <SystemClock_Config+0xd0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b94:	2301      	movs	r3, #1
 8001b96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ba2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001ba8:	2319      	movs	r3, #25
 8001baa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001bac:	23a8      	movs	r3, #168	; 0xa8
 8001bae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bb8:	f107 0320 	add.w	r3, r7, #32
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 ff8f 	bl	8002ae0 <HAL_RCC_OscConfig>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bc8:	f000 f81e 	bl	8001c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bcc:	230f      	movs	r3, #15
 8001bce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	2102      	movs	r1, #2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f001 f9f1 	bl	8002fd0 <HAL_RCC_ClockConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001bf4:	f000 f808 	bl	8001c08 <Error_Handler>
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3750      	adds	r7, #80	; 0x50
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40007000 	.word	0x40007000

08001c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c0c:	b672      	cpsid	i
}
 8001c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <Error_Handler+0x8>

08001c12 <LL_SPI_SetStandard>:
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f023 0210 	bic.w	r2, r3, #16
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	431a      	orrs	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	605a      	str	r2, [r3, #4]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <LL_AHB1_GRP1_EnableClock>:
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c44:	4907      	ldr	r1, [pc, #28]	; (8001c64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4013      	ands	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c56:	68fb      	ldr	r3, [r7, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	40023800 	.word	0x40023800

08001c68 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c74:	4907      	ldr	r1, [pc, #28]	; (8001c94 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4013      	ands	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c86:	68fb      	ldr	r3, [r7, #12]
}
 8001c88:	bf00      	nop
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	40023800 	.word	0x40023800

08001c98 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b090      	sub	sp, #64	; 0x40
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001c9e:	f107 0318 	add.w	r3, r7, #24
 8001ca2:	2228      	movs	r2, #40	; 0x28
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f003 fb8e 	bl	80053c8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	463b      	mov	r3, r7
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	60da      	str	r2, [r3, #12]
 8001cb8:	611a      	str	r2, [r3, #16]
 8001cba:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001cbc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001cc0:	f7ff ffd2 	bl	8001c68 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	f7ff ffb7 	bl	8001c38 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001cca:	23e0      	movs	r3, #224	; 0xe0
 8001ccc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001cde:	2305      	movs	r3, #5
 8001ce0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4813      	ldr	r0, [pc, #76]	; (8001d34 <MX_SPI1_Init+0x9c>)
 8001ce8:	f001 fc23 	bl	8003532 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001cf0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001cf4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001d08:	2328      	movs	r3, #40	; 0x28
 8001d0a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001d14:	230a      	movs	r3, #10
 8001d16:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001d18:	f107 0318 	add.w	r3, r7, #24
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4806      	ldr	r0, [pc, #24]	; (8001d38 <MX_SPI1_Init+0xa0>)
 8001d20:	f001 ff1d 	bl	8003b5e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001d24:	2100      	movs	r1, #0
 8001d26:	4804      	ldr	r0, [pc, #16]	; (8001d38 <MX_SPI1_Init+0xa0>)
 8001d28:	f7ff ff73 	bl	8001c12 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	3740      	adds	r7, #64	; 0x40
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40020000 	.word	0x40020000
 8001d38:	40013000 	.word	0x40013000

08001d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d50:	6453      	str	r3, [r2, #68]	; 0x44
 8001d52:	4b0d      	ldr	r3, [pc, #52]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	4a08      	ldr	r2, [pc, #32]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_MspInit+0x4c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <LL_TIM_ClearFlag_UPDATE>:
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f06f 0201 	mvn.w	r2, #1
 8001d9a:	611a      	str	r2, [r3, #16]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <LL_USART_IsActiveFlag_RXNE>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0320 	and.w	r3, r3, #32
 8001db8:	2b20      	cmp	r3, #32
 8001dba:	bf0c      	ite	eq
 8001dbc:	2301      	moveq	r3, #1
 8001dbe:	2300      	movne	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <LL_USART_ClearFlag_RXNE>:
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f06f 0220 	mvn.w	r2, #32
 8001ddc:	601a      	str	r2, [r3, #0]
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <LL_USART_ReceiveData8>:
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	b2db      	uxtb	r3, r3
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <NMI_Handler+0x4>

08001e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e0e:	e7fe      	b.n	8001e0e <HardFault_Handler+0x4>

08001e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <MemManage_Handler+0x4>

08001e16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e1a:	e7fe      	b.n	8001e1a <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e50:	f000 fd40 	bl	80028d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	count_ms++;
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <TIM3_IRQHandler+0x18>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	3301      	adds	r3, #1
 8001e62:	4a03      	ldr	r2, [pc, #12]	; (8001e70 <TIM3_IRQHandler+0x18>)
 8001e64:	6013      	str	r3, [r2, #0]
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8001e66:	4803      	ldr	r0, [pc, #12]	; (8001e74 <TIM3_IRQHandler+0x1c>)
 8001e68:	f7ff ff90 	bl	8001d8c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000270 	.word	0x20000270
 8001e74:	40000400 	.word	0x40000400

08001e78 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART6)){
 8001e7c:	480a      	ldr	r0, [pc, #40]	; (8001ea8 <USART6_IRQHandler+0x30>)
 8001e7e:	f7ff ff93 	bl	8001da8 <LL_USART_IsActiveFlag_RXNE>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00c      	beq.n	8001ea2 <USART6_IRQHandler+0x2a>
	  LL_USART_ClearFlag_RXNE(USART6);
 8001e88:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <USART6_IRQHandler+0x30>)
 8001e8a:	f7ff ffa0 	bl	8001dce <LL_USART_ClearFlag_RXNE>
	  uart_rx_data = LL_USART_ReceiveData8(USART6);
 8001e8e:	4806      	ldr	r0, [pc, #24]	; (8001ea8 <USART6_IRQHandler+0x30>)
 8001e90:	f7ff ffab 	bl	8001dea <LL_USART_ReceiveData8>
 8001e94:	4603      	mov	r3, r0
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <USART6_IRQHandler+0x34>)
 8001e9a:	701a      	strb	r2, [r3, #0]
	  uart_rx_flag = 1;
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <USART6_IRQHandler+0x38>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40011400 	.word	0x40011400
 8001eac:	2000026d 	.word	0x2000026d
 8001eb0:	2000026c 	.word	0x2000026c

08001eb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return 1;
 8001eb8:	2301      	movs	r3, #1
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <_kill>:

int _kill(int pid, int sig)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ece:	f003 facd 	bl	800546c <__errno>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2216      	movs	r2, #22
 8001ed6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ed8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_exit>:

void _exit (int status)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ffe7 	bl	8001ec4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ef6:	e7fe      	b.n	8001ef6 <_exit+0x12>

08001ef8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	e00a      	b.n	8001f20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f0a:	f3af 8000 	nop.w
 8001f0e:	4601      	mov	r1, r0
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	60ba      	str	r2, [r7, #8]
 8001f16:	b2ca      	uxtb	r2, r1
 8001f18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	dbf0      	blt.n	8001f0a <_read+0x12>
  }

  return len;
 8001f28:	687b      	ldr	r3, [r7, #4]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f5a:	605a      	str	r2, [r3, #4]
  return 0;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <_isatty>:

int _isatty(int file)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa4:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <_sbrk+0x5c>)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <_sbrk+0x60>)
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb0:	4b13      	ldr	r3, [pc, #76]	; (8002000 <_sbrk+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <_sbrk+0x64>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	; (8002004 <_sbrk+0x68>)
 8001fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d207      	bcs.n	8001fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fcc:	f003 fa4e 	bl	800546c <__errno>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fda:	e009      	b.n	8001ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe2:	4b07      	ldr	r3, [pc, #28]	; (8002000 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a05      	ldr	r2, [pc, #20]	; (8002000 <_sbrk+0x64>)
 8001fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20010000 	.word	0x20010000
 8001ffc:	00000400 	.word	0x00000400
 8002000:	20000274 	.word	0x20000274
 8002004:	200003c8 	.word	0x200003c8

08002008 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <SystemInit+0x20>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002012:	4a05      	ldr	r2, [pc, #20]	; (8002028 <SystemInit+0x20>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002030:	4b04      	ldr	r3, [pc, #16]	; (8002044 <__NVIC_GetPriorityGrouping+0x18>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	0a1b      	lsrs	r3, r3, #8
 8002036:	f003 0307 	and.w	r3, r3, #7
}
 800203a:	4618      	mov	r0, r3
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	2b00      	cmp	r3, #0
 8002058:	db0b      	blt.n	8002072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	f003 021f 	and.w	r2, r3, #31
 8002060:	4907      	ldr	r1, [pc, #28]	; (8002080 <__NVIC_EnableIRQ+0x38>)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2001      	movs	r0, #1
 800206a:	fa00 f202 	lsl.w	r2, r0, r2
 800206e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	e000e100 	.word	0xe000e100

08002084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	6039      	str	r1, [r7, #0]
 800208e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002094:	2b00      	cmp	r3, #0
 8002096:	db0a      	blt.n	80020ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	b2da      	uxtb	r2, r3
 800209c:	490c      	ldr	r1, [pc, #48]	; (80020d0 <__NVIC_SetPriority+0x4c>)
 800209e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a2:	0112      	lsls	r2, r2, #4
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	440b      	add	r3, r1
 80020a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020ac:	e00a      	b.n	80020c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	4908      	ldr	r1, [pc, #32]	; (80020d4 <__NVIC_SetPriority+0x50>)
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	3b04      	subs	r3, #4
 80020bc:	0112      	lsls	r2, r2, #4
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	440b      	add	r3, r1
 80020c2:	761a      	strb	r2, [r3, #24]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	e000e100 	.word	0xe000e100
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020d8:	b480      	push	{r7}
 80020da:	b089      	sub	sp, #36	; 0x24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	f1c3 0307 	rsb	r3, r3, #7
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	bf28      	it	cs
 80020f6:	2304      	movcs	r3, #4
 80020f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	3304      	adds	r3, #4
 80020fe:	2b06      	cmp	r3, #6
 8002100:	d902      	bls.n	8002108 <NVIC_EncodePriority+0x30>
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3b03      	subs	r3, #3
 8002106:	e000      	b.n	800210a <NVIC_EncodePriority+0x32>
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800210c:	f04f 32ff 	mov.w	r2, #4294967295
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43da      	mvns	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	401a      	ands	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	fa01 f303 	lsl.w	r3, r1, r3
 800212a:	43d9      	mvns	r1, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002130:	4313      	orrs	r3, r2
         );
}
 8002132:	4618      	mov	r0, r3
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <LL_TIM_EnableARRPreload>:
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	601a      	str	r2, [r3, #0]
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
	...

08002160 <LL_TIM_OC_EnableFast>:
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d01c      	beq.n	80021aa <LL_TIM_OC_EnableFast+0x4a>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	2b04      	cmp	r3, #4
 8002174:	d017      	beq.n	80021a6 <LL_TIM_OC_EnableFast+0x46>
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	2b10      	cmp	r3, #16
 800217a:	d012      	beq.n	80021a2 <LL_TIM_OC_EnableFast+0x42>
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	2b40      	cmp	r3, #64	; 0x40
 8002180:	d00d      	beq.n	800219e <LL_TIM_OC_EnableFast+0x3e>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002188:	d007      	beq.n	800219a <LL_TIM_OC_EnableFast+0x3a>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002190:	d101      	bne.n	8002196 <LL_TIM_OC_EnableFast+0x36>
 8002192:	2305      	movs	r3, #5
 8002194:	e00a      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 8002196:	2306      	movs	r3, #6
 8002198:	e008      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 800219a:	2304      	movs	r3, #4
 800219c:	e006      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 800219e:	2303      	movs	r3, #3
 80021a0:	e004      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 80021a2:	2302      	movs	r3, #2
 80021a4:	e002      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 80021a6:	2301      	movs	r3, #1
 80021a8:	e000      	b.n	80021ac <LL_TIM_OC_EnableFast+0x4c>
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3318      	adds	r3, #24
 80021b2:	4619      	mov	r1, r3
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <LL_TIM_OC_EnableFast+0x80>)
 80021b8:	5cd3      	ldrb	r3, [r2, r3]
 80021ba:	440b      	add	r3, r1
 80021bc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	4907      	ldr	r1, [pc, #28]	; (80021e4 <LL_TIM_OC_EnableFast+0x84>)
 80021c6:	5ccb      	ldrb	r3, [r1, r3]
 80021c8:	4619      	mov	r1, r3
 80021ca:	2304      	movs	r3, #4
 80021cc:	408b      	lsls	r3, r1
 80021ce:	431a      	orrs	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	601a      	str	r2, [r3, #0]
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	08007760 	.word	0x08007760
 80021e4:	08007768 	.word	0x08007768

080021e8 <LL_TIM_OC_DisableFast>:
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d01c      	beq.n	8002232 <LL_TIM_OC_DisableFast+0x4a>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d017      	beq.n	800222e <LL_TIM_OC_DisableFast+0x46>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b10      	cmp	r3, #16
 8002202:	d012      	beq.n	800222a <LL_TIM_OC_DisableFast+0x42>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	2b40      	cmp	r3, #64	; 0x40
 8002208:	d00d      	beq.n	8002226 <LL_TIM_OC_DisableFast+0x3e>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002210:	d007      	beq.n	8002222 <LL_TIM_OC_DisableFast+0x3a>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002218:	d101      	bne.n	800221e <LL_TIM_OC_DisableFast+0x36>
 800221a:	2305      	movs	r3, #5
 800221c:	e00a      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 800221e:	2306      	movs	r3, #6
 8002220:	e008      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 8002222:	2304      	movs	r3, #4
 8002224:	e006      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 8002226:	2303      	movs	r3, #3
 8002228:	e004      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 800222a:	2302      	movs	r3, #2
 800222c:	e002      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 800222e:	2301      	movs	r3, #1
 8002230:	e000      	b.n	8002234 <LL_TIM_OC_DisableFast+0x4c>
 8002232:	2300      	movs	r3, #0
 8002234:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3318      	adds	r3, #24
 800223a:	4619      	mov	r1, r3
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	4a0b      	ldr	r2, [pc, #44]	; (800226c <LL_TIM_OC_DisableFast+0x84>)
 8002240:	5cd3      	ldrb	r3, [r2, r3]
 8002242:	440b      	add	r3, r1
 8002244:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	7bfb      	ldrb	r3, [r7, #15]
 800224c:	4908      	ldr	r1, [pc, #32]	; (8002270 <LL_TIM_OC_DisableFast+0x88>)
 800224e:	5ccb      	ldrb	r3, [r1, r3]
 8002250:	4619      	mov	r1, r3
 8002252:	2304      	movs	r3, #4
 8002254:	408b      	lsls	r3, r1
 8002256:	43db      	mvns	r3, r3
 8002258:	401a      	ands	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	601a      	str	r2, [r3, #0]
}
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	08007760 	.word	0x08007760
 8002270:	08007768 	.word	0x08007768

08002274 <LL_TIM_OC_EnablePreload>:
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d01c      	beq.n	80022be <LL_TIM_OC_EnablePreload+0x4a>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	2b04      	cmp	r3, #4
 8002288:	d017      	beq.n	80022ba <LL_TIM_OC_EnablePreload+0x46>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2b10      	cmp	r3, #16
 800228e:	d012      	beq.n	80022b6 <LL_TIM_OC_EnablePreload+0x42>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	2b40      	cmp	r3, #64	; 0x40
 8002294:	d00d      	beq.n	80022b2 <LL_TIM_OC_EnablePreload+0x3e>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800229c:	d007      	beq.n	80022ae <LL_TIM_OC_EnablePreload+0x3a>
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022a4:	d101      	bne.n	80022aa <LL_TIM_OC_EnablePreload+0x36>
 80022a6:	2305      	movs	r3, #5
 80022a8:	e00a      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022aa:	2306      	movs	r3, #6
 80022ac:	e008      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022ae:	2304      	movs	r3, #4
 80022b0:	e006      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022b2:	2303      	movs	r3, #3
 80022b4:	e004      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e002      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <LL_TIM_OC_EnablePreload+0x4c>
 80022be:	2300      	movs	r3, #0
 80022c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3318      	adds	r3, #24
 80022c6:	4619      	mov	r1, r3
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	4a0a      	ldr	r2, [pc, #40]	; (80022f4 <LL_TIM_OC_EnablePreload+0x80>)
 80022cc:	5cd3      	ldrb	r3, [r2, r3]
 80022ce:	440b      	add	r3, r1
 80022d0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	4907      	ldr	r1, [pc, #28]	; (80022f8 <LL_TIM_OC_EnablePreload+0x84>)
 80022da:	5ccb      	ldrb	r3, [r1, r3]
 80022dc:	4619      	mov	r1, r3
 80022de:	2308      	movs	r3, #8
 80022e0:	408b      	lsls	r3, r1
 80022e2:	431a      	orrs	r2, r3
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	601a      	str	r2, [r3, #0]
}
 80022e8:	bf00      	nop
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	08007760 	.word	0x08007760
 80022f8:	08007768 	.word	0x08007768

080022fc <LL_TIM_SetClockSource>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800230e:	f023 0307 	bic.w	r3, r3, #7
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	431a      	orrs	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	609a      	str	r2, [r3, #8]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <LL_TIM_SetTriggerOutput>:
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	605a      	str	r2, [r3, #4]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_TIM_DisableMasterSlaveMode>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	609a      	str	r2, [r3, #8]
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <LL_AHB1_GRP1_EnableClock>:
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002374:	4b08      	ldr	r3, [pc, #32]	; (8002398 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002378:	4907      	ldr	r1, [pc, #28]	; (8002398 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4313      	orrs	r3, r2
 800237e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002380:	4b05      	ldr	r3, [pc, #20]	; (8002398 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4013      	ands	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800238a:	68fb      	ldr	r3, [r7, #12]
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	40023800 	.word	0x40023800

0800239c <LL_APB1_GRP1_EnableClock>:
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80023a4:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023a8:	4907      	ldr	r1, [pc, #28]	; (80023c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80023b0:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4013      	ands	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023ba:	68fb      	ldr	r3, [r7, #12]
}
 80023bc:	bf00      	nop
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	40023800 	.word	0x40023800

080023cc <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b094      	sub	sp, #80	; 0x50
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80023d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	60da      	str	r2, [r3, #12]
 80023e0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80023e2:	f107 031c 	add.w	r3, r7, #28
 80023e6:	2220      	movs	r2, #32
 80023e8:	2100      	movs	r1, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	f002 ffec 	bl	80053c8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]
 80023fa:	60da      	str	r2, [r3, #12]
 80023fc:	611a      	str	r2, [r3, #16]
 80023fe:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002400:	2001      	movs	r0, #1
 8002402:	f7ff ffcb 	bl	800239c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8002406:	2363      	movs	r3, #99	; 0x63
 8002408:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800240a:	2300      	movs	r3, #0
 800240c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 839;
 800240e:	f240 3347 	movw	r3, #839	; 0x347
 8002412:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002414:	2300      	movs	r3, #0
 8002416:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002418:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800241c:	4619      	mov	r1, r3
 800241e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002422:	f001 fc61 	bl	8003ce8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8002426:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800242a:	f7ff fe88 	bl	800213e <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 800242e:	2100      	movs	r1, #0
 8002430:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002434:	f7ff ff62 	bl	80022fc <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8002438:	2101      	movs	r1, #1
 800243a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800243e:	f7ff ff19 	bl	8002274 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002442:	2360      	movs	r3, #96	; 0x60
 8002444:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800244a:	2300      	movs	r3, #0
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002452:	2300      	movs	r3, #0
 8002454:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002456:	f107 031c 	add.w	r3, r7, #28
 800245a:	461a      	mov	r2, r3
 800245c:	2101      	movs	r1, #1
 800245e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002462:	f001 fcbb 	bl	8003ddc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8002466:	2101      	movs	r1, #1
 8002468:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800246c:	f7ff febc 	bl	80021e8 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 8002470:	2110      	movs	r1, #16
 8002472:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002476:	f7ff fefd 	bl	8002274 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800247a:	f107 031c 	add.w	r3, r7, #28
 800247e:	461a      	mov	r2, r3
 8002480:	2110      	movs	r1, #16
 8002482:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002486:	f001 fca9 	bl	8003ddc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM2, LL_TIM_CHANNEL_CH2);
 800248a:	2110      	movs	r1, #16
 800248c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002490:	f7ff fe66 	bl	8002160 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8002494:	2100      	movs	r1, #0
 8002496:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800249a:	f7ff ff44 	bl	8002326 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800249e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024a2:	f7ff ff53 	bl	800234c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80024a6:	2001      	movs	r0, #1
 80024a8:	f7ff ff60 	bl	800236c <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80024ac:	2303      	movs	r3, #3
 80024ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024b0:	2302      	movs	r3, #2
 80024b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80024c0:	2301      	movs	r3, #1
 80024c2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	1d3b      	adds	r3, r7, #4
 80024c6:	4619      	mov	r1, r3
 80024c8:	4803      	ldr	r0, [pc, #12]	; (80024d8 <MX_TIM2_Init+0x10c>)
 80024ca:	f001 f832 	bl	8003532 <LL_GPIO_Init>

}
 80024ce:	bf00      	nop
 80024d0:	3750      	adds	r7, #80	; 0x50
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40020000 	.word	0x40020000

080024dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80024f0:	2002      	movs	r0, #2
 80024f2:	f7ff ff53 	bl	800239c <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80024f6:	f7ff fd99 	bl	800202c <__NVIC_GetPriorityGrouping>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2200      	movs	r2, #0
 80024fe:	2100      	movs	r1, #0
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fde9 	bl	80020d8 <NVIC_EncodePriority>
 8002506:	4603      	mov	r3, r0
 8002508:	4619      	mov	r1, r3
 800250a:	201d      	movs	r0, #29
 800250c:	f7ff fdba 	bl	8002084 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8002510:	201d      	movs	r0, #29
 8002512:	f7ff fd99 	bl	8002048 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8002516:	2301      	movs	r3, #1
 8002518:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800251a:	2300      	movs	r3, #0
 800251c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 41999;
 800251e:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8002522:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002524:	2300      	movs	r3, #0
 8002526:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	4619      	mov	r1, r3
 800252c:	480a      	ldr	r0, [pc, #40]	; (8002558 <MX_TIM3_Init+0x7c>)
 800252e:	f001 fbdb 	bl	8003ce8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8002532:	4809      	ldr	r0, [pc, #36]	; (8002558 <MX_TIM3_Init+0x7c>)
 8002534:	f7ff fe03 	bl	800213e <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002538:	2100      	movs	r1, #0
 800253a:	4807      	ldr	r0, [pc, #28]	; (8002558 <MX_TIM3_Init+0x7c>)
 800253c:	f7ff fede 	bl	80022fc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002540:	2100      	movs	r1, #0
 8002542:	4805      	ldr	r0, [pc, #20]	; (8002558 <MX_TIM3_Init+0x7c>)
 8002544:	f7ff feef 	bl	8002326 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002548:	4803      	ldr	r0, [pc, #12]	; (8002558 <MX_TIM3_Init+0x7c>)
 800254a:	f7ff feff 	bl	800234c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800254e:	bf00      	nop
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40000400 	.word	0x40000400

0800255c <__NVIC_GetPriorityGrouping>:
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <__NVIC_GetPriorityGrouping+0x18>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	f003 0307 	and.w	r3, r3, #7
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_EnableIRQ>:
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	2b00      	cmp	r3, #0
 8002588:	db0b      	blt.n	80025a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	f003 021f 	and.w	r2, r3, #31
 8002590:	4907      	ldr	r1, [pc, #28]	; (80025b0 <__NVIC_EnableIRQ+0x38>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	095b      	lsrs	r3, r3, #5
 8002598:	2001      	movs	r0, #1
 800259a:	fa00 f202 	lsl.w	r2, r0, r2
 800259e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	e000e100 	.word	0xe000e100

080025b4 <__NVIC_SetPriority>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	6039      	str	r1, [r7, #0]
 80025be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	db0a      	blt.n	80025de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	490c      	ldr	r1, [pc, #48]	; (8002600 <__NVIC_SetPriority+0x4c>)
 80025ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d2:	0112      	lsls	r2, r2, #4
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	440b      	add	r3, r1
 80025d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80025dc:	e00a      	b.n	80025f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	4908      	ldr	r1, [pc, #32]	; (8002604 <__NVIC_SetPriority+0x50>)
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	3b04      	subs	r3, #4
 80025ec:	0112      	lsls	r2, r2, #4
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	440b      	add	r3, r1
 80025f2:	761a      	strb	r2, [r3, #24]
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	e000e100 	.word	0xe000e100
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <NVIC_EncodePriority>:
{
 8002608:	b480      	push	{r7}
 800260a:	b089      	sub	sp, #36	; 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	f1c3 0307 	rsb	r3, r3, #7
 8002622:	2b04      	cmp	r3, #4
 8002624:	bf28      	it	cs
 8002626:	2304      	movcs	r3, #4
 8002628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3304      	adds	r3, #4
 800262e:	2b06      	cmp	r3, #6
 8002630:	d902      	bls.n	8002638 <NVIC_EncodePriority+0x30>
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	3b03      	subs	r3, #3
 8002636:	e000      	b.n	800263a <NVIC_EncodePriority+0x32>
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800263c:	f04f 32ff 	mov.w	r2, #4294967295
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43da      	mvns	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	401a      	ands	r2, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002650:	f04f 31ff 	mov.w	r1, #4294967295
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	fa01 f303 	lsl.w	r3, r1, r3
 800265a:	43d9      	mvns	r1, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002660:	4313      	orrs	r3, r2
}
 8002662:	4618      	mov	r0, r3
 8002664:	3724      	adds	r7, #36	; 0x24
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <LL_USART_Enable>:
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	60da      	str	r2, [r3, #12]
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <LL_USART_ConfigAsyncMode>:
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	615a      	str	r2, [r3, #20]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <LL_AHB1_GRP1_EnableClock>:
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026c8:	4907      	ldr	r1, [pc, #28]	; (80026e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026d0:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4013      	ands	r3, r2
 80026d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026da:	68fb      	ldr	r3, [r7, #12]
}
 80026dc:	bf00      	nop
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40023800 	.word	0x40023800

080026ec <LL_APB2_GRP1_EnableClock>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80026f4:	4b08      	ldr	r3, [pc, #32]	; (8002718 <LL_APB2_GRP1_EnableClock+0x2c>)
 80026f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026f8:	4907      	ldr	r1, [pc, #28]	; (8002718 <LL_APB2_GRP1_EnableClock+0x2c>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002700:	4b05      	ldr	r3, [pc, #20]	; (8002718 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002702:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4013      	ands	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800270a:	68fb      	ldr	r3, [r7, #12]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	40023800 	.word	0x40023800

0800271c <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08e      	sub	sp, #56	; 0x38
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002722:	f107 031c 	add.w	r3, r7, #28
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	605a      	str	r2, [r3, #4]
 800272c:	609a      	str	r2, [r3, #8]
 800272e:	60da      	str	r2, [r3, #12]
 8002730:	611a      	str	r2, [r3, #16]
 8002732:	615a      	str	r2, [r3, #20]
 8002734:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002736:	1d3b      	adds	r3, r7, #4
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
 8002744:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002746:	2020      	movs	r0, #32
 8002748:	f7ff ffd0 	bl	80026ec <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800274c:	2001      	movs	r0, #1
 800274e:	f7ff ffb5 	bl	80026bc <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PA11   ------> USART6_TX
  PA12   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002752:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002756:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002758:	2302      	movs	r3, #2
 800275a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800275c:	2303      	movs	r3, #3
 800275e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002768:	2308      	movs	r3, #8
 800276a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276c:	1d3b      	adds	r3, r7, #4
 800276e:	4619      	mov	r1, r3
 8002770:	4818      	ldr	r0, [pc, #96]	; (80027d4 <MX_USART6_UART_Init+0xb8>)
 8002772:	f000 fede 	bl	8003532 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002776:	f7ff fef1 	bl	800255c <__NVIC_GetPriorityGrouping>
 800277a:	4603      	mov	r3, r0
 800277c:	2200      	movs	r2, #0
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff41 	bl	8002608 <NVIC_EncodePriority>
 8002786:	4603      	mov	r3, r0
 8002788:	4619      	mov	r1, r3
 800278a:	2047      	movs	r0, #71	; 0x47
 800278c:	f7ff ff12 	bl	80025b4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002790:	2047      	movs	r0, #71	; 0x47
 8002792:	f7ff fef1 	bl	8002578 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002796:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800279a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800279c:	2300      	movs	r3, #0
 800279e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80027a8:	230c      	movs	r3, #12
 80027aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80027ac:	2300      	movs	r3, #0
 80027ae:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80027b0:	2300      	movs	r3, #0
 80027b2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	4619      	mov	r1, r3
 80027ba:	4807      	ldr	r0, [pc, #28]	; (80027d8 <MX_USART6_UART_Init+0xbc>)
 80027bc:	f001 ff44 	bl	8004648 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 80027c0:	4805      	ldr	r0, [pc, #20]	; (80027d8 <MX_USART6_UART_Init+0xbc>)
 80027c2:	f7ff ff64 	bl	800268e <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80027c6:	4804      	ldr	r0, [pc, #16]	; (80027d8 <MX_USART6_UART_Init+0xbc>)
 80027c8:	f7ff ff51 	bl	800266e <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80027cc:	bf00      	nop
 80027ce:	3738      	adds	r7, #56	; 0x38
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40020000 	.word	0x40020000
 80027d8:	40011400 	.word	0x40011400

080027dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002814 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027e0:	480d      	ldr	r0, [pc, #52]	; (8002818 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027e2:	490e      	ldr	r1, [pc, #56]	; (800281c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027e4:	4a0e      	ldr	r2, [pc, #56]	; (8002820 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027e8:	e002      	b.n	80027f0 <LoopCopyDataInit>

080027ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ee:	3304      	adds	r3, #4

080027f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027f4:	d3f9      	bcc.n	80027ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027f6:	4a0b      	ldr	r2, [pc, #44]	; (8002824 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027f8:	4c0b      	ldr	r4, [pc, #44]	; (8002828 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027fc:	e001      	b.n	8002802 <LoopFillZerobss>

080027fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002800:	3204      	adds	r2, #4

08002802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002804:	d3fb      	bcc.n	80027fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002806:	f7ff fbff 	bl	8002008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800280a:	f002 fe35 	bl	8005478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800280e:	f7ff f923 	bl	8001a58 <main>
  bx  lr    
 8002812:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002814:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800281c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002820:	08007b38 	.word	0x08007b38
  ldr r2, =_sbss
 8002824:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002828:	200003c8 	.word	0x200003c8

0800282c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800282c:	e7fe      	b.n	800282c <ADC_IRQHandler>
	...

08002830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0d      	ldr	r2, [pc, #52]	; (8002870 <HAL_Init+0x40>)
 800283a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800283e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002840:	4b0b      	ldr	r3, [pc, #44]	; (8002870 <HAL_Init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a0a      	ldr	r2, [pc, #40]	; (8002870 <HAL_Init+0x40>)
 8002846:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800284a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <HAL_Init+0x40>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a07      	ldr	r2, [pc, #28]	; (8002870 <HAL_Init+0x40>)
 8002852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002856:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002858:	2003      	movs	r0, #3
 800285a:	f000 f90d 	bl	8002a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800285e:	200f      	movs	r0, #15
 8002860:	f000 f808 	bl	8002874 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002864:	f7ff fa6a 	bl	8001d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40023c00 	.word	0x40023c00

08002874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800287c:	4b12      	ldr	r3, [pc, #72]	; (80028c8 <HAL_InitTick+0x54>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	4b12      	ldr	r3, [pc, #72]	; (80028cc <HAL_InitTick+0x58>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800288a:	fbb3 f3f1 	udiv	r3, r3, r1
 800288e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002892:	4618      	mov	r0, r3
 8002894:	f000 f917 	bl	8002ac6 <HAL_SYSTICK_Config>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e00e      	b.n	80028c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b0f      	cmp	r3, #15
 80028a6:	d80a      	bhi.n	80028be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028a8:	2200      	movs	r2, #0
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	f04f 30ff 	mov.w	r0, #4294967295
 80028b0:	f000 f8ed 	bl	8002a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028b4:	4a06      	ldr	r2, [pc, #24]	; (80028d0 <HAL_InitTick+0x5c>)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	e000      	b.n	80028c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000000 	.word	0x20000000
 80028cc:	20000008 	.word	0x20000008
 80028d0:	20000004 	.word	0x20000004

080028d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <HAL_IncTick+0x20>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	461a      	mov	r2, r3
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <HAL_IncTick+0x24>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4413      	add	r3, r2
 80028e4:	4a04      	ldr	r2, [pc, #16]	; (80028f8 <HAL_IncTick+0x24>)
 80028e6:	6013      	str	r3, [r2, #0]
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	20000008 	.word	0x20000008
 80028f8:	20000278 	.word	0x20000278

080028fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002900:	4b03      	ldr	r3, [pc, #12]	; (8002910 <HAL_GetTick+0x14>)
 8002902:	681b      	ldr	r3, [r3, #0]
}
 8002904:	4618      	mov	r0, r3
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	20000278 	.word	0x20000278

08002914 <__NVIC_SetPriorityGrouping>:
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <__NVIC_SetPriorityGrouping+0x44>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002930:	4013      	ands	r3, r2
 8002932:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800293c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002946:	4a04      	ldr	r2, [pc, #16]	; (8002958 <__NVIC_SetPriorityGrouping+0x44>)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	60d3      	str	r3, [r2, #12]
}
 800294c:	bf00      	nop
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	e000ed00 	.word	0xe000ed00

0800295c <__NVIC_GetPriorityGrouping>:
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002960:	4b04      	ldr	r3, [pc, #16]	; (8002974 <__NVIC_GetPriorityGrouping+0x18>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	0a1b      	lsrs	r3, r3, #8
 8002966:	f003 0307 	and.w	r3, r3, #7
}
 800296a:	4618      	mov	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <__NVIC_SetPriority>:
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	6039      	str	r1, [r7, #0]
 8002982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002988:	2b00      	cmp	r3, #0
 800298a:	db0a      	blt.n	80029a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	b2da      	uxtb	r2, r3
 8002990:	490c      	ldr	r1, [pc, #48]	; (80029c4 <__NVIC_SetPriority+0x4c>)
 8002992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002996:	0112      	lsls	r2, r2, #4
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	440b      	add	r3, r1
 800299c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80029a0:	e00a      	b.n	80029b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	4908      	ldr	r1, [pc, #32]	; (80029c8 <__NVIC_SetPriority+0x50>)
 80029a8:	79fb      	ldrb	r3, [r7, #7]
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	3b04      	subs	r3, #4
 80029b0:	0112      	lsls	r2, r2, #4
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	440b      	add	r3, r1
 80029b6:	761a      	strb	r2, [r3, #24]
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	e000e100 	.word	0xe000e100
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <NVIC_EncodePriority>:
{
 80029cc:	b480      	push	{r7}
 80029ce:	b089      	sub	sp, #36	; 0x24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f1c3 0307 	rsb	r3, r3, #7
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	bf28      	it	cs
 80029ea:	2304      	movcs	r3, #4
 80029ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3304      	adds	r3, #4
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d902      	bls.n	80029fc <NVIC_EncodePriority+0x30>
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3b03      	subs	r3, #3
 80029fa:	e000      	b.n	80029fe <NVIC_EncodePriority+0x32>
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a00:	f04f 32ff 	mov.w	r2, #4294967295
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43da      	mvns	r2, r3
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	401a      	ands	r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a14:	f04f 31ff 	mov.w	r1, #4294967295
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1e:	43d9      	mvns	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a24:	4313      	orrs	r3, r2
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3724      	adds	r7, #36	; 0x24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a44:	d301      	bcc.n	8002a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a46:	2301      	movs	r3, #1
 8002a48:	e00f      	b.n	8002a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a4a:	4a0a      	ldr	r2, [pc, #40]	; (8002a74 <SysTick_Config+0x40>)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a52:	210f      	movs	r1, #15
 8002a54:	f04f 30ff 	mov.w	r0, #4294967295
 8002a58:	f7ff ff8e 	bl	8002978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a5c:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <SysTick_Config+0x40>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a62:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <SysTick_Config+0x40>)
 8002a64:	2207      	movs	r2, #7
 8002a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	e000e010 	.word	0xe000e010

08002a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff ff47 	bl	8002914 <__NVIC_SetPriorityGrouping>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b086      	sub	sp, #24
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	4603      	mov	r3, r0
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	607a      	str	r2, [r7, #4]
 8002a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa0:	f7ff ff5c 	bl	800295c <__NVIC_GetPriorityGrouping>
 8002aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	6978      	ldr	r0, [r7, #20]
 8002aac:	f7ff ff8e 	bl	80029cc <NVIC_EncodePriority>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ff5d 	bl	8002978 <__NVIC_SetPriority>
}
 8002abe:	bf00      	nop
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7ff ffb0 	bl	8002a34 <SysTick_Config>
 8002ad4:	4603      	mov	r3, r0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e267      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d075      	beq.n	8002bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002afe:	4b88      	ldr	r3, [pc, #544]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d00c      	beq.n	8002b24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b0a:	4b85      	ldr	r3, [pc, #532]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d112      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b16:	4b82      	ldr	r3, [pc, #520]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b22:	d10b      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b24:	4b7e      	ldr	r3, [pc, #504]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d05b      	beq.n	8002be8 <HAL_RCC_OscConfig+0x108>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d157      	bne.n	8002be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e242      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b44:	d106      	bne.n	8002b54 <HAL_RCC_OscConfig+0x74>
 8002b46:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a75      	ldr	r2, [pc, #468]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e01d      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0x98>
 8002b5e:	4b70      	ldr	r3, [pc, #448]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a6f      	ldr	r2, [pc, #444]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6c      	ldr	r2, [pc, #432]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b78:	4b69      	ldr	r3, [pc, #420]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a68      	ldr	r2, [pc, #416]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b66      	ldr	r3, [pc, #408]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a65      	ldr	r2, [pc, #404]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7ff feb0 	bl	80028fc <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7ff feac 	bl	80028fc <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	; 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e207      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b5b      	ldr	r3, [pc, #364]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0xc0>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7ff fe9c 	bl	80028fc <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7ff fe98 	bl	80028fc <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	; 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e1f3      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	4b51      	ldr	r3, [pc, #324]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0xe8>
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d063      	beq.n	8002cbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c02:	4b47      	ldr	r3, [pc, #284]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d11c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c0e:	4b44      	ldr	r3, [pc, #272]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e1c7      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b3b      	ldr	r3, [pc, #236]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4937      	ldr	r1, [pc, #220]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	e03a      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b34      	ldr	r3, [pc, #208]	; (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c56:	f7ff fe51 	bl	80028fc <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7ff fe4d 	bl	80028fc <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e1a8      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	4b2b      	ldr	r3, [pc, #172]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4925      	ldr	r1, [pc, #148]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7ff fe30 	bl	80028fc <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ca0:	f7ff fe2c 	bl	80028fc <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e187      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d036      	beq.n	8002d38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d016      	beq.n	8002d00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd2:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7ff fe10 	bl	80028fc <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7ff fe0c 	bl	80028fc <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e167      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x200>
 8002cfe:	e01b      	b.n	8002d38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d06:	f7ff fdf9 	bl	80028fc <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d0c:	e00e      	b.n	8002d2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d0e:	f7ff fdf5 	bl	80028fc <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d907      	bls.n	8002d2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e150      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002d20:	40023800 	.word	0x40023800
 8002d24:	42470000 	.word	0x42470000
 8002d28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	4b88      	ldr	r3, [pc, #544]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ea      	bne.n	8002d0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 8097 	beq.w	8002e74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4a:	4b81      	ldr	r3, [pc, #516]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10f      	bne.n	8002d76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	4b7d      	ldr	r3, [pc, #500]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	4a7c      	ldr	r2, [pc, #496]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d64:	6413      	str	r3, [r2, #64]	; 0x40
 8002d66:	4b7a      	ldr	r3, [pc, #488]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d72:	2301      	movs	r3, #1
 8002d74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	4b77      	ldr	r3, [pc, #476]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d118      	bne.n	8002db4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d82:	4b74      	ldr	r3, [pc, #464]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a73      	ldr	r2, [pc, #460]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8e:	f7ff fdb5 	bl	80028fc <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d96:	f7ff fdb1 	bl	80028fc <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e10c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d106      	bne.n	8002dca <HAL_RCC_OscConfig+0x2ea>
 8002dbc:	4b64      	ldr	r3, [pc, #400]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc0:	4a63      	ldr	r2, [pc, #396]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002dc8:	e01c      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b05      	cmp	r3, #5
 8002dd0:	d10c      	bne.n	8002dec <HAL_RCC_OscConfig+0x30c>
 8002dd2:	4b5f      	ldr	r3, [pc, #380]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd6:	4a5e      	ldr	r2, [pc, #376]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	f043 0304 	orr.w	r3, r3, #4
 8002ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dde:	4b5c      	ldr	r3, [pc, #368]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de2:	4a5b      	ldr	r2, [pc, #364]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	6713      	str	r3, [r2, #112]	; 0x70
 8002dea:	e00b      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dec:	4b58      	ldr	r3, [pc, #352]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	4a57      	ldr	r2, [pc, #348]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	6713      	str	r3, [r2, #112]	; 0x70
 8002df8:	4b55      	ldr	r3, [pc, #340]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfc:	4a54      	ldr	r2, [pc, #336]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	f023 0304 	bic.w	r3, r3, #4
 8002e02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d015      	beq.n	8002e38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7ff fd76 	bl	80028fc <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7ff fd72 	bl	80028fc <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e0cb      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2a:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0ee      	beq.n	8002e14 <HAL_RCC_OscConfig+0x334>
 8002e36:	e014      	b.n	8002e62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e38:	f7ff fd60 	bl	80028fc <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f7ff fd5c 	bl	80028fc <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e0b5      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e56:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ee      	bne.n	8002e40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e62:	7dfb      	ldrb	r3, [r7, #23]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d105      	bne.n	8002e74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e68:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6c:	4a38      	ldr	r2, [pc, #224]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80a1 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e7e:	4b34      	ldr	r3, [pc, #208]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d05c      	beq.n	8002f44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d141      	bne.n	8002f16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b31      	ldr	r3, [pc, #196]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7ff fd30 	bl	80028fc <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7ff fd2c 	bl	80028fc <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e087      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	4b27      	ldr	r3, [pc, #156]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69da      	ldr	r2, [r3, #28]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	019b      	lsls	r3, r3, #6
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed4:	085b      	lsrs	r3, r3, #1
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	041b      	lsls	r3, r3, #16
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	491b      	ldr	r1, [pc, #108]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ee8:	4b1b      	ldr	r3, [pc, #108]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eee:	f7ff fd05 	bl	80028fc <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef6:	f7ff fd01 	bl	80028fc <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e05c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f08:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x416>
 8002f14:	e054      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1c:	f7ff fcee 	bl	80028fc <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f24:	f7ff fcea 	bl	80028fc <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e045      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x444>
 8002f42:	e03d      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d107      	bne.n	8002f5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e038      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40007000 	.word	0x40007000
 8002f58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <HAL_RCC_OscConfig+0x4ec>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d028      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d121      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d11a      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d111      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	085b      	lsrs	r3, r3, #1
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40023800 	.word	0x40023800

08002fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0cc      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b68      	ldr	r3, [pc, #416]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d90c      	bls.n	800300c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b65      	ldr	r3, [pc, #404]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffa:	4b63      	ldr	r3, [pc, #396]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0b8      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d020      	beq.n	800305a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003024:	4b59      	ldr	r3, [pc, #356]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	4a58      	ldr	r2, [pc, #352]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800302e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800303c:	4b53      	ldr	r3, [pc, #332]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4a52      	ldr	r2, [pc, #328]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003046:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003048:	4b50      	ldr	r3, [pc, #320]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	494d      	ldr	r1, [pc, #308]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d044      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306e:	4b47      	ldr	r3, [pc, #284]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d119      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e07f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b02      	cmp	r3, #2
 8003084:	d003      	beq.n	800308e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800308a:	2b03      	cmp	r3, #3
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308e:	4b3f      	ldr	r3, [pc, #252]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e06f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309e:	4b3b      	ldr	r3, [pc, #236]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e067      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ae:	4b37      	ldr	r3, [pc, #220]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f023 0203 	bic.w	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4934      	ldr	r1, [pc, #208]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c0:	f7ff fc1c 	bl	80028fc <HAL_GetTick>
 80030c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	e00a      	b.n	80030de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c8:	f7ff fc18 	bl	80028fc <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e04f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030de:	4b2b      	ldr	r3, [pc, #172]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 020c 	and.w	r2, r3, #12
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d1eb      	bne.n	80030c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d20c      	bcs.n	8003118 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003106:	4b20      	ldr	r3, [pc, #128]	; (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d001      	beq.n	8003118 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e032      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d008      	beq.n	8003136 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003124:	4b19      	ldr	r3, [pc, #100]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4916      	ldr	r1, [pc, #88]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	2b00      	cmp	r3, #0
 8003140:	d009      	beq.n	8003156 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003142:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	490e      	ldr	r1, [pc, #56]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003156:	f000 f821 	bl	800319c <HAL_RCC_GetSysClockFreq>
 800315a:	4602      	mov	r2, r0
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	490a      	ldr	r1, [pc, #40]	; (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003168:	5ccb      	ldrb	r3, [r1, r3]
 800316a:	fa22 f303 	lsr.w	r3, r2, r3
 800316e:	4a09      	ldr	r2, [pc, #36]	; (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003172:	4b09      	ldr	r3, [pc, #36]	; (8003198 <HAL_RCC_ClockConfig+0x1c8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff fb7c 	bl	8002874 <HAL_InitTick>

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023c00 	.word	0x40023c00
 800318c:	40023800 	.word	0x40023800
 8003190:	08007748 	.word	0x08007748
 8003194:	20000000 	.word	0x20000000
 8003198:	20000004 	.word	0x20000004

0800319c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800319c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a0:	b090      	sub	sp, #64	; 0x40
 80031a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	637b      	str	r3, [r7, #52]	; 0x34
 80031a8:	2300      	movs	r3, #0
 80031aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031ac:	2300      	movs	r3, #0
 80031ae:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031b4:	4b59      	ldr	r3, [pc, #356]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d00d      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0x40>
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	f200 80a1 	bhi.w	8003308 <HAL_RCC_GetSysClockFreq+0x16c>
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_RCC_GetSysClockFreq+0x34>
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d003      	beq.n	80031d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80031ce:	e09b      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031d0:	4b53      	ldr	r3, [pc, #332]	; (8003320 <HAL_RCC_GetSysClockFreq+0x184>)
 80031d2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80031d4:	e09b      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031d6:	4b53      	ldr	r3, [pc, #332]	; (8003324 <HAL_RCC_GetSysClockFreq+0x188>)
 80031d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031da:	e098      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031dc:	4b4f      	ldr	r3, [pc, #316]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031e4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031e6:	4b4d      	ldr	r3, [pc, #308]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d028      	beq.n	8003244 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f2:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	099b      	lsrs	r3, r3, #6
 80031f8:	2200      	movs	r2, #0
 80031fa:	623b      	str	r3, [r7, #32]
 80031fc:	627a      	str	r2, [r7, #36]	; 0x24
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003204:	2100      	movs	r1, #0
 8003206:	4b47      	ldr	r3, [pc, #284]	; (8003324 <HAL_RCC_GetSysClockFreq+0x188>)
 8003208:	fb03 f201 	mul.w	r2, r3, r1
 800320c:	2300      	movs	r3, #0
 800320e:	fb00 f303 	mul.w	r3, r0, r3
 8003212:	4413      	add	r3, r2
 8003214:	4a43      	ldr	r2, [pc, #268]	; (8003324 <HAL_RCC_GetSysClockFreq+0x188>)
 8003216:	fba0 1202 	umull	r1, r2, r0, r2
 800321a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800321c:	460a      	mov	r2, r1
 800321e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003222:	4413      	add	r3, r2
 8003224:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003228:	2200      	movs	r2, #0
 800322a:	61bb      	str	r3, [r7, #24]
 800322c:	61fa      	str	r2, [r7, #28]
 800322e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003232:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003236:	f7fd fd0f 	bl	8000c58 <__aeabi_uldivmod>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4613      	mov	r3, r2
 8003240:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003242:	e053      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003244:	4b35      	ldr	r3, [pc, #212]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	099b      	lsrs	r3, r3, #6
 800324a:	2200      	movs	r2, #0
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	617a      	str	r2, [r7, #20]
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003256:	f04f 0b00 	mov.w	fp, #0
 800325a:	4652      	mov	r2, sl
 800325c:	465b      	mov	r3, fp
 800325e:	f04f 0000 	mov.w	r0, #0
 8003262:	f04f 0100 	mov.w	r1, #0
 8003266:	0159      	lsls	r1, r3, #5
 8003268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800326c:	0150      	lsls	r0, r2, #5
 800326e:	4602      	mov	r2, r0
 8003270:	460b      	mov	r3, r1
 8003272:	ebb2 080a 	subs.w	r8, r2, sl
 8003276:	eb63 090b 	sbc.w	r9, r3, fp
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	f04f 0300 	mov.w	r3, #0
 8003282:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003286:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800328a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800328e:	ebb2 0408 	subs.w	r4, r2, r8
 8003292:	eb63 0509 	sbc.w	r5, r3, r9
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	f04f 0300 	mov.w	r3, #0
 800329e:	00eb      	lsls	r3, r5, #3
 80032a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032a4:	00e2      	lsls	r2, r4, #3
 80032a6:	4614      	mov	r4, r2
 80032a8:	461d      	mov	r5, r3
 80032aa:	eb14 030a 	adds.w	r3, r4, sl
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	eb45 030b 	adc.w	r3, r5, fp
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032c2:	4629      	mov	r1, r5
 80032c4:	028b      	lsls	r3, r1, #10
 80032c6:	4621      	mov	r1, r4
 80032c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032cc:	4621      	mov	r1, r4
 80032ce:	028a      	lsls	r2, r1, #10
 80032d0:	4610      	mov	r0, r2
 80032d2:	4619      	mov	r1, r3
 80032d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d6:	2200      	movs	r2, #0
 80032d8:	60bb      	str	r3, [r7, #8]
 80032da:	60fa      	str	r2, [r7, #12]
 80032dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032e0:	f7fd fcba 	bl	8000c58 <__aeabi_uldivmod>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4613      	mov	r3, r2
 80032ea:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	; (800331c <HAL_RCC_GetSysClockFreq+0x180>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	0c1b      	lsrs	r3, r3, #16
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	3301      	adds	r3, #1
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80032fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003300:	fbb2 f3f3 	udiv	r3, r2, r3
 8003304:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003306:	e002      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003308:	4b05      	ldr	r3, [pc, #20]	; (8003320 <HAL_RCC_GetSysClockFreq+0x184>)
 800330a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800330c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800330e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003310:	4618      	mov	r0, r3
 8003312:	3740      	adds	r7, #64	; 0x40
 8003314:	46bd      	mov	sp, r7
 8003316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800
 8003320:	00f42400 	.word	0x00f42400
 8003324:	017d7840 	.word	0x017d7840

08003328 <LL_GPIO_SetPinMode>:
{
 8003328:	b480      	push	{r7}
 800332a:	b089      	sub	sp, #36	; 0x24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	fa93 f3a3 	rbit	r3, r3
 8003342:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	2103      	movs	r1, #3
 8003350:	fa01 f303 	lsl.w	r3, r1, r3
 8003354:	43db      	mvns	r3, r3
 8003356:	401a      	ands	r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	fa93 f3a3 	rbit	r3, r3
 8003362:	61bb      	str	r3, [r7, #24]
  return result;
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	fab3 f383 	clz	r3, r3
 800336a:	b2db      	uxtb	r3, r3
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	431a      	orrs	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	601a      	str	r2, [r3, #0]
}
 800337a:	bf00      	nop
 800337c:	3724      	adds	r7, #36	; 0x24
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <LL_GPIO_SetPinOutputType>:
{
 8003386:	b480      	push	{r7}
 8003388:	b085      	sub	sp, #20
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	43db      	mvns	r3, r3
 800339a:	401a      	ands	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	431a      	orrs	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	605a      	str	r2, [r3, #4]
}
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <LL_GPIO_SetPinSpeed>:
{
 80033b6:	b480      	push	{r7}
 80033b8:	b089      	sub	sp, #36	; 0x24
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	60f8      	str	r0, [r7, #12]
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	fa93 f3a3 	rbit	r3, r3
 80033d0:	613b      	str	r3, [r7, #16]
  return result;
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	fab3 f383 	clz	r3, r3
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	2103      	movs	r1, #3
 80033de:	fa01 f303 	lsl.w	r3, r1, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	401a      	ands	r2, r3
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	61bb      	str	r3, [r7, #24]
  return result;
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	fab3 f383 	clz	r3, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003402:	431a      	orrs	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	609a      	str	r2, [r3, #8]
}
 8003408:	bf00      	nop
 800340a:	3724      	adds	r7, #36	; 0x24
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <LL_GPIO_SetPinPull>:
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	; 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	fa93 f3a3 	rbit	r3, r3
 800342e:	613b      	str	r3, [r7, #16]
  return result;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	2103      	movs	r1, #3
 800343c:	fa01 f303 	lsl.w	r3, r1, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	401a      	ands	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	fa93 f3a3 	rbit	r3, r3
 800344e:	61bb      	str	r3, [r7, #24]
  return result;
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	431a      	orrs	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	60da      	str	r2, [r3, #12]
}
 8003466:	bf00      	nop
 8003468:	3724      	adds	r7, #36	; 0x24
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <LL_GPIO_SetAFPin_0_7>:
{
 8003472:	b480      	push	{r7}
 8003474:	b089      	sub	sp, #36	; 0x24
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6a1a      	ldr	r2, [r3, #32]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	fa93 f3a3 	rbit	r3, r3
 800348c:	613b      	str	r3, [r7, #16]
  return result;
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	fab3 f383 	clz	r3, r3
 8003494:	b2db      	uxtb	r3, r3
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	210f      	movs	r1, #15
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	401a      	ands	r2, r3
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa93 f3a3 	rbit	r3, r3
 80034ac:	61bb      	str	r3, [r7, #24]
  return result;
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	fab3 f383 	clz	r3, r3
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	fa01 f303 	lsl.w	r3, r1, r3
 80034be:	431a      	orrs	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	621a      	str	r2, [r3, #32]
}
 80034c4:	bf00      	nop
 80034c6:	3724      	adds	r7, #36	; 0x24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_GPIO_SetAFPin_8_15>:
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	; 0x24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	0a1b      	lsrs	r3, r3, #8
 80034e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	fa93 f3a3 	rbit	r3, r3
 80034ec:	613b      	str	r3, [r7, #16]
  return result;
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	fab3 f383 	clz	r3, r3
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	210f      	movs	r1, #15
 80034fa:	fa01 f303 	lsl.w	r3, r1, r3
 80034fe:	43db      	mvns	r3, r3
 8003500:	401a      	ands	r2, r3
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	0a1b      	lsrs	r3, r3, #8
 8003506:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	61bb      	str	r3, [r7, #24]
  return result;
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	fab3 f383 	clz	r3, r3
 8003516:	b2db      	uxtb	r3, r3
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	431a      	orrs	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003526:	bf00      	nop
 8003528:	3724      	adds	r7, #36	; 0x24
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b088      	sub	sp, #32
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800353c:	2300      	movs	r3, #0
 800353e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003540:	2300      	movs	r3, #0
 8003542:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	fa93 f3a3 	rbit	r3, r3
 8003550:	613b      	str	r3, [r7, #16]
  return result;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	fab3 f383 	clz	r3, r3
 8003558:	b2db      	uxtb	r3, r3
 800355a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800355c:	e050      	b.n	8003600 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	2101      	movs	r1, #1
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	fa01 f303 	lsl.w	r3, r1, r3
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d042      	beq.n	80035fa <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d003      	beq.n	8003584 <LL_GPIO_Init+0x52>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d10d      	bne.n	80035a0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	461a      	mov	r2, r3
 800358a:	69b9      	ldr	r1, [r7, #24]
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7ff ff12 	bl	80033b6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	461a      	mov	r2, r3
 8003598:	69b9      	ldr	r1, [r7, #24]
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7ff fef3 	bl	8003386 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	461a      	mov	r2, r3
 80035a6:	69b9      	ldr	r1, [r7, #24]
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff33 	bl	8003414 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d11a      	bne.n	80035ec <LL_GPIO_Init+0xba>
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	fa93 f3a3 	rbit	r3, r3
 80035c0:	60bb      	str	r3, [r7, #8]
  return result;
 80035c2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80035c4:	fab3 f383 	clz	r3, r3
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b07      	cmp	r3, #7
 80035cc:	d807      	bhi.n	80035de <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	461a      	mov	r2, r3
 80035d4:	69b9      	ldr	r1, [r7, #24]
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7ff ff4b 	bl	8003472 <LL_GPIO_SetAFPin_0_7>
 80035dc:	e006      	b.n	80035ec <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	461a      	mov	r2, r3
 80035e4:	69b9      	ldr	r1, [r7, #24]
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7ff ff72 	bl	80034d0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	461a      	mov	r2, r3
 80035f2:	69b9      	ldr	r1, [r7, #24]
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7ff fe97 	bl	8003328 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3301      	adds	r3, #1
 80035fe:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	fa22 f303 	lsr.w	r3, r2, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1a7      	bne.n	800355e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3720      	adds	r7, #32
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <LL_I2C_Enable>:
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f043 0201 	orr.w	r2, r3, #1
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	601a      	str	r2, [r3, #0]
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <LL_I2C_Disable>:
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f023 0201 	bic.w	r2, r3, #1
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	601a      	str	r2, [r3, #0]
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_I2C_ConfigFilters>:
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	f023 021f 	bic.w	r2, r3, #31
 800366c:	68b9      	ldr	r1, [r7, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	430b      	orrs	r3, r1
 8003672:	431a      	orrs	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003678:	bf00      	nop
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <LL_I2C_SetOwnAddress1>:
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003698:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800369c:	68b9      	ldr	r1, [r7, #8]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	431a      	orrs	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	609a      	str	r2, [r3, #8]
}
 80036a8:	bf00      	nop
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
 80036c0:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4a42      	ldr	r2, [pc, #264]	; (80037d8 <LL_I2C_ConfigSpeed+0x124>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0c9b      	lsrs	r3, r3, #18
 80036d4:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	431a      	orrs	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	493a      	ldr	r1, [pc, #232]	; (80037dc <LL_I2C_ConfigSpeed+0x128>)
 80036f2:	428b      	cmp	r3, r1
 80036f4:	d802      	bhi.n	80036fc <LL_I2C_ConfigSpeed+0x48>
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	3301      	adds	r3, #1
 80036fa:	e009      	b.n	8003710 <LL_I2C_ConfigSpeed+0x5c>
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003702:	fb01 f303 	mul.w	r3, r1, r3
 8003706:	4936      	ldr	r1, [pc, #216]	; (80037e0 <LL_I2C_ConfigSpeed+0x12c>)
 8003708:	fba1 1303 	umull	r1, r3, r1, r3
 800370c:	099b      	lsrs	r3, r3, #6
 800370e:	3301      	adds	r3, #1
 8003710:	431a      	orrs	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a30      	ldr	r2, [pc, #192]	; (80037dc <LL_I2C_ConfigSpeed+0x128>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d939      	bls.n	8003792 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d117      	bne.n	8003754 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	4613      	mov	r3, r2
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	4413      	add	r3, r2
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003732:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003748:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800374c:	e01d      	b.n	800378a <LL_I2C_ConfigSpeed+0xd6>
 800374e:	f248 0301 	movw	r3, #32769	; 0x8001
 8003752:	e01a      	b.n	800378a <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	009a      	lsls	r2, r3, #2
 800375e:	4413      	add	r3, r2
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	fbb2 f3f3 	udiv	r3, r2, r3
 8003766:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00b      	beq.n	8003786 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	009a      	lsls	r2, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003780:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003784:	e001      	b.n	800378a <LL_I2C_ConfigSpeed+0xd6>
 8003786:	f248 0301 	movw	r3, #32769	; 0x8001
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	4313      	orrs	r3, r2
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	e011      	b.n	80037b6 <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	fbb2 f2f3 	udiv	r2, r2, r3
 800379c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037a0:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d005      	beq.n	80037b2 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b0:	e000      	b.n	80037b4 <LL_I2C_ConfigSpeed+0x100>
 80037b2:	2304      	movs	r3, #4
 80037b4:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80037be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	431a      	orrs	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	61da      	str	r2, [r3, #28]
}
 80037ca:	bf00      	nop
 80037cc:	371c      	adds	r7, #28
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	431bde83 	.word	0x431bde83
 80037dc:	000186a0 	.word	0x000186a0
 80037e0:	10624dd3 	.word	0x10624dd3

080037e4 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 021a 	bic.w	r2, r3, #26
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	431a      	orrs	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	601a      	str	r2, [r3, #0]
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
 8003812:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	601a      	str	r2, [r3, #0]
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7ff fefc 	bl	8003638 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003840:	f107 0308 	add.w	r3, r7, #8
 8003844:	4618      	mov	r0, r3
 8003846:	f000 f89d 	bl	8003984 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	68d9      	ldr	r1, [r3, #12]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	461a      	mov	r2, r3
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7ff feff 	bl	8003658 <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 800385a:	6939      	ldr	r1, [r7, #16]
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ff25 	bl	80036b4 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	6959      	ldr	r1, [r3, #20]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	461a      	mov	r2, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff05 	bl	8003684 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ffaf 	bl	80037e4 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7ff fec6 	bl	8003618 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	4619      	mov	r1, r3
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffb9 	bl	800380a <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80038a8:	4b04      	ldr	r3, [pc, #16]	; (80038bc <LL_RCC_GetSysClkSource+0x18>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 030c 	and.w	r3, r3, #12
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40023800 	.word	0x40023800

080038c0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80038c4:	4b04      	ldr	r3, [pc, #16]	; (80038d8 <LL_RCC_GetAHBPrescaler+0x18>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800

080038dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80038e0:	4b04      	ldr	r3, [pc, #16]	; (80038f4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40023800 	.word	0x40023800

080038f8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80038fc:	4b04      	ldr	r3, [pc, #16]	; (8003910 <LL_RCC_GetAPB2Prescaler+0x18>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	40023800 	.word	0x40023800

08003914 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003918:	4b04      	ldr	r3, [pc, #16]	; (800392c <LL_RCC_PLL_GetMainSource+0x18>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800

08003930 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003934:	4b04      	ldr	r3, [pc, #16]	; (8003948 <LL_RCC_PLL_GetN+0x18>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	099b      	lsrs	r3, r3, #6
 800393a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800393e:	4618      	mov	r0, r3
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	40023800 	.word	0x40023800

0800394c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003950:	4b04      	ldr	r3, [pc, #16]	; (8003964 <LL_RCC_PLL_GetP+0x18>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003958:	4618      	mov	r0, r3
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	40023800 	.word	0x40023800

08003968 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800396c:	4b04      	ldr	r3, [pc, #16]	; (8003980 <LL_RCC_PLL_GetDivider+0x18>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003974:	4618      	mov	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800

08003984 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800398c:	f000 f820 	bl	80039d0 <RCC_GetSystemClockFreq>
 8003990:	4602      	mov	r2, r0
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f840 	bl	8003a20 <RCC_GetHCLKClockFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 f84e 	bl	8003a4c <RCC_GetPCLK1ClockFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 f85a 	bl	8003a74 <RCC_GetPCLK2ClockFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	60da      	str	r2, [r3, #12]
}
 80039c6:	bf00      	nop
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80039da:	f7ff ff63 	bl	80038a4 <LL_RCC_GetSysClkSource>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d00c      	beq.n	80039fe <RCC_GetSystemClockFreq+0x2e>
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d80f      	bhi.n	8003a08 <RCC_GetSystemClockFreq+0x38>
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <RCC_GetSystemClockFreq+0x22>
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d003      	beq.n	80039f8 <RCC_GetSystemClockFreq+0x28>
 80039f0:	e00a      	b.n	8003a08 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <RCC_GetSystemClockFreq+0x48>)
 80039f4:	607b      	str	r3, [r7, #4]
      break;
 80039f6:	e00a      	b.n	8003a0e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80039f8:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <RCC_GetSystemClockFreq+0x4c>)
 80039fa:	607b      	str	r3, [r7, #4]
      break;
 80039fc:	e007      	b.n	8003a0e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80039fe:	2008      	movs	r0, #8
 8003a00:	f000 f84c 	bl	8003a9c <RCC_PLL_GetFreqDomain_SYS>
 8003a04:	6078      	str	r0, [r7, #4]
      break;
 8003a06:	e002      	b.n	8003a0e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003a08:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <RCC_GetSystemClockFreq+0x48>)
 8003a0a:	607b      	str	r3, [r7, #4]
      break;
 8003a0c:	bf00      	nop
  }

  return frequency;
 8003a0e:	687b      	ldr	r3, [r7, #4]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	00f42400 	.word	0x00f42400
 8003a1c:	017d7840 	.word	0x017d7840

08003a20 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003a28:	f7ff ff4a 	bl	80038c0 <LL_RCC_GetAHBPrescaler>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	091b      	lsrs	r3, r3, #4
 8003a30:	f003 030f 	and.w	r3, r3, #15
 8003a34:	4a04      	ldr	r2, [pc, #16]	; (8003a48 <RCC_GetHCLKClockFreq+0x28>)
 8003a36:	5cd3      	ldrb	r3, [r2, r3]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	40d3      	lsrs	r3, r2
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	08007748 	.word	0x08007748

08003a4c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003a54:	f7ff ff42 	bl	80038dc <LL_RCC_GetAPB1Prescaler>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	0a9b      	lsrs	r3, r3, #10
 8003a5c:	4a04      	ldr	r2, [pc, #16]	; (8003a70 <RCC_GetPCLK1ClockFreq+0x24>)
 8003a5e:	5cd3      	ldrb	r3, [r2, r3]
 8003a60:	461a      	mov	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	40d3      	lsrs	r3, r2
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	08007758 	.word	0x08007758

08003a74 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003a7c:	f7ff ff3c 	bl	80038f8 <LL_RCC_GetAPB2Prescaler>
 8003a80:	4603      	mov	r3, r0
 8003a82:	0b5b      	lsrs	r3, r3, #13
 8003a84:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <RCC_GetPCLK2ClockFreq+0x24>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	461a      	mov	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	40d3      	lsrs	r3, r2
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	08007758 	.word	0x08007758

08003a9c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003a9c:	b590      	push	{r4, r7, lr}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	2300      	movs	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003ab0:	f7ff ff30 	bl	8003914 <LL_RCC_PLL_GetMainSource>
 8003ab4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d004      	beq.n	8003ac6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ac2:	d003      	beq.n	8003acc <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003ac4:	e005      	b.n	8003ad2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003ac6:	4b12      	ldr	r3, [pc, #72]	; (8003b10 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ac8:	617b      	str	r3, [r7, #20]
      break;
 8003aca:	e005      	b.n	8003ad8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003acc:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003ace:	617b      	str	r3, [r7, #20]
      break;
 8003ad0:	e002      	b.n	8003ad8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	; (8003b10 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ad4:	617b      	str	r3, [r7, #20]
      break;
 8003ad6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d113      	bne.n	8003b06 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003ade:	f7ff ff43 	bl	8003968 <LL_RCC_PLL_GetDivider>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	fbb3 f4f2 	udiv	r4, r3, r2
 8003aea:	f7ff ff21 	bl	8003930 <LL_RCC_PLL_GetN>
 8003aee:	4603      	mov	r3, r0
 8003af0:	fb03 f404 	mul.w	r4, r3, r4
 8003af4:	f7ff ff2a 	bl	800394c <LL_RCC_PLL_GetP>
 8003af8:	4603      	mov	r3, r0
 8003afa:	0c1b      	lsrs	r3, r3, #16
 8003afc:	3301      	adds	r3, #1
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	fbb4 f3f3 	udiv	r3, r4, r3
 8003b04:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003b06:	693b      	ldr	r3, [r7, #16]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	371c      	adds	r7, #28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd90      	pop	{r4, r7, pc}
 8003b10:	00f42400 	.word	0x00f42400
 8003b14:	017d7840 	.word	0x017d7840

08003b18 <LL_SPI_IsEnabled>:
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b28:	2b40      	cmp	r3, #64	; 0x40
 8003b2a:	d101      	bne.n	8003b30 <LL_SPI_IsEnabled+0x18>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e000      	b.n	8003b32 <LL_SPI_IsEnabled+0x1a>
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <LL_SPI_SetCRCPolynomial>:
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
 8003b46:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	611a      	str	r2, [r3, #16]
}
 8003b52:	bf00      	nop
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff ffd3 	bl	8003b18 <LL_SPI_IsEnabled>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d139      	bne.n	8003bec <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b80:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	6811      	ldr	r1, [r2, #0]
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	6852      	ldr	r2, [r2, #4]
 8003b8c:	4311      	orrs	r1, r2
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	6892      	ldr	r2, [r2, #8]
 8003b92:	4311      	orrs	r1, r2
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	68d2      	ldr	r2, [r2, #12]
 8003b98:	4311      	orrs	r1, r2
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	6912      	ldr	r2, [r2, #16]
 8003b9e:	4311      	orrs	r1, r2
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	6952      	ldr	r2, [r2, #20]
 8003ba4:	4311      	orrs	r1, r2
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	6992      	ldr	r2, [r2, #24]
 8003baa:	4311      	orrs	r1, r2
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	69d2      	ldr	r2, [r2, #28]
 8003bb0:	4311      	orrs	r1, r2
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	6a12      	ldr	r2, [r2, #32]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f023 0204 	bic.w	r2, r3, #4
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	0c1b      	lsrs	r3, r3, #16
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bda:	d105      	bne.n	8003be8 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	4619      	mov	r1, r3
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7ff ffab 	bl	8003b3e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003be8:	2300      	movs	r3, #0
 8003bea:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	61da      	str	r2, [r3, #28]
  return status;
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <LL_TIM_SetPrescaler>:
{
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c12:	bf00      	nop
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <LL_TIM_SetAutoReload>:
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <LL_TIM_SetRepetitionCounter>:
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
 8003c42:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr

08003c56 <LL_TIM_OC_SetCompareCH1>:
{
 8003c56:	b480      	push	{r7}
 8003c58:	b083      	sub	sp, #12
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
 8003c5e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <LL_TIM_OC_SetCompareCH2>:
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <LL_TIM_OC_SetCompareCH3>:
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b083      	sub	sp, #12
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
 8003c96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <LL_TIM_OC_SetCompareCH4>:
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f043 0201 	orr.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	615a      	str	r2, [r3, #20]
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a31      	ldr	r2, [pc, #196]	; (8003dc0 <LL_TIM_Init+0xd8>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00f      	beq.n	8003d20 <LL_TIM_Init+0x38>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d06:	d00b      	beq.n	8003d20 <LL_TIM_Init+0x38>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a2e      	ldr	r2, [pc, #184]	; (8003dc4 <LL_TIM_Init+0xdc>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d007      	beq.n	8003d20 <LL_TIM_Init+0x38>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a2d      	ldr	r2, [pc, #180]	; (8003dc8 <LL_TIM_Init+0xe0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d003      	beq.n	8003d20 <LL_TIM_Init+0x38>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a2c      	ldr	r2, [pc, #176]	; (8003dcc <LL_TIM_Init+0xe4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d106      	bne.n	8003d2e <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a23      	ldr	r2, [pc, #140]	; (8003dc0 <LL_TIM_Init+0xd8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d01b      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d3c:	d017      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a20      	ldr	r2, [pc, #128]	; (8003dc4 <LL_TIM_Init+0xdc>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d013      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a1f      	ldr	r2, [pc, #124]	; (8003dc8 <LL_TIM_Init+0xe0>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d00f      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a1e      	ldr	r2, [pc, #120]	; (8003dcc <LL_TIM_Init+0xe4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00b      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a1d      	ldr	r2, [pc, #116]	; (8003dd0 <LL_TIM_Init+0xe8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d007      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a1c      	ldr	r2, [pc, #112]	; (8003dd4 <LL_TIM_Init+0xec>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d003      	beq.n	8003d6e <LL_TIM_Init+0x86>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a1b      	ldr	r2, [pc, #108]	; (8003dd8 <LL_TIM_Init+0xf0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d106      	bne.n	8003d7c <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	4619      	mov	r1, r3
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f7ff ff48 	bl	8003c1e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	4619      	mov	r1, r3
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff ff34 	bl	8003c02 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a08      	ldr	r2, [pc, #32]	; (8003dc0 <LL_TIM_Init+0xd8>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d105      	bne.n	8003dae <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	4619      	mov	r1, r3
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f7ff ff46 	bl	8003c3a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff ff89 	bl	8003cc6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40010000 	.word	0x40010000
 8003dc4:	40000400 	.word	0x40000400
 8003dc8:	40000800 	.word	0x40000800
 8003dcc:	40000c00 	.word	0x40000c00
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40014400 	.word	0x40014400
 8003dd8:	40014800 	.word	0x40014800

08003ddc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df2:	d027      	beq.n	8003e44 <LL_TIM_OC_Init+0x68>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dfa:	d82a      	bhi.n	8003e52 <LL_TIM_OC_Init+0x76>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e02:	d018      	beq.n	8003e36 <LL_TIM_OC_Init+0x5a>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e0a:	d822      	bhi.n	8003e52 <LL_TIM_OC_Init+0x76>
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d003      	beq.n	8003e1a <LL_TIM_OC_Init+0x3e>
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b10      	cmp	r3, #16
 8003e16:	d007      	beq.n	8003e28 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003e18:	e01b      	b.n	8003e52 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 f81f 	bl	8003e60 <OC1Config>
 8003e22:	4603      	mov	r3, r0
 8003e24:	75fb      	strb	r3, [r7, #23]
      break;
 8003e26:	e015      	b.n	8003e54 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 f87e 	bl	8003f2c <OC2Config>
 8003e30:	4603      	mov	r3, r0
 8003e32:	75fb      	strb	r3, [r7, #23]
      break;
 8003e34:	e00e      	b.n	8003e54 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003e36:	6879      	ldr	r1, [r7, #4]
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f8e1 	bl	8004000 <OC3Config>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	75fb      	strb	r3, [r7, #23]
      break;
 8003e42:	e007      	b.n	8003e54 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 f944 	bl	80040d4 <OC4Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8003e50:	e000      	b.n	8003e54 <LL_TIM_OC_Init+0x78>
      break;
 8003e52:	bf00      	nop
  }

  return result;
 8003e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	f023 0201 	bic.w	r2, r3, #1
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f023 0202 	bic.w	r2, r3, #2
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f023 0201 	bic.w	r2, r3, #1
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a1a      	ldr	r2, [pc, #104]	; (8003f28 <OC1Config+0xc8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d11e      	bne.n	8003f00 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f023 0208 	bic.w	r2, r3, #8
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f023 0204 	bic.w	r2, r3, #4
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4619      	mov	r1, r3
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff fe9f 	bl	8003c56 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40010000 	.word	0x40010000

08003f2c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	f023 0210 	bic.w	r2, r3, #16
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	f023 0220 	bic.w	r2, r3, #32
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f023 0210 	bic.w	r2, r3, #16
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a1b      	ldr	r2, [pc, #108]	; (8003ffc <OC2Config+0xd0>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d11f      	bne.n	8003fd4 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	019b      	lsls	r3, r3, #6
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	019b      	lsls	r3, r3, #6
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f7ff fe43 	bl	8003c72 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40010000 	.word	0x40010000

08004000 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f023 0303 	bic.w	r3, r3, #3
 800402e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	021b      	lsls	r3, r3, #8
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	021b      	lsls	r3, r3, #8
 800405a:	4313      	orrs	r3, r2
 800405c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <OC3Config+0xd0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d11f      	bne.n	80040a6 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	029b      	lsls	r3, r3, #10
 8004072:	4313      	orrs	r3, r2
 8004074:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	029b      	lsls	r3, r3, #10
 8004082:	4313      	orrs	r3, r2
 8004084:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	015b      	lsls	r3, r3, #5
 80040a2:	4313      	orrs	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	4619      	mov	r1, r3
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7ff fde8 	bl	8003c8e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000

080040d4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004102:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	4313      	orrs	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	031b      	lsls	r3, r3, #12
 8004120:	4313      	orrs	r3, r2
 8004122:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	031b      	lsls	r3, r3, #12
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a0f      	ldr	r2, [pc, #60]	; (8004174 <OC4Config+0xa0>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d107      	bne.n	800414c <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	019b      	lsls	r3, r3, #6
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	4619      	mov	r1, r3
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7ff fda3 	bl	8003caa <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40010000 	.word	0x40010000

08004178 <LL_USART_IsEnabled>:
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004188:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800418c:	bf0c      	ite	eq
 800418e:	2301      	moveq	r3, #1
 8004190:	2300      	movne	r3, #0
 8004192:	b2db      	uxtb	r3, r3
}
 8004194:	4618      	mov	r0, r3
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <LL_USART_SetStopBitsLength>:
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	611a      	str	r2, [r3, #16]
}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <LL_USART_SetHWFlowCtrl>:
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	615a      	str	r2, [r3, #20]
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <LL_USART_SetBaudRate>:
{
 80041ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041f0:	b0c0      	sub	sp, #256	; 0x100
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80041f8:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 80041fc:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004200:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800420c:	f040 810c 	bne.w	8004428 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004210:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004214:	2200      	movs	r2, #0
 8004216:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800421a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800421e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004222:	4622      	mov	r2, r4
 8004224:	462b      	mov	r3, r5
 8004226:	1891      	adds	r1, r2, r2
 8004228:	6639      	str	r1, [r7, #96]	; 0x60
 800422a:	415b      	adcs	r3, r3
 800422c:	667b      	str	r3, [r7, #100]	; 0x64
 800422e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004232:	4621      	mov	r1, r4
 8004234:	eb12 0801 	adds.w	r8, r2, r1
 8004238:	4629      	mov	r1, r5
 800423a:	eb43 0901 	adc.w	r9, r3, r1
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800424a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800424e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004252:	4690      	mov	r8, r2
 8004254:	4699      	mov	r9, r3
 8004256:	4623      	mov	r3, r4
 8004258:	eb18 0303 	adds.w	r3, r8, r3
 800425c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004260:	462b      	mov	r3, r5
 8004262:	eb49 0303 	adc.w	r3, r9, r3
 8004266:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800426a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800426e:	2200      	movs	r2, #0
 8004270:	469a      	mov	sl, r3
 8004272:	4693      	mov	fp, r2
 8004274:	eb1a 030a 	adds.w	r3, sl, sl
 8004278:	65bb      	str	r3, [r7, #88]	; 0x58
 800427a:	eb4b 030b 	adc.w	r3, fp, fp
 800427e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004280:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004284:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004288:	f7fc fce6 	bl	8000c58 <__aeabi_uldivmod>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4b64      	ldr	r3, [pc, #400]	; (8004424 <LL_USART_SetBaudRate+0x238>)
 8004292:	fba3 2302 	umull	r2, r3, r3, r2
 8004296:	095b      	lsrs	r3, r3, #5
 8004298:	b29b      	uxth	r3, r3
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	b29c      	uxth	r4, r3
 800429e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80042a2:	2200      	movs	r2, #0
 80042a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80042a8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80042ac:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80042b0:	4642      	mov	r2, r8
 80042b2:	464b      	mov	r3, r9
 80042b4:	1891      	adds	r1, r2, r2
 80042b6:	6539      	str	r1, [r7, #80]	; 0x50
 80042b8:	415b      	adcs	r3, r3
 80042ba:	657b      	str	r3, [r7, #84]	; 0x54
 80042bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80042c0:	4641      	mov	r1, r8
 80042c2:	1851      	adds	r1, r2, r1
 80042c4:	64b9      	str	r1, [r7, #72]	; 0x48
 80042c6:	4649      	mov	r1, r9
 80042c8:	414b      	adcs	r3, r1
 80042ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042cc:	f04f 0200 	mov.w	r2, #0
 80042d0:	f04f 0300 	mov.w	r3, #0
 80042d4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 80042d8:	4659      	mov	r1, fp
 80042da:	00cb      	lsls	r3, r1, #3
 80042dc:	4651      	mov	r1, sl
 80042de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042e2:	4651      	mov	r1, sl
 80042e4:	00ca      	lsls	r2, r1, #3
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	4603      	mov	r3, r0
 80042ec:	4642      	mov	r2, r8
 80042ee:	189b      	adds	r3, r3, r2
 80042f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80042f4:	464b      	mov	r3, r9
 80042f6:	460a      	mov	r2, r1
 80042f8:	eb42 0303 	adc.w	r3, r2, r3
 80042fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004300:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004304:	2200      	movs	r2, #0
 8004306:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800430a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800430e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004312:	460b      	mov	r3, r1
 8004314:	18db      	adds	r3, r3, r3
 8004316:	643b      	str	r3, [r7, #64]	; 0x40
 8004318:	4613      	mov	r3, r2
 800431a:	eb42 0303 	adc.w	r3, r2, r3
 800431e:	647b      	str	r3, [r7, #68]	; 0x44
 8004320:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004324:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004328:	f7fc fc96 	bl	8000c58 <__aeabi_uldivmod>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4611      	mov	r1, r2
 8004332:	4b3c      	ldr	r3, [pc, #240]	; (8004424 <LL_USART_SetBaudRate+0x238>)
 8004334:	fba3 2301 	umull	r2, r3, r3, r1
 8004338:	095b      	lsrs	r3, r3, #5
 800433a:	2264      	movs	r2, #100	; 0x64
 800433c:	fb02 f303 	mul.w	r3, r2, r3
 8004340:	1acb      	subs	r3, r1, r3
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004348:	4b36      	ldr	r3, [pc, #216]	; (8004424 <LL_USART_SetBaudRate+0x238>)
 800434a:	fba3 2302 	umull	r2, r3, r3, r2
 800434e:	095b      	lsrs	r3, r3, #5
 8004350:	b29b      	uxth	r3, r3
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	b29b      	uxth	r3, r3
 8004356:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800435a:	b29b      	uxth	r3, r3
 800435c:	4423      	add	r3, r4
 800435e:	b29c      	uxth	r4, r3
 8004360:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004364:	2200      	movs	r2, #0
 8004366:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800436a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800436e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004372:	4642      	mov	r2, r8
 8004374:	464b      	mov	r3, r9
 8004376:	1891      	adds	r1, r2, r2
 8004378:	63b9      	str	r1, [r7, #56]	; 0x38
 800437a:	415b      	adcs	r3, r3
 800437c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800437e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004382:	4641      	mov	r1, r8
 8004384:	1851      	adds	r1, r2, r1
 8004386:	6339      	str	r1, [r7, #48]	; 0x30
 8004388:	4649      	mov	r1, r9
 800438a:	414b      	adcs	r3, r1
 800438c:	637b      	str	r3, [r7, #52]	; 0x34
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800439a:	4659      	mov	r1, fp
 800439c:	00cb      	lsls	r3, r1, #3
 800439e:	4651      	mov	r1, sl
 80043a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043a4:	4651      	mov	r1, sl
 80043a6:	00ca      	lsls	r2, r1, #3
 80043a8:	4610      	mov	r0, r2
 80043aa:	4619      	mov	r1, r3
 80043ac:	4603      	mov	r3, r0
 80043ae:	4642      	mov	r2, r8
 80043b0:	189b      	adds	r3, r3, r2
 80043b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80043b6:	464b      	mov	r3, r9
 80043b8:	460a      	mov	r2, r1
 80043ba:	eb42 0303 	adc.w	r3, r2, r3
 80043be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80043c2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043cc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80043d0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80043d4:	460b      	mov	r3, r1
 80043d6:	18db      	adds	r3, r3, r3
 80043d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043da:	4613      	mov	r3, r2
 80043dc:	eb42 0303 	adc.w	r3, r2, r3
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043e6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80043ea:	f7fc fc35 	bl	8000c58 <__aeabi_uldivmod>
 80043ee:	4602      	mov	r2, r0
 80043f0:	460b      	mov	r3, r1
 80043f2:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <LL_USART_SetBaudRate+0x238>)
 80043f4:	fba3 1302 	umull	r1, r3, r3, r2
 80043f8:	095b      	lsrs	r3, r3, #5
 80043fa:	2164      	movs	r1, #100	; 0x64
 80043fc:	fb01 f303 	mul.w	r3, r1, r3
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	3332      	adds	r3, #50	; 0x32
 8004406:	4a07      	ldr	r2, [pc, #28]	; (8004424 <LL_USART_SetBaudRate+0x238>)
 8004408:	fba2 2303 	umull	r2, r3, r2, r3
 800440c:	095b      	lsrs	r3, r3, #5
 800440e:	b29b      	uxth	r3, r3
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	b29b      	uxth	r3, r3
 8004416:	4423      	add	r3, r4
 8004418:	b29b      	uxth	r3, r3
 800441a:	461a      	mov	r2, r3
 800441c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004420:	609a      	str	r2, [r3, #8]
}
 8004422:	e108      	b.n	8004636 <LL_USART_SetBaudRate+0x44a>
 8004424:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004428:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800442c:	2200      	movs	r2, #0
 800442e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004432:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004436:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800443a:	4642      	mov	r2, r8
 800443c:	464b      	mov	r3, r9
 800443e:	1891      	adds	r1, r2, r2
 8004440:	6239      	str	r1, [r7, #32]
 8004442:	415b      	adcs	r3, r3
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
 8004446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800444a:	4641      	mov	r1, r8
 800444c:	1854      	adds	r4, r2, r1
 800444e:	4649      	mov	r1, r9
 8004450:	eb43 0501 	adc.w	r5, r3, r1
 8004454:	f04f 0200 	mov.w	r2, #0
 8004458:	f04f 0300 	mov.w	r3, #0
 800445c:	00eb      	lsls	r3, r5, #3
 800445e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004462:	00e2      	lsls	r2, r4, #3
 8004464:	4614      	mov	r4, r2
 8004466:	461d      	mov	r5, r3
 8004468:	4643      	mov	r3, r8
 800446a:	18e3      	adds	r3, r4, r3
 800446c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004470:	464b      	mov	r3, r9
 8004472:	eb45 0303 	adc.w	r3, r5, r3
 8004476:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800447a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800447e:	2200      	movs	r2, #0
 8004480:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004484:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004494:	4629      	mov	r1, r5
 8004496:	008b      	lsls	r3, r1, #2
 8004498:	4621      	mov	r1, r4
 800449a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800449e:	4621      	mov	r1, r4
 80044a0:	008a      	lsls	r2, r1, #2
 80044a2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80044a6:	f7fc fbd7 	bl	8000c58 <__aeabi_uldivmod>
 80044aa:	4602      	mov	r2, r0
 80044ac:	460b      	mov	r3, r1
 80044ae:	4b65      	ldr	r3, [pc, #404]	; (8004644 <LL_USART_SetBaudRate+0x458>)
 80044b0:	fba3 2302 	umull	r2, r3, r3, r2
 80044b4:	095b      	lsrs	r3, r3, #5
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	b29c      	uxth	r4, r3
 80044bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80044c0:	2200      	movs	r2, #0
 80044c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80044c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80044ca:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80044ce:	4642      	mov	r2, r8
 80044d0:	464b      	mov	r3, r9
 80044d2:	1891      	adds	r1, r2, r2
 80044d4:	61b9      	str	r1, [r7, #24]
 80044d6:	415b      	adcs	r3, r3
 80044d8:	61fb      	str	r3, [r7, #28]
 80044da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044de:	4641      	mov	r1, r8
 80044e0:	1851      	adds	r1, r2, r1
 80044e2:	6139      	str	r1, [r7, #16]
 80044e4:	4649      	mov	r1, r9
 80044e6:	414b      	adcs	r3, r1
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	f04f 0200 	mov.w	r2, #0
 80044ee:	f04f 0300 	mov.w	r3, #0
 80044f2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044f6:	4659      	mov	r1, fp
 80044f8:	00cb      	lsls	r3, r1, #3
 80044fa:	4651      	mov	r1, sl
 80044fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004500:	4651      	mov	r1, sl
 8004502:	00ca      	lsls	r2, r1, #3
 8004504:	4610      	mov	r0, r2
 8004506:	4619      	mov	r1, r3
 8004508:	4603      	mov	r3, r0
 800450a:	4642      	mov	r2, r8
 800450c:	189b      	adds	r3, r3, r2
 800450e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004512:	464b      	mov	r3, r9
 8004514:	460a      	mov	r2, r1
 8004516:	eb42 0303 	adc.w	r3, r2, r3
 800451a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800451e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004522:	2200      	movs	r2, #0
 8004524:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004528:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800452c:	f04f 0200 	mov.w	r2, #0
 8004530:	f04f 0300 	mov.w	r3, #0
 8004534:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004538:	4649      	mov	r1, r9
 800453a:	008b      	lsls	r3, r1, #2
 800453c:	4641      	mov	r1, r8
 800453e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004542:	4641      	mov	r1, r8
 8004544:	008a      	lsls	r2, r1, #2
 8004546:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800454a:	f7fc fb85 	bl	8000c58 <__aeabi_uldivmod>
 800454e:	4602      	mov	r2, r0
 8004550:	460b      	mov	r3, r1
 8004552:	4611      	mov	r1, r2
 8004554:	4b3b      	ldr	r3, [pc, #236]	; (8004644 <LL_USART_SetBaudRate+0x458>)
 8004556:	fba3 2301 	umull	r2, r3, r3, r1
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	2264      	movs	r2, #100	; 0x64
 800455e:	fb02 f303 	mul.w	r3, r2, r3
 8004562:	1acb      	subs	r3, r1, r3
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	3332      	adds	r3, #50	; 0x32
 8004568:	4a36      	ldr	r2, [pc, #216]	; (8004644 <LL_USART_SetBaudRate+0x458>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	b29b      	uxth	r3, r3
 8004572:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004576:	b29b      	uxth	r3, r3
 8004578:	4423      	add	r3, r4
 800457a:	b29c      	uxth	r4, r3
 800457c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004580:	2200      	movs	r2, #0
 8004582:	67bb      	str	r3, [r7, #120]	; 0x78
 8004584:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004586:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800458a:	4642      	mov	r2, r8
 800458c:	464b      	mov	r3, r9
 800458e:	1891      	adds	r1, r2, r2
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	415b      	adcs	r3, r3
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800459a:	4641      	mov	r1, r8
 800459c:	1851      	adds	r1, r2, r1
 800459e:	6039      	str	r1, [r7, #0]
 80045a0:	4649      	mov	r1, r9
 80045a2:	414b      	adcs	r3, r1
 80045a4:	607b      	str	r3, [r7, #4]
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	f04f 0300 	mov.w	r3, #0
 80045ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80045b2:	4659      	mov	r1, fp
 80045b4:	00cb      	lsls	r3, r1, #3
 80045b6:	4651      	mov	r1, sl
 80045b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045bc:	4651      	mov	r1, sl
 80045be:	00ca      	lsls	r2, r1, #3
 80045c0:	4610      	mov	r0, r2
 80045c2:	4619      	mov	r1, r3
 80045c4:	4603      	mov	r3, r0
 80045c6:	4642      	mov	r2, r8
 80045c8:	189b      	adds	r3, r3, r2
 80045ca:	673b      	str	r3, [r7, #112]	; 0x70
 80045cc:	464b      	mov	r3, r9
 80045ce:	460a      	mov	r2, r1
 80045d0:	eb42 0303 	adc.w	r3, r2, r3
 80045d4:	677b      	str	r3, [r7, #116]	; 0x74
 80045d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80045da:	2200      	movs	r2, #0
 80045dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80045de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80045ec:	4649      	mov	r1, r9
 80045ee:	008b      	lsls	r3, r1, #2
 80045f0:	4641      	mov	r1, r8
 80045f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045f6:	4641      	mov	r1, r8
 80045f8:	008a      	lsls	r2, r1, #2
 80045fa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80045fe:	f7fc fb2b 	bl	8000c58 <__aeabi_uldivmod>
 8004602:	4602      	mov	r2, r0
 8004604:	460b      	mov	r3, r1
 8004606:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <LL_USART_SetBaudRate+0x458>)
 8004608:	fba3 1302 	umull	r1, r3, r3, r2
 800460c:	095b      	lsrs	r3, r3, #5
 800460e:	2164      	movs	r1, #100	; 0x64
 8004610:	fb01 f303 	mul.w	r3, r1, r3
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	3332      	adds	r3, #50	; 0x32
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <LL_USART_SetBaudRate+0x458>)
 800461c:	fba2 2303 	umull	r2, r3, r2, r3
 8004620:	095b      	lsrs	r3, r3, #5
 8004622:	b29b      	uxth	r3, r3
 8004624:	f003 030f 	and.w	r3, r3, #15
 8004628:	b29b      	uxth	r3, r3
 800462a:	4423      	add	r3, r4
 800462c:	b29b      	uxth	r3, r3
 800462e:	461a      	mov	r2, r3
 8004630:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004634:	609a      	str	r2, [r3, #8]
}
 8004636:	bf00      	nop
 8004638:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800463c:	46bd      	mov	sp, r7
 800463e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004642:	bf00      	nop
 8004644:	51eb851f 	.word	0x51eb851f

08004648 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff fd8c 	bl	8004178 <LL_USART_IsEnabled>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d149      	bne.n	80046fa <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800466e:	f023 030c 	bic.w	r3, r3, #12
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	6851      	ldr	r1, [r2, #4]
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	68d2      	ldr	r2, [r2, #12]
 800467a:	4311      	orrs	r1, r2
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	6912      	ldr	r2, [r2, #16]
 8004680:	4311      	orrs	r1, r2
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	6992      	ldr	r2, [r2, #24]
 8004686:	430a      	orrs	r2, r1
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	4619      	mov	r1, r3
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f7ff fd83 	bl	80041a0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	4619      	mov	r1, r3
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f7ff fd90 	bl	80041c6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80046a6:	f107 0308 	add.w	r3, r7, #8
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff f96a 	bl	8003984 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a14      	ldr	r2, [pc, #80]	; (8004704 <LL_USART_Init+0xbc>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d102      	bne.n	80046be <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	61bb      	str	r3, [r7, #24]
 80046bc:	e00c      	b.n	80046d8 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a11      	ldr	r2, [pc, #68]	; (8004708 <LL_USART_Init+0xc0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d102      	bne.n	80046cc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	e005      	b.n	80046d8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a0f      	ldr	r2, [pc, #60]	; (800470c <LL_USART_Init+0xc4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d101      	bne.n	80046d8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d009      	beq.n	80046fa <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 80046e6:	2300      	movs	r3, #0
 80046e8:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69b9      	ldr	r1, [r7, #24]
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f7ff fd79 	bl	80041ec <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80046fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3720      	adds	r7, #32
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	40011000 	.word	0x40011000
 8004708:	40004400 	.word	0x40004400
 800470c:	40011400 	.word	0x40011400

08004710 <__cvt>:
 8004710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004714:	ec55 4b10 	vmov	r4, r5, d0
 8004718:	2d00      	cmp	r5, #0
 800471a:	460e      	mov	r6, r1
 800471c:	4619      	mov	r1, r3
 800471e:	462b      	mov	r3, r5
 8004720:	bfbb      	ittet	lt
 8004722:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004726:	461d      	movlt	r5, r3
 8004728:	2300      	movge	r3, #0
 800472a:	232d      	movlt	r3, #45	; 0x2d
 800472c:	700b      	strb	r3, [r1, #0]
 800472e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004730:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004734:	4691      	mov	r9, r2
 8004736:	f023 0820 	bic.w	r8, r3, #32
 800473a:	bfbc      	itt	lt
 800473c:	4622      	movlt	r2, r4
 800473e:	4614      	movlt	r4, r2
 8004740:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004744:	d005      	beq.n	8004752 <__cvt+0x42>
 8004746:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800474a:	d100      	bne.n	800474e <__cvt+0x3e>
 800474c:	3601      	adds	r6, #1
 800474e:	2102      	movs	r1, #2
 8004750:	e000      	b.n	8004754 <__cvt+0x44>
 8004752:	2103      	movs	r1, #3
 8004754:	ab03      	add	r3, sp, #12
 8004756:	9301      	str	r3, [sp, #4]
 8004758:	ab02      	add	r3, sp, #8
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	ec45 4b10 	vmov	d0, r4, r5
 8004760:	4653      	mov	r3, sl
 8004762:	4632      	mov	r2, r6
 8004764:	f000 ff38 	bl	80055d8 <_dtoa_r>
 8004768:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800476c:	4607      	mov	r7, r0
 800476e:	d102      	bne.n	8004776 <__cvt+0x66>
 8004770:	f019 0f01 	tst.w	r9, #1
 8004774:	d022      	beq.n	80047bc <__cvt+0xac>
 8004776:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800477a:	eb07 0906 	add.w	r9, r7, r6
 800477e:	d110      	bne.n	80047a2 <__cvt+0x92>
 8004780:	783b      	ldrb	r3, [r7, #0]
 8004782:	2b30      	cmp	r3, #48	; 0x30
 8004784:	d10a      	bne.n	800479c <__cvt+0x8c>
 8004786:	2200      	movs	r2, #0
 8004788:	2300      	movs	r3, #0
 800478a:	4620      	mov	r0, r4
 800478c:	4629      	mov	r1, r5
 800478e:	f7fc f9a3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004792:	b918      	cbnz	r0, 800479c <__cvt+0x8c>
 8004794:	f1c6 0601 	rsb	r6, r6, #1
 8004798:	f8ca 6000 	str.w	r6, [sl]
 800479c:	f8da 3000 	ldr.w	r3, [sl]
 80047a0:	4499      	add	r9, r3
 80047a2:	2200      	movs	r2, #0
 80047a4:	2300      	movs	r3, #0
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7fc f995 	bl	8000ad8 <__aeabi_dcmpeq>
 80047ae:	b108      	cbz	r0, 80047b4 <__cvt+0xa4>
 80047b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80047b4:	2230      	movs	r2, #48	; 0x30
 80047b6:	9b03      	ldr	r3, [sp, #12]
 80047b8:	454b      	cmp	r3, r9
 80047ba:	d307      	bcc.n	80047cc <__cvt+0xbc>
 80047bc:	9b03      	ldr	r3, [sp, #12]
 80047be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047c0:	1bdb      	subs	r3, r3, r7
 80047c2:	4638      	mov	r0, r7
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	b004      	add	sp, #16
 80047c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047cc:	1c59      	adds	r1, r3, #1
 80047ce:	9103      	str	r1, [sp, #12]
 80047d0:	701a      	strb	r2, [r3, #0]
 80047d2:	e7f0      	b.n	80047b6 <__cvt+0xa6>

080047d4 <__exponent>:
 80047d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d6:	4603      	mov	r3, r0
 80047d8:	2900      	cmp	r1, #0
 80047da:	bfb8      	it	lt
 80047dc:	4249      	neglt	r1, r1
 80047de:	f803 2b02 	strb.w	r2, [r3], #2
 80047e2:	bfb4      	ite	lt
 80047e4:	222d      	movlt	r2, #45	; 0x2d
 80047e6:	222b      	movge	r2, #43	; 0x2b
 80047e8:	2909      	cmp	r1, #9
 80047ea:	7042      	strb	r2, [r0, #1]
 80047ec:	dd2a      	ble.n	8004844 <__exponent+0x70>
 80047ee:	f10d 0207 	add.w	r2, sp, #7
 80047f2:	4617      	mov	r7, r2
 80047f4:	260a      	movs	r6, #10
 80047f6:	4694      	mov	ip, r2
 80047f8:	fb91 f5f6 	sdiv	r5, r1, r6
 80047fc:	fb06 1415 	mls	r4, r6, r5, r1
 8004800:	3430      	adds	r4, #48	; 0x30
 8004802:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004806:	460c      	mov	r4, r1
 8004808:	2c63      	cmp	r4, #99	; 0x63
 800480a:	f102 32ff 	add.w	r2, r2, #4294967295
 800480e:	4629      	mov	r1, r5
 8004810:	dcf1      	bgt.n	80047f6 <__exponent+0x22>
 8004812:	3130      	adds	r1, #48	; 0x30
 8004814:	f1ac 0402 	sub.w	r4, ip, #2
 8004818:	f802 1c01 	strb.w	r1, [r2, #-1]
 800481c:	1c41      	adds	r1, r0, #1
 800481e:	4622      	mov	r2, r4
 8004820:	42ba      	cmp	r2, r7
 8004822:	d30a      	bcc.n	800483a <__exponent+0x66>
 8004824:	f10d 0209 	add.w	r2, sp, #9
 8004828:	eba2 020c 	sub.w	r2, r2, ip
 800482c:	42bc      	cmp	r4, r7
 800482e:	bf88      	it	hi
 8004830:	2200      	movhi	r2, #0
 8004832:	4413      	add	r3, r2
 8004834:	1a18      	subs	r0, r3, r0
 8004836:	b003      	add	sp, #12
 8004838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800483a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800483e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004842:	e7ed      	b.n	8004820 <__exponent+0x4c>
 8004844:	2330      	movs	r3, #48	; 0x30
 8004846:	3130      	adds	r1, #48	; 0x30
 8004848:	7083      	strb	r3, [r0, #2]
 800484a:	70c1      	strb	r1, [r0, #3]
 800484c:	1d03      	adds	r3, r0, #4
 800484e:	e7f1      	b.n	8004834 <__exponent+0x60>

08004850 <_printf_float>:
 8004850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004854:	ed2d 8b02 	vpush	{d8}
 8004858:	b08d      	sub	sp, #52	; 0x34
 800485a:	460c      	mov	r4, r1
 800485c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004860:	4616      	mov	r6, r2
 8004862:	461f      	mov	r7, r3
 8004864:	4605      	mov	r5, r0
 8004866:	f000 fdb7 	bl	80053d8 <_localeconv_r>
 800486a:	f8d0 a000 	ldr.w	sl, [r0]
 800486e:	4650      	mov	r0, sl
 8004870:	f7fb fd06 	bl	8000280 <strlen>
 8004874:	2300      	movs	r3, #0
 8004876:	930a      	str	r3, [sp, #40]	; 0x28
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	9305      	str	r3, [sp, #20]
 800487c:	f8d8 3000 	ldr.w	r3, [r8]
 8004880:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004884:	3307      	adds	r3, #7
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	f103 0208 	add.w	r2, r3, #8
 800488e:	f8c8 2000 	str.w	r2, [r8]
 8004892:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004896:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800489a:	9307      	str	r3, [sp, #28]
 800489c:	f8cd 8018 	str.w	r8, [sp, #24]
 80048a0:	ee08 0a10 	vmov	s16, r0
 80048a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80048a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048ac:	4b9e      	ldr	r3, [pc, #632]	; (8004b28 <_printf_float+0x2d8>)
 80048ae:	f04f 32ff 	mov.w	r2, #4294967295
 80048b2:	f7fc f943 	bl	8000b3c <__aeabi_dcmpun>
 80048b6:	bb88      	cbnz	r0, 800491c <_printf_float+0xcc>
 80048b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048bc:	4b9a      	ldr	r3, [pc, #616]	; (8004b28 <_printf_float+0x2d8>)
 80048be:	f04f 32ff 	mov.w	r2, #4294967295
 80048c2:	f7fc f91d 	bl	8000b00 <__aeabi_dcmple>
 80048c6:	bb48      	cbnz	r0, 800491c <_printf_float+0xcc>
 80048c8:	2200      	movs	r2, #0
 80048ca:	2300      	movs	r3, #0
 80048cc:	4640      	mov	r0, r8
 80048ce:	4649      	mov	r1, r9
 80048d0:	f7fc f90c 	bl	8000aec <__aeabi_dcmplt>
 80048d4:	b110      	cbz	r0, 80048dc <_printf_float+0x8c>
 80048d6:	232d      	movs	r3, #45	; 0x2d
 80048d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048dc:	4a93      	ldr	r2, [pc, #588]	; (8004b2c <_printf_float+0x2dc>)
 80048de:	4b94      	ldr	r3, [pc, #592]	; (8004b30 <_printf_float+0x2e0>)
 80048e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80048e4:	bf94      	ite	ls
 80048e6:	4690      	movls	r8, r2
 80048e8:	4698      	movhi	r8, r3
 80048ea:	2303      	movs	r3, #3
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	9b05      	ldr	r3, [sp, #20]
 80048f0:	f023 0304 	bic.w	r3, r3, #4
 80048f4:	6023      	str	r3, [r4, #0]
 80048f6:	f04f 0900 	mov.w	r9, #0
 80048fa:	9700      	str	r7, [sp, #0]
 80048fc:	4633      	mov	r3, r6
 80048fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8004900:	4621      	mov	r1, r4
 8004902:	4628      	mov	r0, r5
 8004904:	f000 f9da 	bl	8004cbc <_printf_common>
 8004908:	3001      	adds	r0, #1
 800490a:	f040 8090 	bne.w	8004a2e <_printf_float+0x1de>
 800490e:	f04f 30ff 	mov.w	r0, #4294967295
 8004912:	b00d      	add	sp, #52	; 0x34
 8004914:	ecbd 8b02 	vpop	{d8}
 8004918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491c:	4642      	mov	r2, r8
 800491e:	464b      	mov	r3, r9
 8004920:	4640      	mov	r0, r8
 8004922:	4649      	mov	r1, r9
 8004924:	f7fc f90a 	bl	8000b3c <__aeabi_dcmpun>
 8004928:	b140      	cbz	r0, 800493c <_printf_float+0xec>
 800492a:	464b      	mov	r3, r9
 800492c:	2b00      	cmp	r3, #0
 800492e:	bfbc      	itt	lt
 8004930:	232d      	movlt	r3, #45	; 0x2d
 8004932:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004936:	4a7f      	ldr	r2, [pc, #508]	; (8004b34 <_printf_float+0x2e4>)
 8004938:	4b7f      	ldr	r3, [pc, #508]	; (8004b38 <_printf_float+0x2e8>)
 800493a:	e7d1      	b.n	80048e0 <_printf_float+0x90>
 800493c:	6863      	ldr	r3, [r4, #4]
 800493e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004942:	9206      	str	r2, [sp, #24]
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	d13f      	bne.n	80049c8 <_printf_float+0x178>
 8004948:	2306      	movs	r3, #6
 800494a:	6063      	str	r3, [r4, #4]
 800494c:	9b05      	ldr	r3, [sp, #20]
 800494e:	6861      	ldr	r1, [r4, #4]
 8004950:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004954:	2300      	movs	r3, #0
 8004956:	9303      	str	r3, [sp, #12]
 8004958:	ab0a      	add	r3, sp, #40	; 0x28
 800495a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800495e:	ab09      	add	r3, sp, #36	; 0x24
 8004960:	ec49 8b10 	vmov	d0, r8, r9
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	6022      	str	r2, [r4, #0]
 8004968:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800496c:	4628      	mov	r0, r5
 800496e:	f7ff fecf 	bl	8004710 <__cvt>
 8004972:	9b06      	ldr	r3, [sp, #24]
 8004974:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004976:	2b47      	cmp	r3, #71	; 0x47
 8004978:	4680      	mov	r8, r0
 800497a:	d108      	bne.n	800498e <_printf_float+0x13e>
 800497c:	1cc8      	adds	r0, r1, #3
 800497e:	db02      	blt.n	8004986 <_printf_float+0x136>
 8004980:	6863      	ldr	r3, [r4, #4]
 8004982:	4299      	cmp	r1, r3
 8004984:	dd41      	ble.n	8004a0a <_printf_float+0x1ba>
 8004986:	f1ab 0302 	sub.w	r3, fp, #2
 800498a:	fa5f fb83 	uxtb.w	fp, r3
 800498e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004992:	d820      	bhi.n	80049d6 <_printf_float+0x186>
 8004994:	3901      	subs	r1, #1
 8004996:	465a      	mov	r2, fp
 8004998:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800499c:	9109      	str	r1, [sp, #36]	; 0x24
 800499e:	f7ff ff19 	bl	80047d4 <__exponent>
 80049a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049a4:	1813      	adds	r3, r2, r0
 80049a6:	2a01      	cmp	r2, #1
 80049a8:	4681      	mov	r9, r0
 80049aa:	6123      	str	r3, [r4, #16]
 80049ac:	dc02      	bgt.n	80049b4 <_printf_float+0x164>
 80049ae:	6822      	ldr	r2, [r4, #0]
 80049b0:	07d2      	lsls	r2, r2, #31
 80049b2:	d501      	bpl.n	80049b8 <_printf_float+0x168>
 80049b4:	3301      	adds	r3, #1
 80049b6:	6123      	str	r3, [r4, #16]
 80049b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d09c      	beq.n	80048fa <_printf_float+0xaa>
 80049c0:	232d      	movs	r3, #45	; 0x2d
 80049c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049c6:	e798      	b.n	80048fa <_printf_float+0xaa>
 80049c8:	9a06      	ldr	r2, [sp, #24]
 80049ca:	2a47      	cmp	r2, #71	; 0x47
 80049cc:	d1be      	bne.n	800494c <_printf_float+0xfc>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1bc      	bne.n	800494c <_printf_float+0xfc>
 80049d2:	2301      	movs	r3, #1
 80049d4:	e7b9      	b.n	800494a <_printf_float+0xfa>
 80049d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80049da:	d118      	bne.n	8004a0e <_printf_float+0x1be>
 80049dc:	2900      	cmp	r1, #0
 80049de:	6863      	ldr	r3, [r4, #4]
 80049e0:	dd0b      	ble.n	80049fa <_printf_float+0x1aa>
 80049e2:	6121      	str	r1, [r4, #16]
 80049e4:	b913      	cbnz	r3, 80049ec <_printf_float+0x19c>
 80049e6:	6822      	ldr	r2, [r4, #0]
 80049e8:	07d0      	lsls	r0, r2, #31
 80049ea:	d502      	bpl.n	80049f2 <_printf_float+0x1a2>
 80049ec:	3301      	adds	r3, #1
 80049ee:	440b      	add	r3, r1
 80049f0:	6123      	str	r3, [r4, #16]
 80049f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80049f4:	f04f 0900 	mov.w	r9, #0
 80049f8:	e7de      	b.n	80049b8 <_printf_float+0x168>
 80049fa:	b913      	cbnz	r3, 8004a02 <_printf_float+0x1b2>
 80049fc:	6822      	ldr	r2, [r4, #0]
 80049fe:	07d2      	lsls	r2, r2, #31
 8004a00:	d501      	bpl.n	8004a06 <_printf_float+0x1b6>
 8004a02:	3302      	adds	r3, #2
 8004a04:	e7f4      	b.n	80049f0 <_printf_float+0x1a0>
 8004a06:	2301      	movs	r3, #1
 8004a08:	e7f2      	b.n	80049f0 <_printf_float+0x1a0>
 8004a0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a10:	4299      	cmp	r1, r3
 8004a12:	db05      	blt.n	8004a20 <_printf_float+0x1d0>
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	6121      	str	r1, [r4, #16]
 8004a18:	07d8      	lsls	r0, r3, #31
 8004a1a:	d5ea      	bpl.n	80049f2 <_printf_float+0x1a2>
 8004a1c:	1c4b      	adds	r3, r1, #1
 8004a1e:	e7e7      	b.n	80049f0 <_printf_float+0x1a0>
 8004a20:	2900      	cmp	r1, #0
 8004a22:	bfd4      	ite	le
 8004a24:	f1c1 0202 	rsble	r2, r1, #2
 8004a28:	2201      	movgt	r2, #1
 8004a2a:	4413      	add	r3, r2
 8004a2c:	e7e0      	b.n	80049f0 <_printf_float+0x1a0>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	055a      	lsls	r2, r3, #21
 8004a32:	d407      	bmi.n	8004a44 <_printf_float+0x1f4>
 8004a34:	6923      	ldr	r3, [r4, #16]
 8004a36:	4642      	mov	r2, r8
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b8      	blx	r7
 8004a3e:	3001      	adds	r0, #1
 8004a40:	d12c      	bne.n	8004a9c <_printf_float+0x24c>
 8004a42:	e764      	b.n	800490e <_printf_float+0xbe>
 8004a44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004a48:	f240 80e0 	bls.w	8004c0c <_printf_float+0x3bc>
 8004a4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a50:	2200      	movs	r2, #0
 8004a52:	2300      	movs	r3, #0
 8004a54:	f7fc f840 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	d034      	beq.n	8004ac6 <_printf_float+0x276>
 8004a5c:	4a37      	ldr	r2, [pc, #220]	; (8004b3c <_printf_float+0x2ec>)
 8004a5e:	2301      	movs	r3, #1
 8004a60:	4631      	mov	r1, r6
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b8      	blx	r7
 8004a66:	3001      	adds	r0, #1
 8004a68:	f43f af51 	beq.w	800490e <_printf_float+0xbe>
 8004a6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a70:	429a      	cmp	r2, r3
 8004a72:	db02      	blt.n	8004a7a <_printf_float+0x22a>
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	07d8      	lsls	r0, r3, #31
 8004a78:	d510      	bpl.n	8004a9c <_printf_float+0x24c>
 8004a7a:	ee18 3a10 	vmov	r3, s16
 8004a7e:	4652      	mov	r2, sl
 8004a80:	4631      	mov	r1, r6
 8004a82:	4628      	mov	r0, r5
 8004a84:	47b8      	blx	r7
 8004a86:	3001      	adds	r0, #1
 8004a88:	f43f af41 	beq.w	800490e <_printf_float+0xbe>
 8004a8c:	f04f 0800 	mov.w	r8, #0
 8004a90:	f104 091a 	add.w	r9, r4, #26
 8004a94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a96:	3b01      	subs	r3, #1
 8004a98:	4543      	cmp	r3, r8
 8004a9a:	dc09      	bgt.n	8004ab0 <_printf_float+0x260>
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	079b      	lsls	r3, r3, #30
 8004aa0:	f100 8107 	bmi.w	8004cb2 <_printf_float+0x462>
 8004aa4:	68e0      	ldr	r0, [r4, #12]
 8004aa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004aa8:	4298      	cmp	r0, r3
 8004aaa:	bfb8      	it	lt
 8004aac:	4618      	movlt	r0, r3
 8004aae:	e730      	b.n	8004912 <_printf_float+0xc2>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	464a      	mov	r2, r9
 8004ab4:	4631      	mov	r1, r6
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	47b8      	blx	r7
 8004aba:	3001      	adds	r0, #1
 8004abc:	f43f af27 	beq.w	800490e <_printf_float+0xbe>
 8004ac0:	f108 0801 	add.w	r8, r8, #1
 8004ac4:	e7e6      	b.n	8004a94 <_printf_float+0x244>
 8004ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	dc39      	bgt.n	8004b40 <_printf_float+0x2f0>
 8004acc:	4a1b      	ldr	r2, [pc, #108]	; (8004b3c <_printf_float+0x2ec>)
 8004ace:	2301      	movs	r3, #1
 8004ad0:	4631      	mov	r1, r6
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	47b8      	blx	r7
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	f43f af19 	beq.w	800490e <_printf_float+0xbe>
 8004adc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	d102      	bne.n	8004aea <_printf_float+0x29a>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	07d9      	lsls	r1, r3, #31
 8004ae8:	d5d8      	bpl.n	8004a9c <_printf_float+0x24c>
 8004aea:	ee18 3a10 	vmov	r3, s16
 8004aee:	4652      	mov	r2, sl
 8004af0:	4631      	mov	r1, r6
 8004af2:	4628      	mov	r0, r5
 8004af4:	47b8      	blx	r7
 8004af6:	3001      	adds	r0, #1
 8004af8:	f43f af09 	beq.w	800490e <_printf_float+0xbe>
 8004afc:	f04f 0900 	mov.w	r9, #0
 8004b00:	f104 0a1a 	add.w	sl, r4, #26
 8004b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b06:	425b      	negs	r3, r3
 8004b08:	454b      	cmp	r3, r9
 8004b0a:	dc01      	bgt.n	8004b10 <_printf_float+0x2c0>
 8004b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b0e:	e792      	b.n	8004a36 <_printf_float+0x1e6>
 8004b10:	2301      	movs	r3, #1
 8004b12:	4652      	mov	r2, sl
 8004b14:	4631      	mov	r1, r6
 8004b16:	4628      	mov	r0, r5
 8004b18:	47b8      	blx	r7
 8004b1a:	3001      	adds	r0, #1
 8004b1c:	f43f aef7 	beq.w	800490e <_printf_float+0xbe>
 8004b20:	f109 0901 	add.w	r9, r9, #1
 8004b24:	e7ee      	b.n	8004b04 <_printf_float+0x2b4>
 8004b26:	bf00      	nop
 8004b28:	7fefffff 	.word	0x7fefffff
 8004b2c:	0800776f 	.word	0x0800776f
 8004b30:	08007773 	.word	0x08007773
 8004b34:	08007777 	.word	0x08007777
 8004b38:	0800777b 	.word	0x0800777b
 8004b3c:	0800777f 	.word	0x0800777f
 8004b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b44:	429a      	cmp	r2, r3
 8004b46:	bfa8      	it	ge
 8004b48:	461a      	movge	r2, r3
 8004b4a:	2a00      	cmp	r2, #0
 8004b4c:	4691      	mov	r9, r2
 8004b4e:	dc37      	bgt.n	8004bc0 <_printf_float+0x370>
 8004b50:	f04f 0b00 	mov.w	fp, #0
 8004b54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b58:	f104 021a 	add.w	r2, r4, #26
 8004b5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b5e:	9305      	str	r3, [sp, #20]
 8004b60:	eba3 0309 	sub.w	r3, r3, r9
 8004b64:	455b      	cmp	r3, fp
 8004b66:	dc33      	bgt.n	8004bd0 <_printf_float+0x380>
 8004b68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	db3b      	blt.n	8004be8 <_printf_float+0x398>
 8004b70:	6823      	ldr	r3, [r4, #0]
 8004b72:	07da      	lsls	r2, r3, #31
 8004b74:	d438      	bmi.n	8004be8 <_printf_float+0x398>
 8004b76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004b7a:	eba2 0903 	sub.w	r9, r2, r3
 8004b7e:	9b05      	ldr	r3, [sp, #20]
 8004b80:	1ad2      	subs	r2, r2, r3
 8004b82:	4591      	cmp	r9, r2
 8004b84:	bfa8      	it	ge
 8004b86:	4691      	movge	r9, r2
 8004b88:	f1b9 0f00 	cmp.w	r9, #0
 8004b8c:	dc35      	bgt.n	8004bfa <_printf_float+0x3aa>
 8004b8e:	f04f 0800 	mov.w	r8, #0
 8004b92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b96:	f104 0a1a 	add.w	sl, r4, #26
 8004b9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	eba3 0309 	sub.w	r3, r3, r9
 8004ba4:	4543      	cmp	r3, r8
 8004ba6:	f77f af79 	ble.w	8004a9c <_printf_float+0x24c>
 8004baa:	2301      	movs	r3, #1
 8004bac:	4652      	mov	r2, sl
 8004bae:	4631      	mov	r1, r6
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	47b8      	blx	r7
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	f43f aeaa 	beq.w	800490e <_printf_float+0xbe>
 8004bba:	f108 0801 	add.w	r8, r8, #1
 8004bbe:	e7ec      	b.n	8004b9a <_printf_float+0x34a>
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4642      	mov	r2, r8
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	47b8      	blx	r7
 8004bca:	3001      	adds	r0, #1
 8004bcc:	d1c0      	bne.n	8004b50 <_printf_float+0x300>
 8004bce:	e69e      	b.n	800490e <_printf_float+0xbe>
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	4631      	mov	r1, r6
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	9205      	str	r2, [sp, #20]
 8004bd8:	47b8      	blx	r7
 8004bda:	3001      	adds	r0, #1
 8004bdc:	f43f ae97 	beq.w	800490e <_printf_float+0xbe>
 8004be0:	9a05      	ldr	r2, [sp, #20]
 8004be2:	f10b 0b01 	add.w	fp, fp, #1
 8004be6:	e7b9      	b.n	8004b5c <_printf_float+0x30c>
 8004be8:	ee18 3a10 	vmov	r3, s16
 8004bec:	4652      	mov	r2, sl
 8004bee:	4631      	mov	r1, r6
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	47b8      	blx	r7
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	d1be      	bne.n	8004b76 <_printf_float+0x326>
 8004bf8:	e689      	b.n	800490e <_printf_float+0xbe>
 8004bfa:	9a05      	ldr	r2, [sp, #20]
 8004bfc:	464b      	mov	r3, r9
 8004bfe:	4442      	add	r2, r8
 8004c00:	4631      	mov	r1, r6
 8004c02:	4628      	mov	r0, r5
 8004c04:	47b8      	blx	r7
 8004c06:	3001      	adds	r0, #1
 8004c08:	d1c1      	bne.n	8004b8e <_printf_float+0x33e>
 8004c0a:	e680      	b.n	800490e <_printf_float+0xbe>
 8004c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c0e:	2a01      	cmp	r2, #1
 8004c10:	dc01      	bgt.n	8004c16 <_printf_float+0x3c6>
 8004c12:	07db      	lsls	r3, r3, #31
 8004c14:	d53a      	bpl.n	8004c8c <_printf_float+0x43c>
 8004c16:	2301      	movs	r3, #1
 8004c18:	4642      	mov	r2, r8
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae74 	beq.w	800490e <_printf_float+0xbe>
 8004c26:	ee18 3a10 	vmov	r3, s16
 8004c2a:	4652      	mov	r2, sl
 8004c2c:	4631      	mov	r1, r6
 8004c2e:	4628      	mov	r0, r5
 8004c30:	47b8      	blx	r7
 8004c32:	3001      	adds	r0, #1
 8004c34:	f43f ae6b 	beq.w	800490e <_printf_float+0xbe>
 8004c38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004c44:	f7fb ff48 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c48:	b9d8      	cbnz	r0, 8004c82 <_printf_float+0x432>
 8004c4a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004c4e:	f108 0201 	add.w	r2, r8, #1
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	d10e      	bne.n	8004c7a <_printf_float+0x42a>
 8004c5c:	e657      	b.n	800490e <_printf_float+0xbe>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	4652      	mov	r2, sl
 8004c62:	4631      	mov	r1, r6
 8004c64:	4628      	mov	r0, r5
 8004c66:	47b8      	blx	r7
 8004c68:	3001      	adds	r0, #1
 8004c6a:	f43f ae50 	beq.w	800490e <_printf_float+0xbe>
 8004c6e:	f108 0801 	add.w	r8, r8, #1
 8004c72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c74:	3b01      	subs	r3, #1
 8004c76:	4543      	cmp	r3, r8
 8004c78:	dcf1      	bgt.n	8004c5e <_printf_float+0x40e>
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c80:	e6da      	b.n	8004a38 <_printf_float+0x1e8>
 8004c82:	f04f 0800 	mov.w	r8, #0
 8004c86:	f104 0a1a 	add.w	sl, r4, #26
 8004c8a:	e7f2      	b.n	8004c72 <_printf_float+0x422>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	4642      	mov	r2, r8
 8004c90:	e7df      	b.n	8004c52 <_printf_float+0x402>
 8004c92:	2301      	movs	r3, #1
 8004c94:	464a      	mov	r2, r9
 8004c96:	4631      	mov	r1, r6
 8004c98:	4628      	mov	r0, r5
 8004c9a:	47b8      	blx	r7
 8004c9c:	3001      	adds	r0, #1
 8004c9e:	f43f ae36 	beq.w	800490e <_printf_float+0xbe>
 8004ca2:	f108 0801 	add.w	r8, r8, #1
 8004ca6:	68e3      	ldr	r3, [r4, #12]
 8004ca8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004caa:	1a5b      	subs	r3, r3, r1
 8004cac:	4543      	cmp	r3, r8
 8004cae:	dcf0      	bgt.n	8004c92 <_printf_float+0x442>
 8004cb0:	e6f8      	b.n	8004aa4 <_printf_float+0x254>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	f104 0919 	add.w	r9, r4, #25
 8004cba:	e7f4      	b.n	8004ca6 <_printf_float+0x456>

08004cbc <_printf_common>:
 8004cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc0:	4616      	mov	r6, r2
 8004cc2:	4699      	mov	r9, r3
 8004cc4:	688a      	ldr	r2, [r1, #8]
 8004cc6:	690b      	ldr	r3, [r1, #16]
 8004cc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	bfb8      	it	lt
 8004cd0:	4613      	movlt	r3, r2
 8004cd2:	6033      	str	r3, [r6, #0]
 8004cd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cd8:	4607      	mov	r7, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	b10a      	cbz	r2, 8004ce2 <_printf_common+0x26>
 8004cde:	3301      	adds	r3, #1
 8004ce0:	6033      	str	r3, [r6, #0]
 8004ce2:	6823      	ldr	r3, [r4, #0]
 8004ce4:	0699      	lsls	r1, r3, #26
 8004ce6:	bf42      	ittt	mi
 8004ce8:	6833      	ldrmi	r3, [r6, #0]
 8004cea:	3302      	addmi	r3, #2
 8004cec:	6033      	strmi	r3, [r6, #0]
 8004cee:	6825      	ldr	r5, [r4, #0]
 8004cf0:	f015 0506 	ands.w	r5, r5, #6
 8004cf4:	d106      	bne.n	8004d04 <_printf_common+0x48>
 8004cf6:	f104 0a19 	add.w	sl, r4, #25
 8004cfa:	68e3      	ldr	r3, [r4, #12]
 8004cfc:	6832      	ldr	r2, [r6, #0]
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	42ab      	cmp	r3, r5
 8004d02:	dc26      	bgt.n	8004d52 <_printf_common+0x96>
 8004d04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d08:	1e13      	subs	r3, r2, #0
 8004d0a:	6822      	ldr	r2, [r4, #0]
 8004d0c:	bf18      	it	ne
 8004d0e:	2301      	movne	r3, #1
 8004d10:	0692      	lsls	r2, r2, #26
 8004d12:	d42b      	bmi.n	8004d6c <_printf_common+0xb0>
 8004d14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d18:	4649      	mov	r1, r9
 8004d1a:	4638      	mov	r0, r7
 8004d1c:	47c0      	blx	r8
 8004d1e:	3001      	adds	r0, #1
 8004d20:	d01e      	beq.n	8004d60 <_printf_common+0xa4>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	6922      	ldr	r2, [r4, #16]
 8004d26:	f003 0306 	and.w	r3, r3, #6
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	bf02      	ittt	eq
 8004d2e:	68e5      	ldreq	r5, [r4, #12]
 8004d30:	6833      	ldreq	r3, [r6, #0]
 8004d32:	1aed      	subeq	r5, r5, r3
 8004d34:	68a3      	ldr	r3, [r4, #8]
 8004d36:	bf0c      	ite	eq
 8004d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d3c:	2500      	movne	r5, #0
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	bfc4      	itt	gt
 8004d42:	1a9b      	subgt	r3, r3, r2
 8004d44:	18ed      	addgt	r5, r5, r3
 8004d46:	2600      	movs	r6, #0
 8004d48:	341a      	adds	r4, #26
 8004d4a:	42b5      	cmp	r5, r6
 8004d4c:	d11a      	bne.n	8004d84 <_printf_common+0xc8>
 8004d4e:	2000      	movs	r0, #0
 8004d50:	e008      	b.n	8004d64 <_printf_common+0xa8>
 8004d52:	2301      	movs	r3, #1
 8004d54:	4652      	mov	r2, sl
 8004d56:	4649      	mov	r1, r9
 8004d58:	4638      	mov	r0, r7
 8004d5a:	47c0      	blx	r8
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d103      	bne.n	8004d68 <_printf_common+0xac>
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d68:	3501      	adds	r5, #1
 8004d6a:	e7c6      	b.n	8004cfa <_printf_common+0x3e>
 8004d6c:	18e1      	adds	r1, r4, r3
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	2030      	movs	r0, #48	; 0x30
 8004d72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d76:	4422      	add	r2, r4
 8004d78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d80:	3302      	adds	r3, #2
 8004d82:	e7c7      	b.n	8004d14 <_printf_common+0x58>
 8004d84:	2301      	movs	r3, #1
 8004d86:	4622      	mov	r2, r4
 8004d88:	4649      	mov	r1, r9
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	47c0      	blx	r8
 8004d8e:	3001      	adds	r0, #1
 8004d90:	d0e6      	beq.n	8004d60 <_printf_common+0xa4>
 8004d92:	3601      	adds	r6, #1
 8004d94:	e7d9      	b.n	8004d4a <_printf_common+0x8e>
	...

08004d98 <_printf_i>:
 8004d98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9c:	7e0f      	ldrb	r7, [r1, #24]
 8004d9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004da0:	2f78      	cmp	r7, #120	; 0x78
 8004da2:	4691      	mov	r9, r2
 8004da4:	4680      	mov	r8, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	469a      	mov	sl, r3
 8004daa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dae:	d807      	bhi.n	8004dc0 <_printf_i+0x28>
 8004db0:	2f62      	cmp	r7, #98	; 0x62
 8004db2:	d80a      	bhi.n	8004dca <_printf_i+0x32>
 8004db4:	2f00      	cmp	r7, #0
 8004db6:	f000 80d4 	beq.w	8004f62 <_printf_i+0x1ca>
 8004dba:	2f58      	cmp	r7, #88	; 0x58
 8004dbc:	f000 80c0 	beq.w	8004f40 <_printf_i+0x1a8>
 8004dc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004dc8:	e03a      	b.n	8004e40 <_printf_i+0xa8>
 8004dca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dce:	2b15      	cmp	r3, #21
 8004dd0:	d8f6      	bhi.n	8004dc0 <_printf_i+0x28>
 8004dd2:	a101      	add	r1, pc, #4	; (adr r1, 8004dd8 <_printf_i+0x40>)
 8004dd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004dd8:	08004e31 	.word	0x08004e31
 8004ddc:	08004e45 	.word	0x08004e45
 8004de0:	08004dc1 	.word	0x08004dc1
 8004de4:	08004dc1 	.word	0x08004dc1
 8004de8:	08004dc1 	.word	0x08004dc1
 8004dec:	08004dc1 	.word	0x08004dc1
 8004df0:	08004e45 	.word	0x08004e45
 8004df4:	08004dc1 	.word	0x08004dc1
 8004df8:	08004dc1 	.word	0x08004dc1
 8004dfc:	08004dc1 	.word	0x08004dc1
 8004e00:	08004dc1 	.word	0x08004dc1
 8004e04:	08004f49 	.word	0x08004f49
 8004e08:	08004e71 	.word	0x08004e71
 8004e0c:	08004f03 	.word	0x08004f03
 8004e10:	08004dc1 	.word	0x08004dc1
 8004e14:	08004dc1 	.word	0x08004dc1
 8004e18:	08004f6b 	.word	0x08004f6b
 8004e1c:	08004dc1 	.word	0x08004dc1
 8004e20:	08004e71 	.word	0x08004e71
 8004e24:	08004dc1 	.word	0x08004dc1
 8004e28:	08004dc1 	.word	0x08004dc1
 8004e2c:	08004f0b 	.word	0x08004f0b
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	1d1a      	adds	r2, r3, #4
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	602a      	str	r2, [r5, #0]
 8004e38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e40:	2301      	movs	r3, #1
 8004e42:	e09f      	b.n	8004f84 <_printf_i+0x1ec>
 8004e44:	6820      	ldr	r0, [r4, #0]
 8004e46:	682b      	ldr	r3, [r5, #0]
 8004e48:	0607      	lsls	r7, r0, #24
 8004e4a:	f103 0104 	add.w	r1, r3, #4
 8004e4e:	6029      	str	r1, [r5, #0]
 8004e50:	d501      	bpl.n	8004e56 <_printf_i+0xbe>
 8004e52:	681e      	ldr	r6, [r3, #0]
 8004e54:	e003      	b.n	8004e5e <_printf_i+0xc6>
 8004e56:	0646      	lsls	r6, r0, #25
 8004e58:	d5fb      	bpl.n	8004e52 <_printf_i+0xba>
 8004e5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004e5e:	2e00      	cmp	r6, #0
 8004e60:	da03      	bge.n	8004e6a <_printf_i+0xd2>
 8004e62:	232d      	movs	r3, #45	; 0x2d
 8004e64:	4276      	negs	r6, r6
 8004e66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e6a:	485a      	ldr	r0, [pc, #360]	; (8004fd4 <_printf_i+0x23c>)
 8004e6c:	230a      	movs	r3, #10
 8004e6e:	e012      	b.n	8004e96 <_printf_i+0xfe>
 8004e70:	682b      	ldr	r3, [r5, #0]
 8004e72:	6820      	ldr	r0, [r4, #0]
 8004e74:	1d19      	adds	r1, r3, #4
 8004e76:	6029      	str	r1, [r5, #0]
 8004e78:	0605      	lsls	r5, r0, #24
 8004e7a:	d501      	bpl.n	8004e80 <_printf_i+0xe8>
 8004e7c:	681e      	ldr	r6, [r3, #0]
 8004e7e:	e002      	b.n	8004e86 <_printf_i+0xee>
 8004e80:	0641      	lsls	r1, r0, #25
 8004e82:	d5fb      	bpl.n	8004e7c <_printf_i+0xe4>
 8004e84:	881e      	ldrh	r6, [r3, #0]
 8004e86:	4853      	ldr	r0, [pc, #332]	; (8004fd4 <_printf_i+0x23c>)
 8004e88:	2f6f      	cmp	r7, #111	; 0x6f
 8004e8a:	bf0c      	ite	eq
 8004e8c:	2308      	moveq	r3, #8
 8004e8e:	230a      	movne	r3, #10
 8004e90:	2100      	movs	r1, #0
 8004e92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e96:	6865      	ldr	r5, [r4, #4]
 8004e98:	60a5      	str	r5, [r4, #8]
 8004e9a:	2d00      	cmp	r5, #0
 8004e9c:	bfa2      	ittt	ge
 8004e9e:	6821      	ldrge	r1, [r4, #0]
 8004ea0:	f021 0104 	bicge.w	r1, r1, #4
 8004ea4:	6021      	strge	r1, [r4, #0]
 8004ea6:	b90e      	cbnz	r6, 8004eac <_printf_i+0x114>
 8004ea8:	2d00      	cmp	r5, #0
 8004eaa:	d04b      	beq.n	8004f44 <_printf_i+0x1ac>
 8004eac:	4615      	mov	r5, r2
 8004eae:	fbb6 f1f3 	udiv	r1, r6, r3
 8004eb2:	fb03 6711 	mls	r7, r3, r1, r6
 8004eb6:	5dc7      	ldrb	r7, [r0, r7]
 8004eb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ebc:	4637      	mov	r7, r6
 8004ebe:	42bb      	cmp	r3, r7
 8004ec0:	460e      	mov	r6, r1
 8004ec2:	d9f4      	bls.n	8004eae <_printf_i+0x116>
 8004ec4:	2b08      	cmp	r3, #8
 8004ec6:	d10b      	bne.n	8004ee0 <_printf_i+0x148>
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	07de      	lsls	r6, r3, #31
 8004ecc:	d508      	bpl.n	8004ee0 <_printf_i+0x148>
 8004ece:	6923      	ldr	r3, [r4, #16]
 8004ed0:	6861      	ldr	r1, [r4, #4]
 8004ed2:	4299      	cmp	r1, r3
 8004ed4:	bfde      	ittt	le
 8004ed6:	2330      	movle	r3, #48	; 0x30
 8004ed8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004edc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ee0:	1b52      	subs	r2, r2, r5
 8004ee2:	6122      	str	r2, [r4, #16]
 8004ee4:	f8cd a000 	str.w	sl, [sp]
 8004ee8:	464b      	mov	r3, r9
 8004eea:	aa03      	add	r2, sp, #12
 8004eec:	4621      	mov	r1, r4
 8004eee:	4640      	mov	r0, r8
 8004ef0:	f7ff fee4 	bl	8004cbc <_printf_common>
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	d14a      	bne.n	8004f8e <_printf_i+0x1f6>
 8004ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8004efc:	b004      	add	sp, #16
 8004efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f02:	6823      	ldr	r3, [r4, #0]
 8004f04:	f043 0320 	orr.w	r3, r3, #32
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	4833      	ldr	r0, [pc, #204]	; (8004fd8 <_printf_i+0x240>)
 8004f0c:	2778      	movs	r7, #120	; 0x78
 8004f0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	6829      	ldr	r1, [r5, #0]
 8004f16:	061f      	lsls	r7, r3, #24
 8004f18:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f1c:	d402      	bmi.n	8004f24 <_printf_i+0x18c>
 8004f1e:	065f      	lsls	r7, r3, #25
 8004f20:	bf48      	it	mi
 8004f22:	b2b6      	uxthmi	r6, r6
 8004f24:	07df      	lsls	r7, r3, #31
 8004f26:	bf48      	it	mi
 8004f28:	f043 0320 	orrmi.w	r3, r3, #32
 8004f2c:	6029      	str	r1, [r5, #0]
 8004f2e:	bf48      	it	mi
 8004f30:	6023      	strmi	r3, [r4, #0]
 8004f32:	b91e      	cbnz	r6, 8004f3c <_printf_i+0x1a4>
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	f023 0320 	bic.w	r3, r3, #32
 8004f3a:	6023      	str	r3, [r4, #0]
 8004f3c:	2310      	movs	r3, #16
 8004f3e:	e7a7      	b.n	8004e90 <_printf_i+0xf8>
 8004f40:	4824      	ldr	r0, [pc, #144]	; (8004fd4 <_printf_i+0x23c>)
 8004f42:	e7e4      	b.n	8004f0e <_printf_i+0x176>
 8004f44:	4615      	mov	r5, r2
 8004f46:	e7bd      	b.n	8004ec4 <_printf_i+0x12c>
 8004f48:	682b      	ldr	r3, [r5, #0]
 8004f4a:	6826      	ldr	r6, [r4, #0]
 8004f4c:	6961      	ldr	r1, [r4, #20]
 8004f4e:	1d18      	adds	r0, r3, #4
 8004f50:	6028      	str	r0, [r5, #0]
 8004f52:	0635      	lsls	r5, r6, #24
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	d501      	bpl.n	8004f5c <_printf_i+0x1c4>
 8004f58:	6019      	str	r1, [r3, #0]
 8004f5a:	e002      	b.n	8004f62 <_printf_i+0x1ca>
 8004f5c:	0670      	lsls	r0, r6, #25
 8004f5e:	d5fb      	bpl.n	8004f58 <_printf_i+0x1c0>
 8004f60:	8019      	strh	r1, [r3, #0]
 8004f62:	2300      	movs	r3, #0
 8004f64:	6123      	str	r3, [r4, #16]
 8004f66:	4615      	mov	r5, r2
 8004f68:	e7bc      	b.n	8004ee4 <_printf_i+0x14c>
 8004f6a:	682b      	ldr	r3, [r5, #0]
 8004f6c:	1d1a      	adds	r2, r3, #4
 8004f6e:	602a      	str	r2, [r5, #0]
 8004f70:	681d      	ldr	r5, [r3, #0]
 8004f72:	6862      	ldr	r2, [r4, #4]
 8004f74:	2100      	movs	r1, #0
 8004f76:	4628      	mov	r0, r5
 8004f78:	f7fb f932 	bl	80001e0 <memchr>
 8004f7c:	b108      	cbz	r0, 8004f82 <_printf_i+0x1ea>
 8004f7e:	1b40      	subs	r0, r0, r5
 8004f80:	6060      	str	r0, [r4, #4]
 8004f82:	6863      	ldr	r3, [r4, #4]
 8004f84:	6123      	str	r3, [r4, #16]
 8004f86:	2300      	movs	r3, #0
 8004f88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f8c:	e7aa      	b.n	8004ee4 <_printf_i+0x14c>
 8004f8e:	6923      	ldr	r3, [r4, #16]
 8004f90:	462a      	mov	r2, r5
 8004f92:	4649      	mov	r1, r9
 8004f94:	4640      	mov	r0, r8
 8004f96:	47d0      	blx	sl
 8004f98:	3001      	adds	r0, #1
 8004f9a:	d0ad      	beq.n	8004ef8 <_printf_i+0x160>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	079b      	lsls	r3, r3, #30
 8004fa0:	d413      	bmi.n	8004fca <_printf_i+0x232>
 8004fa2:	68e0      	ldr	r0, [r4, #12]
 8004fa4:	9b03      	ldr	r3, [sp, #12]
 8004fa6:	4298      	cmp	r0, r3
 8004fa8:	bfb8      	it	lt
 8004faa:	4618      	movlt	r0, r3
 8004fac:	e7a6      	b.n	8004efc <_printf_i+0x164>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	4632      	mov	r2, r6
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	4640      	mov	r0, r8
 8004fb6:	47d0      	blx	sl
 8004fb8:	3001      	adds	r0, #1
 8004fba:	d09d      	beq.n	8004ef8 <_printf_i+0x160>
 8004fbc:	3501      	adds	r5, #1
 8004fbe:	68e3      	ldr	r3, [r4, #12]
 8004fc0:	9903      	ldr	r1, [sp, #12]
 8004fc2:	1a5b      	subs	r3, r3, r1
 8004fc4:	42ab      	cmp	r3, r5
 8004fc6:	dcf2      	bgt.n	8004fae <_printf_i+0x216>
 8004fc8:	e7eb      	b.n	8004fa2 <_printf_i+0x20a>
 8004fca:	2500      	movs	r5, #0
 8004fcc:	f104 0619 	add.w	r6, r4, #25
 8004fd0:	e7f5      	b.n	8004fbe <_printf_i+0x226>
 8004fd2:	bf00      	nop
 8004fd4:	08007781 	.word	0x08007781
 8004fd8:	08007792 	.word	0x08007792

08004fdc <std>:
 8004fdc:	2300      	movs	r3, #0
 8004fde:	b510      	push	{r4, lr}
 8004fe0:	4604      	mov	r4, r0
 8004fe2:	e9c0 3300 	strd	r3, r3, [r0]
 8004fe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fea:	6083      	str	r3, [r0, #8]
 8004fec:	8181      	strh	r1, [r0, #12]
 8004fee:	6643      	str	r3, [r0, #100]	; 0x64
 8004ff0:	81c2      	strh	r2, [r0, #14]
 8004ff2:	6183      	str	r3, [r0, #24]
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	2208      	movs	r2, #8
 8004ff8:	305c      	adds	r0, #92	; 0x5c
 8004ffa:	f000 f9e5 	bl	80053c8 <memset>
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <std+0x38>)
 8005000:	6263      	str	r3, [r4, #36]	; 0x24
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <std+0x3c>)
 8005004:	62a3      	str	r3, [r4, #40]	; 0x28
 8005006:	4b05      	ldr	r3, [pc, #20]	; (800501c <std+0x40>)
 8005008:	62e3      	str	r3, [r4, #44]	; 0x2c
 800500a:	4b05      	ldr	r3, [pc, #20]	; (8005020 <std+0x44>)
 800500c:	6224      	str	r4, [r4, #32]
 800500e:	6323      	str	r3, [r4, #48]	; 0x30
 8005010:	bd10      	pop	{r4, pc}
 8005012:	bf00      	nop
 8005014:	08005219 	.word	0x08005219
 8005018:	0800523b 	.word	0x0800523b
 800501c:	08005273 	.word	0x08005273
 8005020:	08005297 	.word	0x08005297

08005024 <stdio_exit_handler>:
 8005024:	4a02      	ldr	r2, [pc, #8]	; (8005030 <stdio_exit_handler+0xc>)
 8005026:	4903      	ldr	r1, [pc, #12]	; (8005034 <stdio_exit_handler+0x10>)
 8005028:	4803      	ldr	r0, [pc, #12]	; (8005038 <stdio_exit_handler+0x14>)
 800502a:	f000 b869 	b.w	8005100 <_fwalk_sglue>
 800502e:	bf00      	nop
 8005030:	2000000c 	.word	0x2000000c
 8005034:	08006e49 	.word	0x08006e49
 8005038:	20000018 	.word	0x20000018

0800503c <cleanup_stdio>:
 800503c:	6841      	ldr	r1, [r0, #4]
 800503e:	4b0c      	ldr	r3, [pc, #48]	; (8005070 <cleanup_stdio+0x34>)
 8005040:	4299      	cmp	r1, r3
 8005042:	b510      	push	{r4, lr}
 8005044:	4604      	mov	r4, r0
 8005046:	d001      	beq.n	800504c <cleanup_stdio+0x10>
 8005048:	f001 fefe 	bl	8006e48 <_fflush_r>
 800504c:	68a1      	ldr	r1, [r4, #8]
 800504e:	4b09      	ldr	r3, [pc, #36]	; (8005074 <cleanup_stdio+0x38>)
 8005050:	4299      	cmp	r1, r3
 8005052:	d002      	beq.n	800505a <cleanup_stdio+0x1e>
 8005054:	4620      	mov	r0, r4
 8005056:	f001 fef7 	bl	8006e48 <_fflush_r>
 800505a:	68e1      	ldr	r1, [r4, #12]
 800505c:	4b06      	ldr	r3, [pc, #24]	; (8005078 <cleanup_stdio+0x3c>)
 800505e:	4299      	cmp	r1, r3
 8005060:	d004      	beq.n	800506c <cleanup_stdio+0x30>
 8005062:	4620      	mov	r0, r4
 8005064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005068:	f001 beee 	b.w	8006e48 <_fflush_r>
 800506c:	bd10      	pop	{r4, pc}
 800506e:	bf00      	nop
 8005070:	2000027c 	.word	0x2000027c
 8005074:	200002e4 	.word	0x200002e4
 8005078:	2000034c 	.word	0x2000034c

0800507c <global_stdio_init.part.0>:
 800507c:	b510      	push	{r4, lr}
 800507e:	4b0b      	ldr	r3, [pc, #44]	; (80050ac <global_stdio_init.part.0+0x30>)
 8005080:	4c0b      	ldr	r4, [pc, #44]	; (80050b0 <global_stdio_init.part.0+0x34>)
 8005082:	4a0c      	ldr	r2, [pc, #48]	; (80050b4 <global_stdio_init.part.0+0x38>)
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	4620      	mov	r0, r4
 8005088:	2200      	movs	r2, #0
 800508a:	2104      	movs	r1, #4
 800508c:	f7ff ffa6 	bl	8004fdc <std>
 8005090:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005094:	2201      	movs	r2, #1
 8005096:	2109      	movs	r1, #9
 8005098:	f7ff ffa0 	bl	8004fdc <std>
 800509c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80050a0:	2202      	movs	r2, #2
 80050a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a6:	2112      	movs	r1, #18
 80050a8:	f7ff bf98 	b.w	8004fdc <std>
 80050ac:	200003b4 	.word	0x200003b4
 80050b0:	2000027c 	.word	0x2000027c
 80050b4:	08005025 	.word	0x08005025

080050b8 <__sfp_lock_acquire>:
 80050b8:	4801      	ldr	r0, [pc, #4]	; (80050c0 <__sfp_lock_acquire+0x8>)
 80050ba:	f000 ba01 	b.w	80054c0 <__retarget_lock_acquire_recursive>
 80050be:	bf00      	nop
 80050c0:	200003bd 	.word	0x200003bd

080050c4 <__sfp_lock_release>:
 80050c4:	4801      	ldr	r0, [pc, #4]	; (80050cc <__sfp_lock_release+0x8>)
 80050c6:	f000 b9fc 	b.w	80054c2 <__retarget_lock_release_recursive>
 80050ca:	bf00      	nop
 80050cc:	200003bd 	.word	0x200003bd

080050d0 <__sinit>:
 80050d0:	b510      	push	{r4, lr}
 80050d2:	4604      	mov	r4, r0
 80050d4:	f7ff fff0 	bl	80050b8 <__sfp_lock_acquire>
 80050d8:	6a23      	ldr	r3, [r4, #32]
 80050da:	b11b      	cbz	r3, 80050e4 <__sinit+0x14>
 80050dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050e0:	f7ff bff0 	b.w	80050c4 <__sfp_lock_release>
 80050e4:	4b04      	ldr	r3, [pc, #16]	; (80050f8 <__sinit+0x28>)
 80050e6:	6223      	str	r3, [r4, #32]
 80050e8:	4b04      	ldr	r3, [pc, #16]	; (80050fc <__sinit+0x2c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1f5      	bne.n	80050dc <__sinit+0xc>
 80050f0:	f7ff ffc4 	bl	800507c <global_stdio_init.part.0>
 80050f4:	e7f2      	b.n	80050dc <__sinit+0xc>
 80050f6:	bf00      	nop
 80050f8:	0800503d 	.word	0x0800503d
 80050fc:	200003b4 	.word	0x200003b4

08005100 <_fwalk_sglue>:
 8005100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005104:	4607      	mov	r7, r0
 8005106:	4688      	mov	r8, r1
 8005108:	4614      	mov	r4, r2
 800510a:	2600      	movs	r6, #0
 800510c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005110:	f1b9 0901 	subs.w	r9, r9, #1
 8005114:	d505      	bpl.n	8005122 <_fwalk_sglue+0x22>
 8005116:	6824      	ldr	r4, [r4, #0]
 8005118:	2c00      	cmp	r4, #0
 800511a:	d1f7      	bne.n	800510c <_fwalk_sglue+0xc>
 800511c:	4630      	mov	r0, r6
 800511e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005122:	89ab      	ldrh	r3, [r5, #12]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d907      	bls.n	8005138 <_fwalk_sglue+0x38>
 8005128:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800512c:	3301      	adds	r3, #1
 800512e:	d003      	beq.n	8005138 <_fwalk_sglue+0x38>
 8005130:	4629      	mov	r1, r5
 8005132:	4638      	mov	r0, r7
 8005134:	47c0      	blx	r8
 8005136:	4306      	orrs	r6, r0
 8005138:	3568      	adds	r5, #104	; 0x68
 800513a:	e7e9      	b.n	8005110 <_fwalk_sglue+0x10>

0800513c <iprintf>:
 800513c:	b40f      	push	{r0, r1, r2, r3}
 800513e:	b507      	push	{r0, r1, r2, lr}
 8005140:	4906      	ldr	r1, [pc, #24]	; (800515c <iprintf+0x20>)
 8005142:	ab04      	add	r3, sp, #16
 8005144:	6808      	ldr	r0, [r1, #0]
 8005146:	f853 2b04 	ldr.w	r2, [r3], #4
 800514a:	6881      	ldr	r1, [r0, #8]
 800514c:	9301      	str	r3, [sp, #4]
 800514e:	f001 fcdb 	bl	8006b08 <_vfiprintf_r>
 8005152:	b003      	add	sp, #12
 8005154:	f85d eb04 	ldr.w	lr, [sp], #4
 8005158:	b004      	add	sp, #16
 800515a:	4770      	bx	lr
 800515c:	20000064 	.word	0x20000064

08005160 <_puts_r>:
 8005160:	6a03      	ldr	r3, [r0, #32]
 8005162:	b570      	push	{r4, r5, r6, lr}
 8005164:	6884      	ldr	r4, [r0, #8]
 8005166:	4605      	mov	r5, r0
 8005168:	460e      	mov	r6, r1
 800516a:	b90b      	cbnz	r3, 8005170 <_puts_r+0x10>
 800516c:	f7ff ffb0 	bl	80050d0 <__sinit>
 8005170:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005172:	07db      	lsls	r3, r3, #31
 8005174:	d405      	bmi.n	8005182 <_puts_r+0x22>
 8005176:	89a3      	ldrh	r3, [r4, #12]
 8005178:	0598      	lsls	r0, r3, #22
 800517a:	d402      	bmi.n	8005182 <_puts_r+0x22>
 800517c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800517e:	f000 f99f 	bl	80054c0 <__retarget_lock_acquire_recursive>
 8005182:	89a3      	ldrh	r3, [r4, #12]
 8005184:	0719      	lsls	r1, r3, #28
 8005186:	d513      	bpl.n	80051b0 <_puts_r+0x50>
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	b18b      	cbz	r3, 80051b0 <_puts_r+0x50>
 800518c:	3e01      	subs	r6, #1
 800518e:	68a3      	ldr	r3, [r4, #8]
 8005190:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005194:	3b01      	subs	r3, #1
 8005196:	60a3      	str	r3, [r4, #8]
 8005198:	b9e9      	cbnz	r1, 80051d6 <_puts_r+0x76>
 800519a:	2b00      	cmp	r3, #0
 800519c:	da2e      	bge.n	80051fc <_puts_r+0x9c>
 800519e:	4622      	mov	r2, r4
 80051a0:	210a      	movs	r1, #10
 80051a2:	4628      	mov	r0, r5
 80051a4:	f000 f87b 	bl	800529e <__swbuf_r>
 80051a8:	3001      	adds	r0, #1
 80051aa:	d007      	beq.n	80051bc <_puts_r+0x5c>
 80051ac:	250a      	movs	r5, #10
 80051ae:	e007      	b.n	80051c0 <_puts_r+0x60>
 80051b0:	4621      	mov	r1, r4
 80051b2:	4628      	mov	r0, r5
 80051b4:	f000 f8b0 	bl	8005318 <__swsetup_r>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d0e7      	beq.n	800518c <_puts_r+0x2c>
 80051bc:	f04f 35ff 	mov.w	r5, #4294967295
 80051c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051c2:	07da      	lsls	r2, r3, #31
 80051c4:	d405      	bmi.n	80051d2 <_puts_r+0x72>
 80051c6:	89a3      	ldrh	r3, [r4, #12]
 80051c8:	059b      	lsls	r3, r3, #22
 80051ca:	d402      	bmi.n	80051d2 <_puts_r+0x72>
 80051cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051ce:	f000 f978 	bl	80054c2 <__retarget_lock_release_recursive>
 80051d2:	4628      	mov	r0, r5
 80051d4:	bd70      	pop	{r4, r5, r6, pc}
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	da04      	bge.n	80051e4 <_puts_r+0x84>
 80051da:	69a2      	ldr	r2, [r4, #24]
 80051dc:	429a      	cmp	r2, r3
 80051de:	dc06      	bgt.n	80051ee <_puts_r+0x8e>
 80051e0:	290a      	cmp	r1, #10
 80051e2:	d004      	beq.n	80051ee <_puts_r+0x8e>
 80051e4:	6823      	ldr	r3, [r4, #0]
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	6022      	str	r2, [r4, #0]
 80051ea:	7019      	strb	r1, [r3, #0]
 80051ec:	e7cf      	b.n	800518e <_puts_r+0x2e>
 80051ee:	4622      	mov	r2, r4
 80051f0:	4628      	mov	r0, r5
 80051f2:	f000 f854 	bl	800529e <__swbuf_r>
 80051f6:	3001      	adds	r0, #1
 80051f8:	d1c9      	bne.n	800518e <_puts_r+0x2e>
 80051fa:	e7df      	b.n	80051bc <_puts_r+0x5c>
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	250a      	movs	r5, #10
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	6022      	str	r2, [r4, #0]
 8005204:	701d      	strb	r5, [r3, #0]
 8005206:	e7db      	b.n	80051c0 <_puts_r+0x60>

08005208 <puts>:
 8005208:	4b02      	ldr	r3, [pc, #8]	; (8005214 <puts+0xc>)
 800520a:	4601      	mov	r1, r0
 800520c:	6818      	ldr	r0, [r3, #0]
 800520e:	f7ff bfa7 	b.w	8005160 <_puts_r>
 8005212:	bf00      	nop
 8005214:	20000064 	.word	0x20000064

08005218 <__sread>:
 8005218:	b510      	push	{r4, lr}
 800521a:	460c      	mov	r4, r1
 800521c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005220:	f000 f900 	bl	8005424 <_read_r>
 8005224:	2800      	cmp	r0, #0
 8005226:	bfab      	itete	ge
 8005228:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800522a:	89a3      	ldrhlt	r3, [r4, #12]
 800522c:	181b      	addge	r3, r3, r0
 800522e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005232:	bfac      	ite	ge
 8005234:	6563      	strge	r3, [r4, #84]	; 0x54
 8005236:	81a3      	strhlt	r3, [r4, #12]
 8005238:	bd10      	pop	{r4, pc}

0800523a <__swrite>:
 800523a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800523e:	461f      	mov	r7, r3
 8005240:	898b      	ldrh	r3, [r1, #12]
 8005242:	05db      	lsls	r3, r3, #23
 8005244:	4605      	mov	r5, r0
 8005246:	460c      	mov	r4, r1
 8005248:	4616      	mov	r6, r2
 800524a:	d505      	bpl.n	8005258 <__swrite+0x1e>
 800524c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005250:	2302      	movs	r3, #2
 8005252:	2200      	movs	r2, #0
 8005254:	f000 f8d4 	bl	8005400 <_lseek_r>
 8005258:	89a3      	ldrh	r3, [r4, #12]
 800525a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800525e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005262:	81a3      	strh	r3, [r4, #12]
 8005264:	4632      	mov	r2, r6
 8005266:	463b      	mov	r3, r7
 8005268:	4628      	mov	r0, r5
 800526a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800526e:	f000 b8eb 	b.w	8005448 <_write_r>

08005272 <__sseek>:
 8005272:	b510      	push	{r4, lr}
 8005274:	460c      	mov	r4, r1
 8005276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800527a:	f000 f8c1 	bl	8005400 <_lseek_r>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	89a3      	ldrh	r3, [r4, #12]
 8005282:	bf15      	itete	ne
 8005284:	6560      	strne	r0, [r4, #84]	; 0x54
 8005286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800528a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800528e:	81a3      	strheq	r3, [r4, #12]
 8005290:	bf18      	it	ne
 8005292:	81a3      	strhne	r3, [r4, #12]
 8005294:	bd10      	pop	{r4, pc}

08005296 <__sclose>:
 8005296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800529a:	f000 b8a1 	b.w	80053e0 <_close_r>

0800529e <__swbuf_r>:
 800529e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a0:	460e      	mov	r6, r1
 80052a2:	4614      	mov	r4, r2
 80052a4:	4605      	mov	r5, r0
 80052a6:	b118      	cbz	r0, 80052b0 <__swbuf_r+0x12>
 80052a8:	6a03      	ldr	r3, [r0, #32]
 80052aa:	b90b      	cbnz	r3, 80052b0 <__swbuf_r+0x12>
 80052ac:	f7ff ff10 	bl	80050d0 <__sinit>
 80052b0:	69a3      	ldr	r3, [r4, #24]
 80052b2:	60a3      	str	r3, [r4, #8]
 80052b4:	89a3      	ldrh	r3, [r4, #12]
 80052b6:	071a      	lsls	r2, r3, #28
 80052b8:	d525      	bpl.n	8005306 <__swbuf_r+0x68>
 80052ba:	6923      	ldr	r3, [r4, #16]
 80052bc:	b31b      	cbz	r3, 8005306 <__swbuf_r+0x68>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	1a98      	subs	r0, r3, r2
 80052c4:	6963      	ldr	r3, [r4, #20]
 80052c6:	b2f6      	uxtb	r6, r6
 80052c8:	4283      	cmp	r3, r0
 80052ca:	4637      	mov	r7, r6
 80052cc:	dc04      	bgt.n	80052d8 <__swbuf_r+0x3a>
 80052ce:	4621      	mov	r1, r4
 80052d0:	4628      	mov	r0, r5
 80052d2:	f001 fdb9 	bl	8006e48 <_fflush_r>
 80052d6:	b9e0      	cbnz	r0, 8005312 <__swbuf_r+0x74>
 80052d8:	68a3      	ldr	r3, [r4, #8]
 80052da:	3b01      	subs	r3, #1
 80052dc:	60a3      	str	r3, [r4, #8]
 80052de:	6823      	ldr	r3, [r4, #0]
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	6022      	str	r2, [r4, #0]
 80052e4:	701e      	strb	r6, [r3, #0]
 80052e6:	6962      	ldr	r2, [r4, #20]
 80052e8:	1c43      	adds	r3, r0, #1
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d004      	beq.n	80052f8 <__swbuf_r+0x5a>
 80052ee:	89a3      	ldrh	r3, [r4, #12]
 80052f0:	07db      	lsls	r3, r3, #31
 80052f2:	d506      	bpl.n	8005302 <__swbuf_r+0x64>
 80052f4:	2e0a      	cmp	r6, #10
 80052f6:	d104      	bne.n	8005302 <__swbuf_r+0x64>
 80052f8:	4621      	mov	r1, r4
 80052fa:	4628      	mov	r0, r5
 80052fc:	f001 fda4 	bl	8006e48 <_fflush_r>
 8005300:	b938      	cbnz	r0, 8005312 <__swbuf_r+0x74>
 8005302:	4638      	mov	r0, r7
 8005304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005306:	4621      	mov	r1, r4
 8005308:	4628      	mov	r0, r5
 800530a:	f000 f805 	bl	8005318 <__swsetup_r>
 800530e:	2800      	cmp	r0, #0
 8005310:	d0d5      	beq.n	80052be <__swbuf_r+0x20>
 8005312:	f04f 37ff 	mov.w	r7, #4294967295
 8005316:	e7f4      	b.n	8005302 <__swbuf_r+0x64>

08005318 <__swsetup_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4b2a      	ldr	r3, [pc, #168]	; (80053c4 <__swsetup_r+0xac>)
 800531c:	4605      	mov	r5, r0
 800531e:	6818      	ldr	r0, [r3, #0]
 8005320:	460c      	mov	r4, r1
 8005322:	b118      	cbz	r0, 800532c <__swsetup_r+0x14>
 8005324:	6a03      	ldr	r3, [r0, #32]
 8005326:	b90b      	cbnz	r3, 800532c <__swsetup_r+0x14>
 8005328:	f7ff fed2 	bl	80050d0 <__sinit>
 800532c:	89a3      	ldrh	r3, [r4, #12]
 800532e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005332:	0718      	lsls	r0, r3, #28
 8005334:	d422      	bmi.n	800537c <__swsetup_r+0x64>
 8005336:	06d9      	lsls	r1, r3, #27
 8005338:	d407      	bmi.n	800534a <__swsetup_r+0x32>
 800533a:	2309      	movs	r3, #9
 800533c:	602b      	str	r3, [r5, #0]
 800533e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005342:	81a3      	strh	r3, [r4, #12]
 8005344:	f04f 30ff 	mov.w	r0, #4294967295
 8005348:	e034      	b.n	80053b4 <__swsetup_r+0x9c>
 800534a:	0758      	lsls	r0, r3, #29
 800534c:	d512      	bpl.n	8005374 <__swsetup_r+0x5c>
 800534e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005350:	b141      	cbz	r1, 8005364 <__swsetup_r+0x4c>
 8005352:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005356:	4299      	cmp	r1, r3
 8005358:	d002      	beq.n	8005360 <__swsetup_r+0x48>
 800535a:	4628      	mov	r0, r5
 800535c:	f000 ff2e 	bl	80061bc <_free_r>
 8005360:	2300      	movs	r3, #0
 8005362:	6363      	str	r3, [r4, #52]	; 0x34
 8005364:	89a3      	ldrh	r3, [r4, #12]
 8005366:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800536a:	81a3      	strh	r3, [r4, #12]
 800536c:	2300      	movs	r3, #0
 800536e:	6063      	str	r3, [r4, #4]
 8005370:	6923      	ldr	r3, [r4, #16]
 8005372:	6023      	str	r3, [r4, #0]
 8005374:	89a3      	ldrh	r3, [r4, #12]
 8005376:	f043 0308 	orr.w	r3, r3, #8
 800537a:	81a3      	strh	r3, [r4, #12]
 800537c:	6923      	ldr	r3, [r4, #16]
 800537e:	b94b      	cbnz	r3, 8005394 <__swsetup_r+0x7c>
 8005380:	89a3      	ldrh	r3, [r4, #12]
 8005382:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005386:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800538a:	d003      	beq.n	8005394 <__swsetup_r+0x7c>
 800538c:	4621      	mov	r1, r4
 800538e:	4628      	mov	r0, r5
 8005390:	f001 fda8 	bl	8006ee4 <__smakebuf_r>
 8005394:	89a0      	ldrh	r0, [r4, #12]
 8005396:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800539a:	f010 0301 	ands.w	r3, r0, #1
 800539e:	d00a      	beq.n	80053b6 <__swsetup_r+0x9e>
 80053a0:	2300      	movs	r3, #0
 80053a2:	60a3      	str	r3, [r4, #8]
 80053a4:	6963      	ldr	r3, [r4, #20]
 80053a6:	425b      	negs	r3, r3
 80053a8:	61a3      	str	r3, [r4, #24]
 80053aa:	6923      	ldr	r3, [r4, #16]
 80053ac:	b943      	cbnz	r3, 80053c0 <__swsetup_r+0xa8>
 80053ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80053b2:	d1c4      	bne.n	800533e <__swsetup_r+0x26>
 80053b4:	bd38      	pop	{r3, r4, r5, pc}
 80053b6:	0781      	lsls	r1, r0, #30
 80053b8:	bf58      	it	pl
 80053ba:	6963      	ldrpl	r3, [r4, #20]
 80053bc:	60a3      	str	r3, [r4, #8]
 80053be:	e7f4      	b.n	80053aa <__swsetup_r+0x92>
 80053c0:	2000      	movs	r0, #0
 80053c2:	e7f7      	b.n	80053b4 <__swsetup_r+0x9c>
 80053c4:	20000064 	.word	0x20000064

080053c8 <memset>:
 80053c8:	4402      	add	r2, r0
 80053ca:	4603      	mov	r3, r0
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memset+0xa>
 80053d0:	4770      	bx	lr
 80053d2:	f803 1b01 	strb.w	r1, [r3], #1
 80053d6:	e7f9      	b.n	80053cc <memset+0x4>

080053d8 <_localeconv_r>:
 80053d8:	4800      	ldr	r0, [pc, #0]	; (80053dc <_localeconv_r+0x4>)
 80053da:	4770      	bx	lr
 80053dc:	20000158 	.word	0x20000158

080053e0 <_close_r>:
 80053e0:	b538      	push	{r3, r4, r5, lr}
 80053e2:	4d06      	ldr	r5, [pc, #24]	; (80053fc <_close_r+0x1c>)
 80053e4:	2300      	movs	r3, #0
 80053e6:	4604      	mov	r4, r0
 80053e8:	4608      	mov	r0, r1
 80053ea:	602b      	str	r3, [r5, #0]
 80053ec:	f7fc fda1 	bl	8001f32 <_close>
 80053f0:	1c43      	adds	r3, r0, #1
 80053f2:	d102      	bne.n	80053fa <_close_r+0x1a>
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	b103      	cbz	r3, 80053fa <_close_r+0x1a>
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	bd38      	pop	{r3, r4, r5, pc}
 80053fc:	200003b8 	.word	0x200003b8

08005400 <_lseek_r>:
 8005400:	b538      	push	{r3, r4, r5, lr}
 8005402:	4d07      	ldr	r5, [pc, #28]	; (8005420 <_lseek_r+0x20>)
 8005404:	4604      	mov	r4, r0
 8005406:	4608      	mov	r0, r1
 8005408:	4611      	mov	r1, r2
 800540a:	2200      	movs	r2, #0
 800540c:	602a      	str	r2, [r5, #0]
 800540e:	461a      	mov	r2, r3
 8005410:	f7fc fdb6 	bl	8001f80 <_lseek>
 8005414:	1c43      	adds	r3, r0, #1
 8005416:	d102      	bne.n	800541e <_lseek_r+0x1e>
 8005418:	682b      	ldr	r3, [r5, #0]
 800541a:	b103      	cbz	r3, 800541e <_lseek_r+0x1e>
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	bd38      	pop	{r3, r4, r5, pc}
 8005420:	200003b8 	.word	0x200003b8

08005424 <_read_r>:
 8005424:	b538      	push	{r3, r4, r5, lr}
 8005426:	4d07      	ldr	r5, [pc, #28]	; (8005444 <_read_r+0x20>)
 8005428:	4604      	mov	r4, r0
 800542a:	4608      	mov	r0, r1
 800542c:	4611      	mov	r1, r2
 800542e:	2200      	movs	r2, #0
 8005430:	602a      	str	r2, [r5, #0]
 8005432:	461a      	mov	r2, r3
 8005434:	f7fc fd60 	bl	8001ef8 <_read>
 8005438:	1c43      	adds	r3, r0, #1
 800543a:	d102      	bne.n	8005442 <_read_r+0x1e>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	b103      	cbz	r3, 8005442 <_read_r+0x1e>
 8005440:	6023      	str	r3, [r4, #0]
 8005442:	bd38      	pop	{r3, r4, r5, pc}
 8005444:	200003b8 	.word	0x200003b8

08005448 <_write_r>:
 8005448:	b538      	push	{r3, r4, r5, lr}
 800544a:	4d07      	ldr	r5, [pc, #28]	; (8005468 <_write_r+0x20>)
 800544c:	4604      	mov	r4, r0
 800544e:	4608      	mov	r0, r1
 8005450:	4611      	mov	r1, r2
 8005452:	2200      	movs	r2, #0
 8005454:	602a      	str	r2, [r5, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	f7fc fad8 	bl	8001a0c <_write>
 800545c:	1c43      	adds	r3, r0, #1
 800545e:	d102      	bne.n	8005466 <_write_r+0x1e>
 8005460:	682b      	ldr	r3, [r5, #0]
 8005462:	b103      	cbz	r3, 8005466 <_write_r+0x1e>
 8005464:	6023      	str	r3, [r4, #0]
 8005466:	bd38      	pop	{r3, r4, r5, pc}
 8005468:	200003b8 	.word	0x200003b8

0800546c <__errno>:
 800546c:	4b01      	ldr	r3, [pc, #4]	; (8005474 <__errno+0x8>)
 800546e:	6818      	ldr	r0, [r3, #0]
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	20000064 	.word	0x20000064

08005478 <__libc_init_array>:
 8005478:	b570      	push	{r4, r5, r6, lr}
 800547a:	4d0d      	ldr	r5, [pc, #52]	; (80054b0 <__libc_init_array+0x38>)
 800547c:	4c0d      	ldr	r4, [pc, #52]	; (80054b4 <__libc_init_array+0x3c>)
 800547e:	1b64      	subs	r4, r4, r5
 8005480:	10a4      	asrs	r4, r4, #2
 8005482:	2600      	movs	r6, #0
 8005484:	42a6      	cmp	r6, r4
 8005486:	d109      	bne.n	800549c <__libc_init_array+0x24>
 8005488:	4d0b      	ldr	r5, [pc, #44]	; (80054b8 <__libc_init_array+0x40>)
 800548a:	4c0c      	ldr	r4, [pc, #48]	; (80054bc <__libc_init_array+0x44>)
 800548c:	f002 f908 	bl	80076a0 <_init>
 8005490:	1b64      	subs	r4, r4, r5
 8005492:	10a4      	asrs	r4, r4, #2
 8005494:	2600      	movs	r6, #0
 8005496:	42a6      	cmp	r6, r4
 8005498:	d105      	bne.n	80054a6 <__libc_init_array+0x2e>
 800549a:	bd70      	pop	{r4, r5, r6, pc}
 800549c:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a0:	4798      	blx	r3
 80054a2:	3601      	adds	r6, #1
 80054a4:	e7ee      	b.n	8005484 <__libc_init_array+0xc>
 80054a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054aa:	4798      	blx	r3
 80054ac:	3601      	adds	r6, #1
 80054ae:	e7f2      	b.n	8005496 <__libc_init_array+0x1e>
 80054b0:	08007b30 	.word	0x08007b30
 80054b4:	08007b30 	.word	0x08007b30
 80054b8:	08007b30 	.word	0x08007b30
 80054bc:	08007b34 	.word	0x08007b34

080054c0 <__retarget_lock_acquire_recursive>:
 80054c0:	4770      	bx	lr

080054c2 <__retarget_lock_release_recursive>:
 80054c2:	4770      	bx	lr

080054c4 <quorem>:
 80054c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c8:	6903      	ldr	r3, [r0, #16]
 80054ca:	690c      	ldr	r4, [r1, #16]
 80054cc:	42a3      	cmp	r3, r4
 80054ce:	4607      	mov	r7, r0
 80054d0:	db7e      	blt.n	80055d0 <quorem+0x10c>
 80054d2:	3c01      	subs	r4, #1
 80054d4:	f101 0814 	add.w	r8, r1, #20
 80054d8:	f100 0514 	add.w	r5, r0, #20
 80054dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054e0:	9301      	str	r3, [sp, #4]
 80054e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054ea:	3301      	adds	r3, #1
 80054ec:	429a      	cmp	r2, r3
 80054ee:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80054fa:	d331      	bcc.n	8005560 <quorem+0x9c>
 80054fc:	f04f 0e00 	mov.w	lr, #0
 8005500:	4640      	mov	r0, r8
 8005502:	46ac      	mov	ip, r5
 8005504:	46f2      	mov	sl, lr
 8005506:	f850 2b04 	ldr.w	r2, [r0], #4
 800550a:	b293      	uxth	r3, r2
 800550c:	fb06 e303 	mla	r3, r6, r3, lr
 8005510:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005514:	0c1a      	lsrs	r2, r3, #16
 8005516:	b29b      	uxth	r3, r3
 8005518:	ebaa 0303 	sub.w	r3, sl, r3
 800551c:	f8dc a000 	ldr.w	sl, [ip]
 8005520:	fa13 f38a 	uxtah	r3, r3, sl
 8005524:	fb06 220e 	mla	r2, r6, lr, r2
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	9b00      	ldr	r3, [sp, #0]
 800552c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005530:	b292      	uxth	r2, r2
 8005532:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005536:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800553a:	f8bd 3000 	ldrh.w	r3, [sp]
 800553e:	4581      	cmp	r9, r0
 8005540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005544:	f84c 3b04 	str.w	r3, [ip], #4
 8005548:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800554c:	d2db      	bcs.n	8005506 <quorem+0x42>
 800554e:	f855 300b 	ldr.w	r3, [r5, fp]
 8005552:	b92b      	cbnz	r3, 8005560 <quorem+0x9c>
 8005554:	9b01      	ldr	r3, [sp, #4]
 8005556:	3b04      	subs	r3, #4
 8005558:	429d      	cmp	r5, r3
 800555a:	461a      	mov	r2, r3
 800555c:	d32c      	bcc.n	80055b8 <quorem+0xf4>
 800555e:	613c      	str	r4, [r7, #16]
 8005560:	4638      	mov	r0, r7
 8005562:	f001 f9a7 	bl	80068b4 <__mcmp>
 8005566:	2800      	cmp	r0, #0
 8005568:	db22      	blt.n	80055b0 <quorem+0xec>
 800556a:	3601      	adds	r6, #1
 800556c:	4629      	mov	r1, r5
 800556e:	2000      	movs	r0, #0
 8005570:	f858 2b04 	ldr.w	r2, [r8], #4
 8005574:	f8d1 c000 	ldr.w	ip, [r1]
 8005578:	b293      	uxth	r3, r2
 800557a:	1ac3      	subs	r3, r0, r3
 800557c:	0c12      	lsrs	r2, r2, #16
 800557e:	fa13 f38c 	uxtah	r3, r3, ip
 8005582:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005586:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800558a:	b29b      	uxth	r3, r3
 800558c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005590:	45c1      	cmp	r9, r8
 8005592:	f841 3b04 	str.w	r3, [r1], #4
 8005596:	ea4f 4022 	mov.w	r0, r2, asr #16
 800559a:	d2e9      	bcs.n	8005570 <quorem+0xac>
 800559c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055a4:	b922      	cbnz	r2, 80055b0 <quorem+0xec>
 80055a6:	3b04      	subs	r3, #4
 80055a8:	429d      	cmp	r5, r3
 80055aa:	461a      	mov	r2, r3
 80055ac:	d30a      	bcc.n	80055c4 <quorem+0x100>
 80055ae:	613c      	str	r4, [r7, #16]
 80055b0:	4630      	mov	r0, r6
 80055b2:	b003      	add	sp, #12
 80055b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b8:	6812      	ldr	r2, [r2, #0]
 80055ba:	3b04      	subs	r3, #4
 80055bc:	2a00      	cmp	r2, #0
 80055be:	d1ce      	bne.n	800555e <quorem+0x9a>
 80055c0:	3c01      	subs	r4, #1
 80055c2:	e7c9      	b.n	8005558 <quorem+0x94>
 80055c4:	6812      	ldr	r2, [r2, #0]
 80055c6:	3b04      	subs	r3, #4
 80055c8:	2a00      	cmp	r2, #0
 80055ca:	d1f0      	bne.n	80055ae <quorem+0xea>
 80055cc:	3c01      	subs	r4, #1
 80055ce:	e7eb      	b.n	80055a8 <quorem+0xe4>
 80055d0:	2000      	movs	r0, #0
 80055d2:	e7ee      	b.n	80055b2 <quorem+0xee>
 80055d4:	0000      	movs	r0, r0
	...

080055d8 <_dtoa_r>:
 80055d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055dc:	ed2d 8b04 	vpush	{d8-d9}
 80055e0:	69c5      	ldr	r5, [r0, #28]
 80055e2:	b093      	sub	sp, #76	; 0x4c
 80055e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80055e8:	ec57 6b10 	vmov	r6, r7, d0
 80055ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80055f0:	9107      	str	r1, [sp, #28]
 80055f2:	4604      	mov	r4, r0
 80055f4:	920a      	str	r2, [sp, #40]	; 0x28
 80055f6:	930d      	str	r3, [sp, #52]	; 0x34
 80055f8:	b975      	cbnz	r5, 8005618 <_dtoa_r+0x40>
 80055fa:	2010      	movs	r0, #16
 80055fc:	f000 fe2a 	bl	8006254 <malloc>
 8005600:	4602      	mov	r2, r0
 8005602:	61e0      	str	r0, [r4, #28]
 8005604:	b920      	cbnz	r0, 8005610 <_dtoa_r+0x38>
 8005606:	4bae      	ldr	r3, [pc, #696]	; (80058c0 <_dtoa_r+0x2e8>)
 8005608:	21ef      	movs	r1, #239	; 0xef
 800560a:	48ae      	ldr	r0, [pc, #696]	; (80058c4 <_dtoa_r+0x2ec>)
 800560c:	f001 fce6 	bl	8006fdc <__assert_func>
 8005610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005614:	6005      	str	r5, [r0, #0]
 8005616:	60c5      	str	r5, [r0, #12]
 8005618:	69e3      	ldr	r3, [r4, #28]
 800561a:	6819      	ldr	r1, [r3, #0]
 800561c:	b151      	cbz	r1, 8005634 <_dtoa_r+0x5c>
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	604a      	str	r2, [r1, #4]
 8005622:	2301      	movs	r3, #1
 8005624:	4093      	lsls	r3, r2
 8005626:	608b      	str	r3, [r1, #8]
 8005628:	4620      	mov	r0, r4
 800562a:	f000 ff07 	bl	800643c <_Bfree>
 800562e:	69e3      	ldr	r3, [r4, #28]
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	1e3b      	subs	r3, r7, #0
 8005636:	bfbb      	ittet	lt
 8005638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800563c:	9303      	strlt	r3, [sp, #12]
 800563e:	2300      	movge	r3, #0
 8005640:	2201      	movlt	r2, #1
 8005642:	bfac      	ite	ge
 8005644:	f8c8 3000 	strge.w	r3, [r8]
 8005648:	f8c8 2000 	strlt.w	r2, [r8]
 800564c:	4b9e      	ldr	r3, [pc, #632]	; (80058c8 <_dtoa_r+0x2f0>)
 800564e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005652:	ea33 0308 	bics.w	r3, r3, r8
 8005656:	d11b      	bne.n	8005690 <_dtoa_r+0xb8>
 8005658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800565a:	f242 730f 	movw	r3, #9999	; 0x270f
 800565e:	6013      	str	r3, [r2, #0]
 8005660:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005664:	4333      	orrs	r3, r6
 8005666:	f000 8593 	beq.w	8006190 <_dtoa_r+0xbb8>
 800566a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800566c:	b963      	cbnz	r3, 8005688 <_dtoa_r+0xb0>
 800566e:	4b97      	ldr	r3, [pc, #604]	; (80058cc <_dtoa_r+0x2f4>)
 8005670:	e027      	b.n	80056c2 <_dtoa_r+0xea>
 8005672:	4b97      	ldr	r3, [pc, #604]	; (80058d0 <_dtoa_r+0x2f8>)
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	3308      	adds	r3, #8
 8005678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800567a:	6013      	str	r3, [r2, #0]
 800567c:	9800      	ldr	r0, [sp, #0]
 800567e:	b013      	add	sp, #76	; 0x4c
 8005680:	ecbd 8b04 	vpop	{d8-d9}
 8005684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005688:	4b90      	ldr	r3, [pc, #576]	; (80058cc <_dtoa_r+0x2f4>)
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	3303      	adds	r3, #3
 800568e:	e7f3      	b.n	8005678 <_dtoa_r+0xa0>
 8005690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005694:	2200      	movs	r2, #0
 8005696:	ec51 0b17 	vmov	r0, r1, d7
 800569a:	eeb0 8a47 	vmov.f32	s16, s14
 800569e:	eef0 8a67 	vmov.f32	s17, s15
 80056a2:	2300      	movs	r3, #0
 80056a4:	f7fb fa18 	bl	8000ad8 <__aeabi_dcmpeq>
 80056a8:	4681      	mov	r9, r0
 80056aa:	b160      	cbz	r0, 80056c6 <_dtoa_r+0xee>
 80056ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056ae:	2301      	movs	r3, #1
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 8568 	beq.w	800618a <_dtoa_r+0xbb2>
 80056ba:	4b86      	ldr	r3, [pc, #536]	; (80058d4 <_dtoa_r+0x2fc>)
 80056bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	3b01      	subs	r3, #1
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	e7da      	b.n	800567c <_dtoa_r+0xa4>
 80056c6:	aa10      	add	r2, sp, #64	; 0x40
 80056c8:	a911      	add	r1, sp, #68	; 0x44
 80056ca:	4620      	mov	r0, r4
 80056cc:	eeb0 0a48 	vmov.f32	s0, s16
 80056d0:	eef0 0a68 	vmov.f32	s1, s17
 80056d4:	f001 f994 	bl	8006a00 <__d2b>
 80056d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80056dc:	4682      	mov	sl, r0
 80056de:	2d00      	cmp	r5, #0
 80056e0:	d07f      	beq.n	80057e2 <_dtoa_r+0x20a>
 80056e2:	ee18 3a90 	vmov	r3, s17
 80056e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80056ee:	ec51 0b18 	vmov	r0, r1, d8
 80056f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80056f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80056fe:	4619      	mov	r1, r3
 8005700:	2200      	movs	r2, #0
 8005702:	4b75      	ldr	r3, [pc, #468]	; (80058d8 <_dtoa_r+0x300>)
 8005704:	f7fa fdc8 	bl	8000298 <__aeabi_dsub>
 8005708:	a367      	add	r3, pc, #412	; (adr r3, 80058a8 <_dtoa_r+0x2d0>)
 800570a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570e:	f7fa ff7b 	bl	8000608 <__aeabi_dmul>
 8005712:	a367      	add	r3, pc, #412	; (adr r3, 80058b0 <_dtoa_r+0x2d8>)
 8005714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005718:	f7fa fdc0 	bl	800029c <__adddf3>
 800571c:	4606      	mov	r6, r0
 800571e:	4628      	mov	r0, r5
 8005720:	460f      	mov	r7, r1
 8005722:	f7fa ff07 	bl	8000534 <__aeabi_i2d>
 8005726:	a364      	add	r3, pc, #400	; (adr r3, 80058b8 <_dtoa_r+0x2e0>)
 8005728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572c:	f7fa ff6c 	bl	8000608 <__aeabi_dmul>
 8005730:	4602      	mov	r2, r0
 8005732:	460b      	mov	r3, r1
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fa fdb0 	bl	800029c <__adddf3>
 800573c:	4606      	mov	r6, r0
 800573e:	460f      	mov	r7, r1
 8005740:	f7fb fa12 	bl	8000b68 <__aeabi_d2iz>
 8005744:	2200      	movs	r2, #0
 8005746:	4683      	mov	fp, r0
 8005748:	2300      	movs	r3, #0
 800574a:	4630      	mov	r0, r6
 800574c:	4639      	mov	r1, r7
 800574e:	f7fb f9cd 	bl	8000aec <__aeabi_dcmplt>
 8005752:	b148      	cbz	r0, 8005768 <_dtoa_r+0x190>
 8005754:	4658      	mov	r0, fp
 8005756:	f7fa feed 	bl	8000534 <__aeabi_i2d>
 800575a:	4632      	mov	r2, r6
 800575c:	463b      	mov	r3, r7
 800575e:	f7fb f9bb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005762:	b908      	cbnz	r0, 8005768 <_dtoa_r+0x190>
 8005764:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005768:	f1bb 0f16 	cmp.w	fp, #22
 800576c:	d857      	bhi.n	800581e <_dtoa_r+0x246>
 800576e:	4b5b      	ldr	r3, [pc, #364]	; (80058dc <_dtoa_r+0x304>)
 8005770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005778:	ec51 0b18 	vmov	r0, r1, d8
 800577c:	f7fb f9b6 	bl	8000aec <__aeabi_dcmplt>
 8005780:	2800      	cmp	r0, #0
 8005782:	d04e      	beq.n	8005822 <_dtoa_r+0x24a>
 8005784:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005788:	2300      	movs	r3, #0
 800578a:	930c      	str	r3, [sp, #48]	; 0x30
 800578c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800578e:	1b5b      	subs	r3, r3, r5
 8005790:	1e5a      	subs	r2, r3, #1
 8005792:	bf45      	ittet	mi
 8005794:	f1c3 0301 	rsbmi	r3, r3, #1
 8005798:	9305      	strmi	r3, [sp, #20]
 800579a:	2300      	movpl	r3, #0
 800579c:	2300      	movmi	r3, #0
 800579e:	9206      	str	r2, [sp, #24]
 80057a0:	bf54      	ite	pl
 80057a2:	9305      	strpl	r3, [sp, #20]
 80057a4:	9306      	strmi	r3, [sp, #24]
 80057a6:	f1bb 0f00 	cmp.w	fp, #0
 80057aa:	db3c      	blt.n	8005826 <_dtoa_r+0x24e>
 80057ac:	9b06      	ldr	r3, [sp, #24]
 80057ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80057b2:	445b      	add	r3, fp
 80057b4:	9306      	str	r3, [sp, #24]
 80057b6:	2300      	movs	r3, #0
 80057b8:	9308      	str	r3, [sp, #32]
 80057ba:	9b07      	ldr	r3, [sp, #28]
 80057bc:	2b09      	cmp	r3, #9
 80057be:	d868      	bhi.n	8005892 <_dtoa_r+0x2ba>
 80057c0:	2b05      	cmp	r3, #5
 80057c2:	bfc4      	itt	gt
 80057c4:	3b04      	subgt	r3, #4
 80057c6:	9307      	strgt	r3, [sp, #28]
 80057c8:	9b07      	ldr	r3, [sp, #28]
 80057ca:	f1a3 0302 	sub.w	r3, r3, #2
 80057ce:	bfcc      	ite	gt
 80057d0:	2500      	movgt	r5, #0
 80057d2:	2501      	movle	r5, #1
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	f200 8085 	bhi.w	80058e4 <_dtoa_r+0x30c>
 80057da:	e8df f003 	tbb	[pc, r3]
 80057de:	3b2e      	.short	0x3b2e
 80057e0:	5839      	.short	0x5839
 80057e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80057e6:	441d      	add	r5, r3
 80057e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80057ec:	2b20      	cmp	r3, #32
 80057ee:	bfc1      	itttt	gt
 80057f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80057f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80057fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005800:	bfd6      	itet	le
 8005802:	f1c3 0320 	rsble	r3, r3, #32
 8005806:	ea48 0003 	orrgt.w	r0, r8, r3
 800580a:	fa06 f003 	lslle.w	r0, r6, r3
 800580e:	f7fa fe81 	bl	8000514 <__aeabi_ui2d>
 8005812:	2201      	movs	r2, #1
 8005814:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005818:	3d01      	subs	r5, #1
 800581a:	920e      	str	r2, [sp, #56]	; 0x38
 800581c:	e76f      	b.n	80056fe <_dtoa_r+0x126>
 800581e:	2301      	movs	r3, #1
 8005820:	e7b3      	b.n	800578a <_dtoa_r+0x1b2>
 8005822:	900c      	str	r0, [sp, #48]	; 0x30
 8005824:	e7b2      	b.n	800578c <_dtoa_r+0x1b4>
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	eba3 030b 	sub.w	r3, r3, fp
 800582c:	9305      	str	r3, [sp, #20]
 800582e:	f1cb 0300 	rsb	r3, fp, #0
 8005832:	9308      	str	r3, [sp, #32]
 8005834:	2300      	movs	r3, #0
 8005836:	930b      	str	r3, [sp, #44]	; 0x2c
 8005838:	e7bf      	b.n	80057ba <_dtoa_r+0x1e2>
 800583a:	2300      	movs	r3, #0
 800583c:	9309      	str	r3, [sp, #36]	; 0x24
 800583e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005840:	2b00      	cmp	r3, #0
 8005842:	dc52      	bgt.n	80058ea <_dtoa_r+0x312>
 8005844:	2301      	movs	r3, #1
 8005846:	9301      	str	r3, [sp, #4]
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	461a      	mov	r2, r3
 800584c:	920a      	str	r2, [sp, #40]	; 0x28
 800584e:	e00b      	b.n	8005868 <_dtoa_r+0x290>
 8005850:	2301      	movs	r3, #1
 8005852:	e7f3      	b.n	800583c <_dtoa_r+0x264>
 8005854:	2300      	movs	r3, #0
 8005856:	9309      	str	r3, [sp, #36]	; 0x24
 8005858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800585a:	445b      	add	r3, fp
 800585c:	9301      	str	r3, [sp, #4]
 800585e:	3301      	adds	r3, #1
 8005860:	2b01      	cmp	r3, #1
 8005862:	9304      	str	r3, [sp, #16]
 8005864:	bfb8      	it	lt
 8005866:	2301      	movlt	r3, #1
 8005868:	69e0      	ldr	r0, [r4, #28]
 800586a:	2100      	movs	r1, #0
 800586c:	2204      	movs	r2, #4
 800586e:	f102 0614 	add.w	r6, r2, #20
 8005872:	429e      	cmp	r6, r3
 8005874:	d93d      	bls.n	80058f2 <_dtoa_r+0x31a>
 8005876:	6041      	str	r1, [r0, #4]
 8005878:	4620      	mov	r0, r4
 800587a:	f000 fd9f 	bl	80063bc <_Balloc>
 800587e:	9000      	str	r0, [sp, #0]
 8005880:	2800      	cmp	r0, #0
 8005882:	d139      	bne.n	80058f8 <_dtoa_r+0x320>
 8005884:	4b16      	ldr	r3, [pc, #88]	; (80058e0 <_dtoa_r+0x308>)
 8005886:	4602      	mov	r2, r0
 8005888:	f240 11af 	movw	r1, #431	; 0x1af
 800588c:	e6bd      	b.n	800560a <_dtoa_r+0x32>
 800588e:	2301      	movs	r3, #1
 8005890:	e7e1      	b.n	8005856 <_dtoa_r+0x27e>
 8005892:	2501      	movs	r5, #1
 8005894:	2300      	movs	r3, #0
 8005896:	9307      	str	r3, [sp, #28]
 8005898:	9509      	str	r5, [sp, #36]	; 0x24
 800589a:	f04f 33ff 	mov.w	r3, #4294967295
 800589e:	9301      	str	r3, [sp, #4]
 80058a0:	9304      	str	r3, [sp, #16]
 80058a2:	2200      	movs	r2, #0
 80058a4:	2312      	movs	r3, #18
 80058a6:	e7d1      	b.n	800584c <_dtoa_r+0x274>
 80058a8:	636f4361 	.word	0x636f4361
 80058ac:	3fd287a7 	.word	0x3fd287a7
 80058b0:	8b60c8b3 	.word	0x8b60c8b3
 80058b4:	3fc68a28 	.word	0x3fc68a28
 80058b8:	509f79fb 	.word	0x509f79fb
 80058bc:	3fd34413 	.word	0x3fd34413
 80058c0:	080077b0 	.word	0x080077b0
 80058c4:	080077c7 	.word	0x080077c7
 80058c8:	7ff00000 	.word	0x7ff00000
 80058cc:	080077ac 	.word	0x080077ac
 80058d0:	080077a3 	.word	0x080077a3
 80058d4:	08007780 	.word	0x08007780
 80058d8:	3ff80000 	.word	0x3ff80000
 80058dc:	080078b8 	.word	0x080078b8
 80058e0:	0800781f 	.word	0x0800781f
 80058e4:	2301      	movs	r3, #1
 80058e6:	9309      	str	r3, [sp, #36]	; 0x24
 80058e8:	e7d7      	b.n	800589a <_dtoa_r+0x2c2>
 80058ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ec:	9301      	str	r3, [sp, #4]
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	e7ba      	b.n	8005868 <_dtoa_r+0x290>
 80058f2:	3101      	adds	r1, #1
 80058f4:	0052      	lsls	r2, r2, #1
 80058f6:	e7ba      	b.n	800586e <_dtoa_r+0x296>
 80058f8:	69e3      	ldr	r3, [r4, #28]
 80058fa:	9a00      	ldr	r2, [sp, #0]
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	9b04      	ldr	r3, [sp, #16]
 8005900:	2b0e      	cmp	r3, #14
 8005902:	f200 80a8 	bhi.w	8005a56 <_dtoa_r+0x47e>
 8005906:	2d00      	cmp	r5, #0
 8005908:	f000 80a5 	beq.w	8005a56 <_dtoa_r+0x47e>
 800590c:	f1bb 0f00 	cmp.w	fp, #0
 8005910:	dd38      	ble.n	8005984 <_dtoa_r+0x3ac>
 8005912:	4bc0      	ldr	r3, [pc, #768]	; (8005c14 <_dtoa_r+0x63c>)
 8005914:	f00b 020f 	and.w	r2, fp, #15
 8005918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800591c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005920:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005924:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005928:	d019      	beq.n	800595e <_dtoa_r+0x386>
 800592a:	4bbb      	ldr	r3, [pc, #748]	; (8005c18 <_dtoa_r+0x640>)
 800592c:	ec51 0b18 	vmov	r0, r1, d8
 8005930:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005934:	f7fa ff92 	bl	800085c <__aeabi_ddiv>
 8005938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800593c:	f008 080f 	and.w	r8, r8, #15
 8005940:	2503      	movs	r5, #3
 8005942:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005c18 <_dtoa_r+0x640>
 8005946:	f1b8 0f00 	cmp.w	r8, #0
 800594a:	d10a      	bne.n	8005962 <_dtoa_r+0x38a>
 800594c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005950:	4632      	mov	r2, r6
 8005952:	463b      	mov	r3, r7
 8005954:	f7fa ff82 	bl	800085c <__aeabi_ddiv>
 8005958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800595c:	e02b      	b.n	80059b6 <_dtoa_r+0x3de>
 800595e:	2502      	movs	r5, #2
 8005960:	e7ef      	b.n	8005942 <_dtoa_r+0x36a>
 8005962:	f018 0f01 	tst.w	r8, #1
 8005966:	d008      	beq.n	800597a <_dtoa_r+0x3a2>
 8005968:	4630      	mov	r0, r6
 800596a:	4639      	mov	r1, r7
 800596c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005970:	f7fa fe4a 	bl	8000608 <__aeabi_dmul>
 8005974:	3501      	adds	r5, #1
 8005976:	4606      	mov	r6, r0
 8005978:	460f      	mov	r7, r1
 800597a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800597e:	f109 0908 	add.w	r9, r9, #8
 8005982:	e7e0      	b.n	8005946 <_dtoa_r+0x36e>
 8005984:	f000 809f 	beq.w	8005ac6 <_dtoa_r+0x4ee>
 8005988:	f1cb 0600 	rsb	r6, fp, #0
 800598c:	4ba1      	ldr	r3, [pc, #644]	; (8005c14 <_dtoa_r+0x63c>)
 800598e:	4fa2      	ldr	r7, [pc, #648]	; (8005c18 <_dtoa_r+0x640>)
 8005990:	f006 020f 	and.w	r2, r6, #15
 8005994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599c:	ec51 0b18 	vmov	r0, r1, d8
 80059a0:	f7fa fe32 	bl	8000608 <__aeabi_dmul>
 80059a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a8:	1136      	asrs	r6, r6, #4
 80059aa:	2300      	movs	r3, #0
 80059ac:	2502      	movs	r5, #2
 80059ae:	2e00      	cmp	r6, #0
 80059b0:	d17e      	bne.n	8005ab0 <_dtoa_r+0x4d8>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1d0      	bne.n	8005958 <_dtoa_r+0x380>
 80059b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 8084 	beq.w	8005aca <_dtoa_r+0x4f2>
 80059c2:	4b96      	ldr	r3, [pc, #600]	; (8005c1c <_dtoa_r+0x644>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	4640      	mov	r0, r8
 80059c8:	4649      	mov	r1, r9
 80059ca:	f7fb f88f 	bl	8000aec <__aeabi_dcmplt>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	d07b      	beq.n	8005aca <_dtoa_r+0x4f2>
 80059d2:	9b04      	ldr	r3, [sp, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d078      	beq.n	8005aca <_dtoa_r+0x4f2>
 80059d8:	9b01      	ldr	r3, [sp, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	dd39      	ble.n	8005a52 <_dtoa_r+0x47a>
 80059de:	4b90      	ldr	r3, [pc, #576]	; (8005c20 <_dtoa_r+0x648>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	4640      	mov	r0, r8
 80059e4:	4649      	mov	r1, r9
 80059e6:	f7fa fe0f 	bl	8000608 <__aeabi_dmul>
 80059ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ee:	9e01      	ldr	r6, [sp, #4]
 80059f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80059f4:	3501      	adds	r5, #1
 80059f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80059fa:	4628      	mov	r0, r5
 80059fc:	f7fa fd9a 	bl	8000534 <__aeabi_i2d>
 8005a00:	4642      	mov	r2, r8
 8005a02:	464b      	mov	r3, r9
 8005a04:	f7fa fe00 	bl	8000608 <__aeabi_dmul>
 8005a08:	4b86      	ldr	r3, [pc, #536]	; (8005c24 <_dtoa_r+0x64c>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f7fa fc46 	bl	800029c <__adddf3>
 8005a10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a18:	9303      	str	r3, [sp, #12]
 8005a1a:	2e00      	cmp	r6, #0
 8005a1c:	d158      	bne.n	8005ad0 <_dtoa_r+0x4f8>
 8005a1e:	4b82      	ldr	r3, [pc, #520]	; (8005c28 <_dtoa_r+0x650>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	4640      	mov	r0, r8
 8005a24:	4649      	mov	r1, r9
 8005a26:	f7fa fc37 	bl	8000298 <__aeabi_dsub>
 8005a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a2e:	4680      	mov	r8, r0
 8005a30:	4689      	mov	r9, r1
 8005a32:	f7fb f879 	bl	8000b28 <__aeabi_dcmpgt>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	f040 8296 	bne.w	8005f68 <_dtoa_r+0x990>
 8005a3c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005a40:	4640      	mov	r0, r8
 8005a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a46:	4649      	mov	r1, r9
 8005a48:	f7fb f850 	bl	8000aec <__aeabi_dcmplt>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	f040 8289 	bne.w	8005f64 <_dtoa_r+0x98c>
 8005a52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f2c0 814e 	blt.w	8005cfa <_dtoa_r+0x722>
 8005a5e:	f1bb 0f0e 	cmp.w	fp, #14
 8005a62:	f300 814a 	bgt.w	8005cfa <_dtoa_r+0x722>
 8005a66:	4b6b      	ldr	r3, [pc, #428]	; (8005c14 <_dtoa_r+0x63c>)
 8005a68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f280 80dc 	bge.w	8005c30 <_dtoa_r+0x658>
 8005a78:	9b04      	ldr	r3, [sp, #16]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f300 80d8 	bgt.w	8005c30 <_dtoa_r+0x658>
 8005a80:	f040 826f 	bne.w	8005f62 <_dtoa_r+0x98a>
 8005a84:	4b68      	ldr	r3, [pc, #416]	; (8005c28 <_dtoa_r+0x650>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	4640      	mov	r0, r8
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	f7fa fdbc 	bl	8000608 <__aeabi_dmul>
 8005a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a94:	f7fb f83e 	bl	8000b14 <__aeabi_dcmpge>
 8005a98:	9e04      	ldr	r6, [sp, #16]
 8005a9a:	4637      	mov	r7, r6
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	f040 8245 	bne.w	8005f2c <_dtoa_r+0x954>
 8005aa2:	9d00      	ldr	r5, [sp, #0]
 8005aa4:	2331      	movs	r3, #49	; 0x31
 8005aa6:	f805 3b01 	strb.w	r3, [r5], #1
 8005aaa:	f10b 0b01 	add.w	fp, fp, #1
 8005aae:	e241      	b.n	8005f34 <_dtoa_r+0x95c>
 8005ab0:	07f2      	lsls	r2, r6, #31
 8005ab2:	d505      	bpl.n	8005ac0 <_dtoa_r+0x4e8>
 8005ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ab8:	f7fa fda6 	bl	8000608 <__aeabi_dmul>
 8005abc:	3501      	adds	r5, #1
 8005abe:	2301      	movs	r3, #1
 8005ac0:	1076      	asrs	r6, r6, #1
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	e773      	b.n	80059ae <_dtoa_r+0x3d6>
 8005ac6:	2502      	movs	r5, #2
 8005ac8:	e775      	b.n	80059b6 <_dtoa_r+0x3de>
 8005aca:	9e04      	ldr	r6, [sp, #16]
 8005acc:	465f      	mov	r7, fp
 8005ace:	e792      	b.n	80059f6 <_dtoa_r+0x41e>
 8005ad0:	9900      	ldr	r1, [sp, #0]
 8005ad2:	4b50      	ldr	r3, [pc, #320]	; (8005c14 <_dtoa_r+0x63c>)
 8005ad4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ad8:	4431      	add	r1, r6
 8005ada:	9102      	str	r1, [sp, #8]
 8005adc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ade:	eeb0 9a47 	vmov.f32	s18, s14
 8005ae2:	eef0 9a67 	vmov.f32	s19, s15
 8005ae6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005aea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005aee:	2900      	cmp	r1, #0
 8005af0:	d044      	beq.n	8005b7c <_dtoa_r+0x5a4>
 8005af2:	494e      	ldr	r1, [pc, #312]	; (8005c2c <_dtoa_r+0x654>)
 8005af4:	2000      	movs	r0, #0
 8005af6:	f7fa feb1 	bl	800085c <__aeabi_ddiv>
 8005afa:	ec53 2b19 	vmov	r2, r3, d9
 8005afe:	f7fa fbcb 	bl	8000298 <__aeabi_dsub>
 8005b02:	9d00      	ldr	r5, [sp, #0]
 8005b04:	ec41 0b19 	vmov	d9, r0, r1
 8005b08:	4649      	mov	r1, r9
 8005b0a:	4640      	mov	r0, r8
 8005b0c:	f7fb f82c 	bl	8000b68 <__aeabi_d2iz>
 8005b10:	4606      	mov	r6, r0
 8005b12:	f7fa fd0f 	bl	8000534 <__aeabi_i2d>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	f7fa fbbb 	bl	8000298 <__aeabi_dsub>
 8005b22:	3630      	adds	r6, #48	; 0x30
 8005b24:	f805 6b01 	strb.w	r6, [r5], #1
 8005b28:	ec53 2b19 	vmov	r2, r3, d9
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	4689      	mov	r9, r1
 8005b30:	f7fa ffdc 	bl	8000aec <__aeabi_dcmplt>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d164      	bne.n	8005c02 <_dtoa_r+0x62a>
 8005b38:	4642      	mov	r2, r8
 8005b3a:	464b      	mov	r3, r9
 8005b3c:	4937      	ldr	r1, [pc, #220]	; (8005c1c <_dtoa_r+0x644>)
 8005b3e:	2000      	movs	r0, #0
 8005b40:	f7fa fbaa 	bl	8000298 <__aeabi_dsub>
 8005b44:	ec53 2b19 	vmov	r2, r3, d9
 8005b48:	f7fa ffd0 	bl	8000aec <__aeabi_dcmplt>
 8005b4c:	2800      	cmp	r0, #0
 8005b4e:	f040 80b6 	bne.w	8005cbe <_dtoa_r+0x6e6>
 8005b52:	9b02      	ldr	r3, [sp, #8]
 8005b54:	429d      	cmp	r5, r3
 8005b56:	f43f af7c 	beq.w	8005a52 <_dtoa_r+0x47a>
 8005b5a:	4b31      	ldr	r3, [pc, #196]	; (8005c20 <_dtoa_r+0x648>)
 8005b5c:	ec51 0b19 	vmov	r0, r1, d9
 8005b60:	2200      	movs	r2, #0
 8005b62:	f7fa fd51 	bl	8000608 <__aeabi_dmul>
 8005b66:	4b2e      	ldr	r3, [pc, #184]	; (8005c20 <_dtoa_r+0x648>)
 8005b68:	ec41 0b19 	vmov	d9, r0, r1
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	4640      	mov	r0, r8
 8005b70:	4649      	mov	r1, r9
 8005b72:	f7fa fd49 	bl	8000608 <__aeabi_dmul>
 8005b76:	4680      	mov	r8, r0
 8005b78:	4689      	mov	r9, r1
 8005b7a:	e7c5      	b.n	8005b08 <_dtoa_r+0x530>
 8005b7c:	ec51 0b17 	vmov	r0, r1, d7
 8005b80:	f7fa fd42 	bl	8000608 <__aeabi_dmul>
 8005b84:	9b02      	ldr	r3, [sp, #8]
 8005b86:	9d00      	ldr	r5, [sp, #0]
 8005b88:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b8a:	ec41 0b19 	vmov	d9, r0, r1
 8005b8e:	4649      	mov	r1, r9
 8005b90:	4640      	mov	r0, r8
 8005b92:	f7fa ffe9 	bl	8000b68 <__aeabi_d2iz>
 8005b96:	4606      	mov	r6, r0
 8005b98:	f7fa fccc 	bl	8000534 <__aeabi_i2d>
 8005b9c:	3630      	adds	r6, #48	; 0x30
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4640      	mov	r0, r8
 8005ba4:	4649      	mov	r1, r9
 8005ba6:	f7fa fb77 	bl	8000298 <__aeabi_dsub>
 8005baa:	f805 6b01 	strb.w	r6, [r5], #1
 8005bae:	9b02      	ldr	r3, [sp, #8]
 8005bb0:	429d      	cmp	r5, r3
 8005bb2:	4680      	mov	r8, r0
 8005bb4:	4689      	mov	r9, r1
 8005bb6:	f04f 0200 	mov.w	r2, #0
 8005bba:	d124      	bne.n	8005c06 <_dtoa_r+0x62e>
 8005bbc:	4b1b      	ldr	r3, [pc, #108]	; (8005c2c <_dtoa_r+0x654>)
 8005bbe:	ec51 0b19 	vmov	r0, r1, d9
 8005bc2:	f7fa fb6b 	bl	800029c <__adddf3>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	4640      	mov	r0, r8
 8005bcc:	4649      	mov	r1, r9
 8005bce:	f7fa ffab 	bl	8000b28 <__aeabi_dcmpgt>
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	d173      	bne.n	8005cbe <_dtoa_r+0x6e6>
 8005bd6:	ec53 2b19 	vmov	r2, r3, d9
 8005bda:	4914      	ldr	r1, [pc, #80]	; (8005c2c <_dtoa_r+0x654>)
 8005bdc:	2000      	movs	r0, #0
 8005bde:	f7fa fb5b 	bl	8000298 <__aeabi_dsub>
 8005be2:	4602      	mov	r2, r0
 8005be4:	460b      	mov	r3, r1
 8005be6:	4640      	mov	r0, r8
 8005be8:	4649      	mov	r1, r9
 8005bea:	f7fa ff7f 	bl	8000aec <__aeabi_dcmplt>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	f43f af2f 	beq.w	8005a52 <_dtoa_r+0x47a>
 8005bf4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005bf6:	1e6b      	subs	r3, r5, #1
 8005bf8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bfe:	2b30      	cmp	r3, #48	; 0x30
 8005c00:	d0f8      	beq.n	8005bf4 <_dtoa_r+0x61c>
 8005c02:	46bb      	mov	fp, r7
 8005c04:	e04a      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005c06:	4b06      	ldr	r3, [pc, #24]	; (8005c20 <_dtoa_r+0x648>)
 8005c08:	f7fa fcfe 	bl	8000608 <__aeabi_dmul>
 8005c0c:	4680      	mov	r8, r0
 8005c0e:	4689      	mov	r9, r1
 8005c10:	e7bd      	b.n	8005b8e <_dtoa_r+0x5b6>
 8005c12:	bf00      	nop
 8005c14:	080078b8 	.word	0x080078b8
 8005c18:	08007890 	.word	0x08007890
 8005c1c:	3ff00000 	.word	0x3ff00000
 8005c20:	40240000 	.word	0x40240000
 8005c24:	401c0000 	.word	0x401c0000
 8005c28:	40140000 	.word	0x40140000
 8005c2c:	3fe00000 	.word	0x3fe00000
 8005c30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c34:	9d00      	ldr	r5, [sp, #0]
 8005c36:	4642      	mov	r2, r8
 8005c38:	464b      	mov	r3, r9
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	4639      	mov	r1, r7
 8005c3e:	f7fa fe0d 	bl	800085c <__aeabi_ddiv>
 8005c42:	f7fa ff91 	bl	8000b68 <__aeabi_d2iz>
 8005c46:	9001      	str	r0, [sp, #4]
 8005c48:	f7fa fc74 	bl	8000534 <__aeabi_i2d>
 8005c4c:	4642      	mov	r2, r8
 8005c4e:	464b      	mov	r3, r9
 8005c50:	f7fa fcda 	bl	8000608 <__aeabi_dmul>
 8005c54:	4602      	mov	r2, r0
 8005c56:	460b      	mov	r3, r1
 8005c58:	4630      	mov	r0, r6
 8005c5a:	4639      	mov	r1, r7
 8005c5c:	f7fa fb1c 	bl	8000298 <__aeabi_dsub>
 8005c60:	9e01      	ldr	r6, [sp, #4]
 8005c62:	9f04      	ldr	r7, [sp, #16]
 8005c64:	3630      	adds	r6, #48	; 0x30
 8005c66:	f805 6b01 	strb.w	r6, [r5], #1
 8005c6a:	9e00      	ldr	r6, [sp, #0]
 8005c6c:	1bae      	subs	r6, r5, r6
 8005c6e:	42b7      	cmp	r7, r6
 8005c70:	4602      	mov	r2, r0
 8005c72:	460b      	mov	r3, r1
 8005c74:	d134      	bne.n	8005ce0 <_dtoa_r+0x708>
 8005c76:	f7fa fb11 	bl	800029c <__adddf3>
 8005c7a:	4642      	mov	r2, r8
 8005c7c:	464b      	mov	r3, r9
 8005c7e:	4606      	mov	r6, r0
 8005c80:	460f      	mov	r7, r1
 8005c82:	f7fa ff51 	bl	8000b28 <__aeabi_dcmpgt>
 8005c86:	b9c8      	cbnz	r0, 8005cbc <_dtoa_r+0x6e4>
 8005c88:	4642      	mov	r2, r8
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	4639      	mov	r1, r7
 8005c90:	f7fa ff22 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c94:	b110      	cbz	r0, 8005c9c <_dtoa_r+0x6c4>
 8005c96:	9b01      	ldr	r3, [sp, #4]
 8005c98:	07db      	lsls	r3, r3, #31
 8005c9a:	d40f      	bmi.n	8005cbc <_dtoa_r+0x6e4>
 8005c9c:	4651      	mov	r1, sl
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	f000 fbcc 	bl	800643c <_Bfree>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ca8:	702b      	strb	r3, [r5, #0]
 8005caa:	f10b 0301 	add.w	r3, fp, #1
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f43f ace2 	beq.w	800567c <_dtoa_r+0xa4>
 8005cb8:	601d      	str	r5, [r3, #0]
 8005cba:	e4df      	b.n	800567c <_dtoa_r+0xa4>
 8005cbc:	465f      	mov	r7, fp
 8005cbe:	462b      	mov	r3, r5
 8005cc0:	461d      	mov	r5, r3
 8005cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cc6:	2a39      	cmp	r2, #57	; 0x39
 8005cc8:	d106      	bne.n	8005cd8 <_dtoa_r+0x700>
 8005cca:	9a00      	ldr	r2, [sp, #0]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d1f7      	bne.n	8005cc0 <_dtoa_r+0x6e8>
 8005cd0:	9900      	ldr	r1, [sp, #0]
 8005cd2:	2230      	movs	r2, #48	; 0x30
 8005cd4:	3701      	adds	r7, #1
 8005cd6:	700a      	strb	r2, [r1, #0]
 8005cd8:	781a      	ldrb	r2, [r3, #0]
 8005cda:	3201      	adds	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
 8005cde:	e790      	b.n	8005c02 <_dtoa_r+0x62a>
 8005ce0:	4ba3      	ldr	r3, [pc, #652]	; (8005f70 <_dtoa_r+0x998>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f7fa fc90 	bl	8000608 <__aeabi_dmul>
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2300      	movs	r3, #0
 8005cec:	4606      	mov	r6, r0
 8005cee:	460f      	mov	r7, r1
 8005cf0:	f7fa fef2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d09e      	beq.n	8005c36 <_dtoa_r+0x65e>
 8005cf8:	e7d0      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cfc:	2a00      	cmp	r2, #0
 8005cfe:	f000 80ca 	beq.w	8005e96 <_dtoa_r+0x8be>
 8005d02:	9a07      	ldr	r2, [sp, #28]
 8005d04:	2a01      	cmp	r2, #1
 8005d06:	f300 80ad 	bgt.w	8005e64 <_dtoa_r+0x88c>
 8005d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d0c:	2a00      	cmp	r2, #0
 8005d0e:	f000 80a5 	beq.w	8005e5c <_dtoa_r+0x884>
 8005d12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d16:	9e08      	ldr	r6, [sp, #32]
 8005d18:	9d05      	ldr	r5, [sp, #20]
 8005d1a:	9a05      	ldr	r2, [sp, #20]
 8005d1c:	441a      	add	r2, r3
 8005d1e:	9205      	str	r2, [sp, #20]
 8005d20:	9a06      	ldr	r2, [sp, #24]
 8005d22:	2101      	movs	r1, #1
 8005d24:	441a      	add	r2, r3
 8005d26:	4620      	mov	r0, r4
 8005d28:	9206      	str	r2, [sp, #24]
 8005d2a:	f000 fc3d 	bl	80065a8 <__i2b>
 8005d2e:	4607      	mov	r7, r0
 8005d30:	b165      	cbz	r5, 8005d4c <_dtoa_r+0x774>
 8005d32:	9b06      	ldr	r3, [sp, #24]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	dd09      	ble.n	8005d4c <_dtoa_r+0x774>
 8005d38:	42ab      	cmp	r3, r5
 8005d3a:	9a05      	ldr	r2, [sp, #20]
 8005d3c:	bfa8      	it	ge
 8005d3e:	462b      	movge	r3, r5
 8005d40:	1ad2      	subs	r2, r2, r3
 8005d42:	9205      	str	r2, [sp, #20]
 8005d44:	9a06      	ldr	r2, [sp, #24]
 8005d46:	1aed      	subs	r5, r5, r3
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	9306      	str	r3, [sp, #24]
 8005d4c:	9b08      	ldr	r3, [sp, #32]
 8005d4e:	b1f3      	cbz	r3, 8005d8e <_dtoa_r+0x7b6>
 8005d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 80a3 	beq.w	8005e9e <_dtoa_r+0x8c6>
 8005d58:	2e00      	cmp	r6, #0
 8005d5a:	dd10      	ble.n	8005d7e <_dtoa_r+0x7a6>
 8005d5c:	4639      	mov	r1, r7
 8005d5e:	4632      	mov	r2, r6
 8005d60:	4620      	mov	r0, r4
 8005d62:	f000 fce1 	bl	8006728 <__pow5mult>
 8005d66:	4652      	mov	r2, sl
 8005d68:	4601      	mov	r1, r0
 8005d6a:	4607      	mov	r7, r0
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f000 fc31 	bl	80065d4 <__multiply>
 8005d72:	4651      	mov	r1, sl
 8005d74:	4680      	mov	r8, r0
 8005d76:	4620      	mov	r0, r4
 8005d78:	f000 fb60 	bl	800643c <_Bfree>
 8005d7c:	46c2      	mov	sl, r8
 8005d7e:	9b08      	ldr	r3, [sp, #32]
 8005d80:	1b9a      	subs	r2, r3, r6
 8005d82:	d004      	beq.n	8005d8e <_dtoa_r+0x7b6>
 8005d84:	4651      	mov	r1, sl
 8005d86:	4620      	mov	r0, r4
 8005d88:	f000 fcce 	bl	8006728 <__pow5mult>
 8005d8c:	4682      	mov	sl, r0
 8005d8e:	2101      	movs	r1, #1
 8005d90:	4620      	mov	r0, r4
 8005d92:	f000 fc09 	bl	80065a8 <__i2b>
 8005d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	4606      	mov	r6, r0
 8005d9c:	f340 8081 	ble.w	8005ea2 <_dtoa_r+0x8ca>
 8005da0:	461a      	mov	r2, r3
 8005da2:	4601      	mov	r1, r0
 8005da4:	4620      	mov	r0, r4
 8005da6:	f000 fcbf 	bl	8006728 <__pow5mult>
 8005daa:	9b07      	ldr	r3, [sp, #28]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	4606      	mov	r6, r0
 8005db0:	dd7a      	ble.n	8005ea8 <_dtoa_r+0x8d0>
 8005db2:	f04f 0800 	mov.w	r8, #0
 8005db6:	6933      	ldr	r3, [r6, #16]
 8005db8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005dbc:	6918      	ldr	r0, [r3, #16]
 8005dbe:	f000 fba5 	bl	800650c <__hi0bits>
 8005dc2:	f1c0 0020 	rsb	r0, r0, #32
 8005dc6:	9b06      	ldr	r3, [sp, #24]
 8005dc8:	4418      	add	r0, r3
 8005dca:	f010 001f 	ands.w	r0, r0, #31
 8005dce:	f000 8094 	beq.w	8005efa <_dtoa_r+0x922>
 8005dd2:	f1c0 0320 	rsb	r3, r0, #32
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	f340 8085 	ble.w	8005ee6 <_dtoa_r+0x90e>
 8005ddc:	9b05      	ldr	r3, [sp, #20]
 8005dde:	f1c0 001c 	rsb	r0, r0, #28
 8005de2:	4403      	add	r3, r0
 8005de4:	9305      	str	r3, [sp, #20]
 8005de6:	9b06      	ldr	r3, [sp, #24]
 8005de8:	4403      	add	r3, r0
 8005dea:	4405      	add	r5, r0
 8005dec:	9306      	str	r3, [sp, #24]
 8005dee:	9b05      	ldr	r3, [sp, #20]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	dd05      	ble.n	8005e00 <_dtoa_r+0x828>
 8005df4:	4651      	mov	r1, sl
 8005df6:	461a      	mov	r2, r3
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f000 fcef 	bl	80067dc <__lshift>
 8005dfe:	4682      	mov	sl, r0
 8005e00:	9b06      	ldr	r3, [sp, #24]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	dd05      	ble.n	8005e12 <_dtoa_r+0x83a>
 8005e06:	4631      	mov	r1, r6
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f000 fce6 	bl	80067dc <__lshift>
 8005e10:	4606      	mov	r6, r0
 8005e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d072      	beq.n	8005efe <_dtoa_r+0x926>
 8005e18:	4631      	mov	r1, r6
 8005e1a:	4650      	mov	r0, sl
 8005e1c:	f000 fd4a 	bl	80068b4 <__mcmp>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	da6c      	bge.n	8005efe <_dtoa_r+0x926>
 8005e24:	2300      	movs	r3, #0
 8005e26:	4651      	mov	r1, sl
 8005e28:	220a      	movs	r2, #10
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	f000 fb28 	bl	8006480 <__multadd>
 8005e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005e36:	4682      	mov	sl, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 81b0 	beq.w	800619e <_dtoa_r+0xbc6>
 8005e3e:	2300      	movs	r3, #0
 8005e40:	4639      	mov	r1, r7
 8005e42:	220a      	movs	r2, #10
 8005e44:	4620      	mov	r0, r4
 8005e46:	f000 fb1b 	bl	8006480 <__multadd>
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	4607      	mov	r7, r0
 8005e50:	f300 8096 	bgt.w	8005f80 <_dtoa_r+0x9a8>
 8005e54:	9b07      	ldr	r3, [sp, #28]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	dc59      	bgt.n	8005f0e <_dtoa_r+0x936>
 8005e5a:	e091      	b.n	8005f80 <_dtoa_r+0x9a8>
 8005e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e62:	e758      	b.n	8005d16 <_dtoa_r+0x73e>
 8005e64:	9b04      	ldr	r3, [sp, #16]
 8005e66:	1e5e      	subs	r6, r3, #1
 8005e68:	9b08      	ldr	r3, [sp, #32]
 8005e6a:	42b3      	cmp	r3, r6
 8005e6c:	bfbf      	itttt	lt
 8005e6e:	9b08      	ldrlt	r3, [sp, #32]
 8005e70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005e72:	9608      	strlt	r6, [sp, #32]
 8005e74:	1af3      	sublt	r3, r6, r3
 8005e76:	bfb4      	ite	lt
 8005e78:	18d2      	addlt	r2, r2, r3
 8005e7a:	1b9e      	subge	r6, r3, r6
 8005e7c:	9b04      	ldr	r3, [sp, #16]
 8005e7e:	bfbc      	itt	lt
 8005e80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005e82:	2600      	movlt	r6, #0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	bfb7      	itett	lt
 8005e88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005e8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005e90:	1a9d      	sublt	r5, r3, r2
 8005e92:	2300      	movlt	r3, #0
 8005e94:	e741      	b.n	8005d1a <_dtoa_r+0x742>
 8005e96:	9e08      	ldr	r6, [sp, #32]
 8005e98:	9d05      	ldr	r5, [sp, #20]
 8005e9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005e9c:	e748      	b.n	8005d30 <_dtoa_r+0x758>
 8005e9e:	9a08      	ldr	r2, [sp, #32]
 8005ea0:	e770      	b.n	8005d84 <_dtoa_r+0x7ac>
 8005ea2:	9b07      	ldr	r3, [sp, #28]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	dc19      	bgt.n	8005edc <_dtoa_r+0x904>
 8005ea8:	9b02      	ldr	r3, [sp, #8]
 8005eaa:	b9bb      	cbnz	r3, 8005edc <_dtoa_r+0x904>
 8005eac:	9b03      	ldr	r3, [sp, #12]
 8005eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eb2:	b99b      	cbnz	r3, 8005edc <_dtoa_r+0x904>
 8005eb4:	9b03      	ldr	r3, [sp, #12]
 8005eb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005eba:	0d1b      	lsrs	r3, r3, #20
 8005ebc:	051b      	lsls	r3, r3, #20
 8005ebe:	b183      	cbz	r3, 8005ee2 <_dtoa_r+0x90a>
 8005ec0:	9b05      	ldr	r3, [sp, #20]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	9305      	str	r3, [sp, #20]
 8005ec6:	9b06      	ldr	r3, [sp, #24]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	9306      	str	r3, [sp, #24]
 8005ecc:	f04f 0801 	mov.w	r8, #1
 8005ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f47f af6f 	bne.w	8005db6 <_dtoa_r+0x7de>
 8005ed8:	2001      	movs	r0, #1
 8005eda:	e774      	b.n	8005dc6 <_dtoa_r+0x7ee>
 8005edc:	f04f 0800 	mov.w	r8, #0
 8005ee0:	e7f6      	b.n	8005ed0 <_dtoa_r+0x8f8>
 8005ee2:	4698      	mov	r8, r3
 8005ee4:	e7f4      	b.n	8005ed0 <_dtoa_r+0x8f8>
 8005ee6:	d082      	beq.n	8005dee <_dtoa_r+0x816>
 8005ee8:	9a05      	ldr	r2, [sp, #20]
 8005eea:	331c      	adds	r3, #28
 8005eec:	441a      	add	r2, r3
 8005eee:	9205      	str	r2, [sp, #20]
 8005ef0:	9a06      	ldr	r2, [sp, #24]
 8005ef2:	441a      	add	r2, r3
 8005ef4:	441d      	add	r5, r3
 8005ef6:	9206      	str	r2, [sp, #24]
 8005ef8:	e779      	b.n	8005dee <_dtoa_r+0x816>
 8005efa:	4603      	mov	r3, r0
 8005efc:	e7f4      	b.n	8005ee8 <_dtoa_r+0x910>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dc37      	bgt.n	8005f74 <_dtoa_r+0x99c>
 8005f04:	9b07      	ldr	r3, [sp, #28]
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	dd34      	ble.n	8005f74 <_dtoa_r+0x99c>
 8005f0a:	9b04      	ldr	r3, [sp, #16]
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	9b01      	ldr	r3, [sp, #4]
 8005f10:	b963      	cbnz	r3, 8005f2c <_dtoa_r+0x954>
 8005f12:	4631      	mov	r1, r6
 8005f14:	2205      	movs	r2, #5
 8005f16:	4620      	mov	r0, r4
 8005f18:	f000 fab2 	bl	8006480 <__multadd>
 8005f1c:	4601      	mov	r1, r0
 8005f1e:	4606      	mov	r6, r0
 8005f20:	4650      	mov	r0, sl
 8005f22:	f000 fcc7 	bl	80068b4 <__mcmp>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	f73f adbb 	bgt.w	8005aa2 <_dtoa_r+0x4ca>
 8005f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f2e:	9d00      	ldr	r5, [sp, #0]
 8005f30:	ea6f 0b03 	mvn.w	fp, r3
 8005f34:	f04f 0800 	mov.w	r8, #0
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	f000 fa7e 	bl	800643c <_Bfree>
 8005f40:	2f00      	cmp	r7, #0
 8005f42:	f43f aeab 	beq.w	8005c9c <_dtoa_r+0x6c4>
 8005f46:	f1b8 0f00 	cmp.w	r8, #0
 8005f4a:	d005      	beq.n	8005f58 <_dtoa_r+0x980>
 8005f4c:	45b8      	cmp	r8, r7
 8005f4e:	d003      	beq.n	8005f58 <_dtoa_r+0x980>
 8005f50:	4641      	mov	r1, r8
 8005f52:	4620      	mov	r0, r4
 8005f54:	f000 fa72 	bl	800643c <_Bfree>
 8005f58:	4639      	mov	r1, r7
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f000 fa6e 	bl	800643c <_Bfree>
 8005f60:	e69c      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005f62:	2600      	movs	r6, #0
 8005f64:	4637      	mov	r7, r6
 8005f66:	e7e1      	b.n	8005f2c <_dtoa_r+0x954>
 8005f68:	46bb      	mov	fp, r7
 8005f6a:	4637      	mov	r7, r6
 8005f6c:	e599      	b.n	8005aa2 <_dtoa_r+0x4ca>
 8005f6e:	bf00      	nop
 8005f70:	40240000 	.word	0x40240000
 8005f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 80c8 	beq.w	800610c <_dtoa_r+0xb34>
 8005f7c:	9b04      	ldr	r3, [sp, #16]
 8005f7e:	9301      	str	r3, [sp, #4]
 8005f80:	2d00      	cmp	r5, #0
 8005f82:	dd05      	ble.n	8005f90 <_dtoa_r+0x9b8>
 8005f84:	4639      	mov	r1, r7
 8005f86:	462a      	mov	r2, r5
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f000 fc27 	bl	80067dc <__lshift>
 8005f8e:	4607      	mov	r7, r0
 8005f90:	f1b8 0f00 	cmp.w	r8, #0
 8005f94:	d05b      	beq.n	800604e <_dtoa_r+0xa76>
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4620      	mov	r0, r4
 8005f9a:	f000 fa0f 	bl	80063bc <_Balloc>
 8005f9e:	4605      	mov	r5, r0
 8005fa0:	b928      	cbnz	r0, 8005fae <_dtoa_r+0x9d6>
 8005fa2:	4b83      	ldr	r3, [pc, #524]	; (80061b0 <_dtoa_r+0xbd8>)
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005faa:	f7ff bb2e 	b.w	800560a <_dtoa_r+0x32>
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	3202      	adds	r2, #2
 8005fb2:	0092      	lsls	r2, r2, #2
 8005fb4:	f107 010c 	add.w	r1, r7, #12
 8005fb8:	300c      	adds	r0, #12
 8005fba:	f001 f801 	bl	8006fc0 <memcpy>
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	4629      	mov	r1, r5
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f000 fc0a 	bl	80067dc <__lshift>
 8005fc8:	9b00      	ldr	r3, [sp, #0]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	9304      	str	r3, [sp, #16]
 8005fce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	9308      	str	r3, [sp, #32]
 8005fd6:	9b02      	ldr	r3, [sp, #8]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	46b8      	mov	r8, r7
 8005fde:	9306      	str	r3, [sp, #24]
 8005fe0:	4607      	mov	r7, r0
 8005fe2:	9b04      	ldr	r3, [sp, #16]
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	4650      	mov	r0, sl
 8005fea:	9301      	str	r3, [sp, #4]
 8005fec:	f7ff fa6a 	bl	80054c4 <quorem>
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	9002      	str	r0, [sp, #8]
 8005ff4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005ff8:	4650      	mov	r0, sl
 8005ffa:	f000 fc5b 	bl	80068b4 <__mcmp>
 8005ffe:	463a      	mov	r2, r7
 8006000:	9005      	str	r0, [sp, #20]
 8006002:	4631      	mov	r1, r6
 8006004:	4620      	mov	r0, r4
 8006006:	f000 fc71 	bl	80068ec <__mdiff>
 800600a:	68c2      	ldr	r2, [r0, #12]
 800600c:	4605      	mov	r5, r0
 800600e:	bb02      	cbnz	r2, 8006052 <_dtoa_r+0xa7a>
 8006010:	4601      	mov	r1, r0
 8006012:	4650      	mov	r0, sl
 8006014:	f000 fc4e 	bl	80068b4 <__mcmp>
 8006018:	4602      	mov	r2, r0
 800601a:	4629      	mov	r1, r5
 800601c:	4620      	mov	r0, r4
 800601e:	9209      	str	r2, [sp, #36]	; 0x24
 8006020:	f000 fa0c 	bl	800643c <_Bfree>
 8006024:	9b07      	ldr	r3, [sp, #28]
 8006026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006028:	9d04      	ldr	r5, [sp, #16]
 800602a:	ea43 0102 	orr.w	r1, r3, r2
 800602e:	9b06      	ldr	r3, [sp, #24]
 8006030:	4319      	orrs	r1, r3
 8006032:	d110      	bne.n	8006056 <_dtoa_r+0xa7e>
 8006034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006038:	d029      	beq.n	800608e <_dtoa_r+0xab6>
 800603a:	9b05      	ldr	r3, [sp, #20]
 800603c:	2b00      	cmp	r3, #0
 800603e:	dd02      	ble.n	8006046 <_dtoa_r+0xa6e>
 8006040:	9b02      	ldr	r3, [sp, #8]
 8006042:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006046:	9b01      	ldr	r3, [sp, #4]
 8006048:	f883 9000 	strb.w	r9, [r3]
 800604c:	e774      	b.n	8005f38 <_dtoa_r+0x960>
 800604e:	4638      	mov	r0, r7
 8006050:	e7ba      	b.n	8005fc8 <_dtoa_r+0x9f0>
 8006052:	2201      	movs	r2, #1
 8006054:	e7e1      	b.n	800601a <_dtoa_r+0xa42>
 8006056:	9b05      	ldr	r3, [sp, #20]
 8006058:	2b00      	cmp	r3, #0
 800605a:	db04      	blt.n	8006066 <_dtoa_r+0xa8e>
 800605c:	9907      	ldr	r1, [sp, #28]
 800605e:	430b      	orrs	r3, r1
 8006060:	9906      	ldr	r1, [sp, #24]
 8006062:	430b      	orrs	r3, r1
 8006064:	d120      	bne.n	80060a8 <_dtoa_r+0xad0>
 8006066:	2a00      	cmp	r2, #0
 8006068:	dded      	ble.n	8006046 <_dtoa_r+0xa6e>
 800606a:	4651      	mov	r1, sl
 800606c:	2201      	movs	r2, #1
 800606e:	4620      	mov	r0, r4
 8006070:	f000 fbb4 	bl	80067dc <__lshift>
 8006074:	4631      	mov	r1, r6
 8006076:	4682      	mov	sl, r0
 8006078:	f000 fc1c 	bl	80068b4 <__mcmp>
 800607c:	2800      	cmp	r0, #0
 800607e:	dc03      	bgt.n	8006088 <_dtoa_r+0xab0>
 8006080:	d1e1      	bne.n	8006046 <_dtoa_r+0xa6e>
 8006082:	f019 0f01 	tst.w	r9, #1
 8006086:	d0de      	beq.n	8006046 <_dtoa_r+0xa6e>
 8006088:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800608c:	d1d8      	bne.n	8006040 <_dtoa_r+0xa68>
 800608e:	9a01      	ldr	r2, [sp, #4]
 8006090:	2339      	movs	r3, #57	; 0x39
 8006092:	7013      	strb	r3, [r2, #0]
 8006094:	462b      	mov	r3, r5
 8006096:	461d      	mov	r5, r3
 8006098:	3b01      	subs	r3, #1
 800609a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800609e:	2a39      	cmp	r2, #57	; 0x39
 80060a0:	d06c      	beq.n	800617c <_dtoa_r+0xba4>
 80060a2:	3201      	adds	r2, #1
 80060a4:	701a      	strb	r2, [r3, #0]
 80060a6:	e747      	b.n	8005f38 <_dtoa_r+0x960>
 80060a8:	2a00      	cmp	r2, #0
 80060aa:	dd07      	ble.n	80060bc <_dtoa_r+0xae4>
 80060ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80060b0:	d0ed      	beq.n	800608e <_dtoa_r+0xab6>
 80060b2:	9a01      	ldr	r2, [sp, #4]
 80060b4:	f109 0301 	add.w	r3, r9, #1
 80060b8:	7013      	strb	r3, [r2, #0]
 80060ba:	e73d      	b.n	8005f38 <_dtoa_r+0x960>
 80060bc:	9b04      	ldr	r3, [sp, #16]
 80060be:	9a08      	ldr	r2, [sp, #32]
 80060c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d043      	beq.n	8006150 <_dtoa_r+0xb78>
 80060c8:	4651      	mov	r1, sl
 80060ca:	2300      	movs	r3, #0
 80060cc:	220a      	movs	r2, #10
 80060ce:	4620      	mov	r0, r4
 80060d0:	f000 f9d6 	bl	8006480 <__multadd>
 80060d4:	45b8      	cmp	r8, r7
 80060d6:	4682      	mov	sl, r0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	f04f 020a 	mov.w	r2, #10
 80060e0:	4641      	mov	r1, r8
 80060e2:	4620      	mov	r0, r4
 80060e4:	d107      	bne.n	80060f6 <_dtoa_r+0xb1e>
 80060e6:	f000 f9cb 	bl	8006480 <__multadd>
 80060ea:	4680      	mov	r8, r0
 80060ec:	4607      	mov	r7, r0
 80060ee:	9b04      	ldr	r3, [sp, #16]
 80060f0:	3301      	adds	r3, #1
 80060f2:	9304      	str	r3, [sp, #16]
 80060f4:	e775      	b.n	8005fe2 <_dtoa_r+0xa0a>
 80060f6:	f000 f9c3 	bl	8006480 <__multadd>
 80060fa:	4639      	mov	r1, r7
 80060fc:	4680      	mov	r8, r0
 80060fe:	2300      	movs	r3, #0
 8006100:	220a      	movs	r2, #10
 8006102:	4620      	mov	r0, r4
 8006104:	f000 f9bc 	bl	8006480 <__multadd>
 8006108:	4607      	mov	r7, r0
 800610a:	e7f0      	b.n	80060ee <_dtoa_r+0xb16>
 800610c:	9b04      	ldr	r3, [sp, #16]
 800610e:	9301      	str	r3, [sp, #4]
 8006110:	9d00      	ldr	r5, [sp, #0]
 8006112:	4631      	mov	r1, r6
 8006114:	4650      	mov	r0, sl
 8006116:	f7ff f9d5 	bl	80054c4 <quorem>
 800611a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800611e:	9b00      	ldr	r3, [sp, #0]
 8006120:	f805 9b01 	strb.w	r9, [r5], #1
 8006124:	1aea      	subs	r2, r5, r3
 8006126:	9b01      	ldr	r3, [sp, #4]
 8006128:	4293      	cmp	r3, r2
 800612a:	dd07      	ble.n	800613c <_dtoa_r+0xb64>
 800612c:	4651      	mov	r1, sl
 800612e:	2300      	movs	r3, #0
 8006130:	220a      	movs	r2, #10
 8006132:	4620      	mov	r0, r4
 8006134:	f000 f9a4 	bl	8006480 <__multadd>
 8006138:	4682      	mov	sl, r0
 800613a:	e7ea      	b.n	8006112 <_dtoa_r+0xb3a>
 800613c:	9b01      	ldr	r3, [sp, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	bfc8      	it	gt
 8006142:	461d      	movgt	r5, r3
 8006144:	9b00      	ldr	r3, [sp, #0]
 8006146:	bfd8      	it	le
 8006148:	2501      	movle	r5, #1
 800614a:	441d      	add	r5, r3
 800614c:	f04f 0800 	mov.w	r8, #0
 8006150:	4651      	mov	r1, sl
 8006152:	2201      	movs	r2, #1
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fb41 	bl	80067dc <__lshift>
 800615a:	4631      	mov	r1, r6
 800615c:	4682      	mov	sl, r0
 800615e:	f000 fba9 	bl	80068b4 <__mcmp>
 8006162:	2800      	cmp	r0, #0
 8006164:	dc96      	bgt.n	8006094 <_dtoa_r+0xabc>
 8006166:	d102      	bne.n	800616e <_dtoa_r+0xb96>
 8006168:	f019 0f01 	tst.w	r9, #1
 800616c:	d192      	bne.n	8006094 <_dtoa_r+0xabc>
 800616e:	462b      	mov	r3, r5
 8006170:	461d      	mov	r5, r3
 8006172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006176:	2a30      	cmp	r2, #48	; 0x30
 8006178:	d0fa      	beq.n	8006170 <_dtoa_r+0xb98>
 800617a:	e6dd      	b.n	8005f38 <_dtoa_r+0x960>
 800617c:	9a00      	ldr	r2, [sp, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d189      	bne.n	8006096 <_dtoa_r+0xabe>
 8006182:	f10b 0b01 	add.w	fp, fp, #1
 8006186:	2331      	movs	r3, #49	; 0x31
 8006188:	e796      	b.n	80060b8 <_dtoa_r+0xae0>
 800618a:	4b0a      	ldr	r3, [pc, #40]	; (80061b4 <_dtoa_r+0xbdc>)
 800618c:	f7ff ba99 	b.w	80056c2 <_dtoa_r+0xea>
 8006190:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006192:	2b00      	cmp	r3, #0
 8006194:	f47f aa6d 	bne.w	8005672 <_dtoa_r+0x9a>
 8006198:	4b07      	ldr	r3, [pc, #28]	; (80061b8 <_dtoa_r+0xbe0>)
 800619a:	f7ff ba92 	b.w	80056c2 <_dtoa_r+0xea>
 800619e:	9b01      	ldr	r3, [sp, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	dcb5      	bgt.n	8006110 <_dtoa_r+0xb38>
 80061a4:	9b07      	ldr	r3, [sp, #28]
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	f73f aeb1 	bgt.w	8005f0e <_dtoa_r+0x936>
 80061ac:	e7b0      	b.n	8006110 <_dtoa_r+0xb38>
 80061ae:	bf00      	nop
 80061b0:	0800781f 	.word	0x0800781f
 80061b4:	0800777f 	.word	0x0800777f
 80061b8:	080077a3 	.word	0x080077a3

080061bc <_free_r>:
 80061bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061be:	2900      	cmp	r1, #0
 80061c0:	d044      	beq.n	800624c <_free_r+0x90>
 80061c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061c6:	9001      	str	r0, [sp, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f1a1 0404 	sub.w	r4, r1, #4
 80061ce:	bfb8      	it	lt
 80061d0:	18e4      	addlt	r4, r4, r3
 80061d2:	f000 f8e7 	bl	80063a4 <__malloc_lock>
 80061d6:	4a1e      	ldr	r2, [pc, #120]	; (8006250 <_free_r+0x94>)
 80061d8:	9801      	ldr	r0, [sp, #4]
 80061da:	6813      	ldr	r3, [r2, #0]
 80061dc:	b933      	cbnz	r3, 80061ec <_free_r+0x30>
 80061de:	6063      	str	r3, [r4, #4]
 80061e0:	6014      	str	r4, [r2, #0]
 80061e2:	b003      	add	sp, #12
 80061e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80061e8:	f000 b8e2 	b.w	80063b0 <__malloc_unlock>
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	d908      	bls.n	8006202 <_free_r+0x46>
 80061f0:	6825      	ldr	r5, [r4, #0]
 80061f2:	1961      	adds	r1, r4, r5
 80061f4:	428b      	cmp	r3, r1
 80061f6:	bf01      	itttt	eq
 80061f8:	6819      	ldreq	r1, [r3, #0]
 80061fa:	685b      	ldreq	r3, [r3, #4]
 80061fc:	1949      	addeq	r1, r1, r5
 80061fe:	6021      	streq	r1, [r4, #0]
 8006200:	e7ed      	b.n	80061de <_free_r+0x22>
 8006202:	461a      	mov	r2, r3
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	b10b      	cbz	r3, 800620c <_free_r+0x50>
 8006208:	42a3      	cmp	r3, r4
 800620a:	d9fa      	bls.n	8006202 <_free_r+0x46>
 800620c:	6811      	ldr	r1, [r2, #0]
 800620e:	1855      	adds	r5, r2, r1
 8006210:	42a5      	cmp	r5, r4
 8006212:	d10b      	bne.n	800622c <_free_r+0x70>
 8006214:	6824      	ldr	r4, [r4, #0]
 8006216:	4421      	add	r1, r4
 8006218:	1854      	adds	r4, r2, r1
 800621a:	42a3      	cmp	r3, r4
 800621c:	6011      	str	r1, [r2, #0]
 800621e:	d1e0      	bne.n	80061e2 <_free_r+0x26>
 8006220:	681c      	ldr	r4, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	6053      	str	r3, [r2, #4]
 8006226:	440c      	add	r4, r1
 8006228:	6014      	str	r4, [r2, #0]
 800622a:	e7da      	b.n	80061e2 <_free_r+0x26>
 800622c:	d902      	bls.n	8006234 <_free_r+0x78>
 800622e:	230c      	movs	r3, #12
 8006230:	6003      	str	r3, [r0, #0]
 8006232:	e7d6      	b.n	80061e2 <_free_r+0x26>
 8006234:	6825      	ldr	r5, [r4, #0]
 8006236:	1961      	adds	r1, r4, r5
 8006238:	428b      	cmp	r3, r1
 800623a:	bf04      	itt	eq
 800623c:	6819      	ldreq	r1, [r3, #0]
 800623e:	685b      	ldreq	r3, [r3, #4]
 8006240:	6063      	str	r3, [r4, #4]
 8006242:	bf04      	itt	eq
 8006244:	1949      	addeq	r1, r1, r5
 8006246:	6021      	streq	r1, [r4, #0]
 8006248:	6054      	str	r4, [r2, #4]
 800624a:	e7ca      	b.n	80061e2 <_free_r+0x26>
 800624c:	b003      	add	sp, #12
 800624e:	bd30      	pop	{r4, r5, pc}
 8006250:	200003c0 	.word	0x200003c0

08006254 <malloc>:
 8006254:	4b02      	ldr	r3, [pc, #8]	; (8006260 <malloc+0xc>)
 8006256:	4601      	mov	r1, r0
 8006258:	6818      	ldr	r0, [r3, #0]
 800625a:	f000 b823 	b.w	80062a4 <_malloc_r>
 800625e:	bf00      	nop
 8006260:	20000064 	.word	0x20000064

08006264 <sbrk_aligned>:
 8006264:	b570      	push	{r4, r5, r6, lr}
 8006266:	4e0e      	ldr	r6, [pc, #56]	; (80062a0 <sbrk_aligned+0x3c>)
 8006268:	460c      	mov	r4, r1
 800626a:	6831      	ldr	r1, [r6, #0]
 800626c:	4605      	mov	r5, r0
 800626e:	b911      	cbnz	r1, 8006276 <sbrk_aligned+0x12>
 8006270:	f000 fe96 	bl	8006fa0 <_sbrk_r>
 8006274:	6030      	str	r0, [r6, #0]
 8006276:	4621      	mov	r1, r4
 8006278:	4628      	mov	r0, r5
 800627a:	f000 fe91 	bl	8006fa0 <_sbrk_r>
 800627e:	1c43      	adds	r3, r0, #1
 8006280:	d00a      	beq.n	8006298 <sbrk_aligned+0x34>
 8006282:	1cc4      	adds	r4, r0, #3
 8006284:	f024 0403 	bic.w	r4, r4, #3
 8006288:	42a0      	cmp	r0, r4
 800628a:	d007      	beq.n	800629c <sbrk_aligned+0x38>
 800628c:	1a21      	subs	r1, r4, r0
 800628e:	4628      	mov	r0, r5
 8006290:	f000 fe86 	bl	8006fa0 <_sbrk_r>
 8006294:	3001      	adds	r0, #1
 8006296:	d101      	bne.n	800629c <sbrk_aligned+0x38>
 8006298:	f04f 34ff 	mov.w	r4, #4294967295
 800629c:	4620      	mov	r0, r4
 800629e:	bd70      	pop	{r4, r5, r6, pc}
 80062a0:	200003c4 	.word	0x200003c4

080062a4 <_malloc_r>:
 80062a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062a8:	1ccd      	adds	r5, r1, #3
 80062aa:	f025 0503 	bic.w	r5, r5, #3
 80062ae:	3508      	adds	r5, #8
 80062b0:	2d0c      	cmp	r5, #12
 80062b2:	bf38      	it	cc
 80062b4:	250c      	movcc	r5, #12
 80062b6:	2d00      	cmp	r5, #0
 80062b8:	4607      	mov	r7, r0
 80062ba:	db01      	blt.n	80062c0 <_malloc_r+0x1c>
 80062bc:	42a9      	cmp	r1, r5
 80062be:	d905      	bls.n	80062cc <_malloc_r+0x28>
 80062c0:	230c      	movs	r3, #12
 80062c2:	603b      	str	r3, [r7, #0]
 80062c4:	2600      	movs	r6, #0
 80062c6:	4630      	mov	r0, r6
 80062c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80063a0 <_malloc_r+0xfc>
 80062d0:	f000 f868 	bl	80063a4 <__malloc_lock>
 80062d4:	f8d8 3000 	ldr.w	r3, [r8]
 80062d8:	461c      	mov	r4, r3
 80062da:	bb5c      	cbnz	r4, 8006334 <_malloc_r+0x90>
 80062dc:	4629      	mov	r1, r5
 80062de:	4638      	mov	r0, r7
 80062e0:	f7ff ffc0 	bl	8006264 <sbrk_aligned>
 80062e4:	1c43      	adds	r3, r0, #1
 80062e6:	4604      	mov	r4, r0
 80062e8:	d155      	bne.n	8006396 <_malloc_r+0xf2>
 80062ea:	f8d8 4000 	ldr.w	r4, [r8]
 80062ee:	4626      	mov	r6, r4
 80062f0:	2e00      	cmp	r6, #0
 80062f2:	d145      	bne.n	8006380 <_malloc_r+0xdc>
 80062f4:	2c00      	cmp	r4, #0
 80062f6:	d048      	beq.n	800638a <_malloc_r+0xe6>
 80062f8:	6823      	ldr	r3, [r4, #0]
 80062fa:	4631      	mov	r1, r6
 80062fc:	4638      	mov	r0, r7
 80062fe:	eb04 0903 	add.w	r9, r4, r3
 8006302:	f000 fe4d 	bl	8006fa0 <_sbrk_r>
 8006306:	4581      	cmp	r9, r0
 8006308:	d13f      	bne.n	800638a <_malloc_r+0xe6>
 800630a:	6821      	ldr	r1, [r4, #0]
 800630c:	1a6d      	subs	r5, r5, r1
 800630e:	4629      	mov	r1, r5
 8006310:	4638      	mov	r0, r7
 8006312:	f7ff ffa7 	bl	8006264 <sbrk_aligned>
 8006316:	3001      	adds	r0, #1
 8006318:	d037      	beq.n	800638a <_malloc_r+0xe6>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	442b      	add	r3, r5
 800631e:	6023      	str	r3, [r4, #0]
 8006320:	f8d8 3000 	ldr.w	r3, [r8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d038      	beq.n	800639a <_malloc_r+0xf6>
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	42a2      	cmp	r2, r4
 800632c:	d12b      	bne.n	8006386 <_malloc_r+0xe2>
 800632e:	2200      	movs	r2, #0
 8006330:	605a      	str	r2, [r3, #4]
 8006332:	e00f      	b.n	8006354 <_malloc_r+0xb0>
 8006334:	6822      	ldr	r2, [r4, #0]
 8006336:	1b52      	subs	r2, r2, r5
 8006338:	d41f      	bmi.n	800637a <_malloc_r+0xd6>
 800633a:	2a0b      	cmp	r2, #11
 800633c:	d917      	bls.n	800636e <_malloc_r+0xca>
 800633e:	1961      	adds	r1, r4, r5
 8006340:	42a3      	cmp	r3, r4
 8006342:	6025      	str	r5, [r4, #0]
 8006344:	bf18      	it	ne
 8006346:	6059      	strne	r1, [r3, #4]
 8006348:	6863      	ldr	r3, [r4, #4]
 800634a:	bf08      	it	eq
 800634c:	f8c8 1000 	streq.w	r1, [r8]
 8006350:	5162      	str	r2, [r4, r5]
 8006352:	604b      	str	r3, [r1, #4]
 8006354:	4638      	mov	r0, r7
 8006356:	f104 060b 	add.w	r6, r4, #11
 800635a:	f000 f829 	bl	80063b0 <__malloc_unlock>
 800635e:	f026 0607 	bic.w	r6, r6, #7
 8006362:	1d23      	adds	r3, r4, #4
 8006364:	1af2      	subs	r2, r6, r3
 8006366:	d0ae      	beq.n	80062c6 <_malloc_r+0x22>
 8006368:	1b9b      	subs	r3, r3, r6
 800636a:	50a3      	str	r3, [r4, r2]
 800636c:	e7ab      	b.n	80062c6 <_malloc_r+0x22>
 800636e:	42a3      	cmp	r3, r4
 8006370:	6862      	ldr	r2, [r4, #4]
 8006372:	d1dd      	bne.n	8006330 <_malloc_r+0x8c>
 8006374:	f8c8 2000 	str.w	r2, [r8]
 8006378:	e7ec      	b.n	8006354 <_malloc_r+0xb0>
 800637a:	4623      	mov	r3, r4
 800637c:	6864      	ldr	r4, [r4, #4]
 800637e:	e7ac      	b.n	80062da <_malloc_r+0x36>
 8006380:	4634      	mov	r4, r6
 8006382:	6876      	ldr	r6, [r6, #4]
 8006384:	e7b4      	b.n	80062f0 <_malloc_r+0x4c>
 8006386:	4613      	mov	r3, r2
 8006388:	e7cc      	b.n	8006324 <_malloc_r+0x80>
 800638a:	230c      	movs	r3, #12
 800638c:	603b      	str	r3, [r7, #0]
 800638e:	4638      	mov	r0, r7
 8006390:	f000 f80e 	bl	80063b0 <__malloc_unlock>
 8006394:	e797      	b.n	80062c6 <_malloc_r+0x22>
 8006396:	6025      	str	r5, [r4, #0]
 8006398:	e7dc      	b.n	8006354 <_malloc_r+0xb0>
 800639a:	605b      	str	r3, [r3, #4]
 800639c:	deff      	udf	#255	; 0xff
 800639e:	bf00      	nop
 80063a0:	200003c0 	.word	0x200003c0

080063a4 <__malloc_lock>:
 80063a4:	4801      	ldr	r0, [pc, #4]	; (80063ac <__malloc_lock+0x8>)
 80063a6:	f7ff b88b 	b.w	80054c0 <__retarget_lock_acquire_recursive>
 80063aa:	bf00      	nop
 80063ac:	200003bc 	.word	0x200003bc

080063b0 <__malloc_unlock>:
 80063b0:	4801      	ldr	r0, [pc, #4]	; (80063b8 <__malloc_unlock+0x8>)
 80063b2:	f7ff b886 	b.w	80054c2 <__retarget_lock_release_recursive>
 80063b6:	bf00      	nop
 80063b8:	200003bc 	.word	0x200003bc

080063bc <_Balloc>:
 80063bc:	b570      	push	{r4, r5, r6, lr}
 80063be:	69c6      	ldr	r6, [r0, #28]
 80063c0:	4604      	mov	r4, r0
 80063c2:	460d      	mov	r5, r1
 80063c4:	b976      	cbnz	r6, 80063e4 <_Balloc+0x28>
 80063c6:	2010      	movs	r0, #16
 80063c8:	f7ff ff44 	bl	8006254 <malloc>
 80063cc:	4602      	mov	r2, r0
 80063ce:	61e0      	str	r0, [r4, #28]
 80063d0:	b920      	cbnz	r0, 80063dc <_Balloc+0x20>
 80063d2:	4b18      	ldr	r3, [pc, #96]	; (8006434 <_Balloc+0x78>)
 80063d4:	4818      	ldr	r0, [pc, #96]	; (8006438 <_Balloc+0x7c>)
 80063d6:	216b      	movs	r1, #107	; 0x6b
 80063d8:	f000 fe00 	bl	8006fdc <__assert_func>
 80063dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063e0:	6006      	str	r6, [r0, #0]
 80063e2:	60c6      	str	r6, [r0, #12]
 80063e4:	69e6      	ldr	r6, [r4, #28]
 80063e6:	68f3      	ldr	r3, [r6, #12]
 80063e8:	b183      	cbz	r3, 800640c <_Balloc+0x50>
 80063ea:	69e3      	ldr	r3, [r4, #28]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063f2:	b9b8      	cbnz	r0, 8006424 <_Balloc+0x68>
 80063f4:	2101      	movs	r1, #1
 80063f6:	fa01 f605 	lsl.w	r6, r1, r5
 80063fa:	1d72      	adds	r2, r6, #5
 80063fc:	0092      	lsls	r2, r2, #2
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 fe0a 	bl	8007018 <_calloc_r>
 8006404:	b160      	cbz	r0, 8006420 <_Balloc+0x64>
 8006406:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800640a:	e00e      	b.n	800642a <_Balloc+0x6e>
 800640c:	2221      	movs	r2, #33	; 0x21
 800640e:	2104      	movs	r1, #4
 8006410:	4620      	mov	r0, r4
 8006412:	f000 fe01 	bl	8007018 <_calloc_r>
 8006416:	69e3      	ldr	r3, [r4, #28]
 8006418:	60f0      	str	r0, [r6, #12]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e4      	bne.n	80063ea <_Balloc+0x2e>
 8006420:	2000      	movs	r0, #0
 8006422:	bd70      	pop	{r4, r5, r6, pc}
 8006424:	6802      	ldr	r2, [r0, #0]
 8006426:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800642a:	2300      	movs	r3, #0
 800642c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006430:	e7f7      	b.n	8006422 <_Balloc+0x66>
 8006432:	bf00      	nop
 8006434:	080077b0 	.word	0x080077b0
 8006438:	08007830 	.word	0x08007830

0800643c <_Bfree>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	69c6      	ldr	r6, [r0, #28]
 8006440:	4605      	mov	r5, r0
 8006442:	460c      	mov	r4, r1
 8006444:	b976      	cbnz	r6, 8006464 <_Bfree+0x28>
 8006446:	2010      	movs	r0, #16
 8006448:	f7ff ff04 	bl	8006254 <malloc>
 800644c:	4602      	mov	r2, r0
 800644e:	61e8      	str	r0, [r5, #28]
 8006450:	b920      	cbnz	r0, 800645c <_Bfree+0x20>
 8006452:	4b09      	ldr	r3, [pc, #36]	; (8006478 <_Bfree+0x3c>)
 8006454:	4809      	ldr	r0, [pc, #36]	; (800647c <_Bfree+0x40>)
 8006456:	218f      	movs	r1, #143	; 0x8f
 8006458:	f000 fdc0 	bl	8006fdc <__assert_func>
 800645c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006460:	6006      	str	r6, [r0, #0]
 8006462:	60c6      	str	r6, [r0, #12]
 8006464:	b13c      	cbz	r4, 8006476 <_Bfree+0x3a>
 8006466:	69eb      	ldr	r3, [r5, #28]
 8006468:	6862      	ldr	r2, [r4, #4]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006470:	6021      	str	r1, [r4, #0]
 8006472:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006476:	bd70      	pop	{r4, r5, r6, pc}
 8006478:	080077b0 	.word	0x080077b0
 800647c:	08007830 	.word	0x08007830

08006480 <__multadd>:
 8006480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006484:	690d      	ldr	r5, [r1, #16]
 8006486:	4607      	mov	r7, r0
 8006488:	460c      	mov	r4, r1
 800648a:	461e      	mov	r6, r3
 800648c:	f101 0c14 	add.w	ip, r1, #20
 8006490:	2000      	movs	r0, #0
 8006492:	f8dc 3000 	ldr.w	r3, [ip]
 8006496:	b299      	uxth	r1, r3
 8006498:	fb02 6101 	mla	r1, r2, r1, r6
 800649c:	0c1e      	lsrs	r6, r3, #16
 800649e:	0c0b      	lsrs	r3, r1, #16
 80064a0:	fb02 3306 	mla	r3, r2, r6, r3
 80064a4:	b289      	uxth	r1, r1
 80064a6:	3001      	adds	r0, #1
 80064a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064ac:	4285      	cmp	r5, r0
 80064ae:	f84c 1b04 	str.w	r1, [ip], #4
 80064b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064b6:	dcec      	bgt.n	8006492 <__multadd+0x12>
 80064b8:	b30e      	cbz	r6, 80064fe <__multadd+0x7e>
 80064ba:	68a3      	ldr	r3, [r4, #8]
 80064bc:	42ab      	cmp	r3, r5
 80064be:	dc19      	bgt.n	80064f4 <__multadd+0x74>
 80064c0:	6861      	ldr	r1, [r4, #4]
 80064c2:	4638      	mov	r0, r7
 80064c4:	3101      	adds	r1, #1
 80064c6:	f7ff ff79 	bl	80063bc <_Balloc>
 80064ca:	4680      	mov	r8, r0
 80064cc:	b928      	cbnz	r0, 80064da <__multadd+0x5a>
 80064ce:	4602      	mov	r2, r0
 80064d0:	4b0c      	ldr	r3, [pc, #48]	; (8006504 <__multadd+0x84>)
 80064d2:	480d      	ldr	r0, [pc, #52]	; (8006508 <__multadd+0x88>)
 80064d4:	21ba      	movs	r1, #186	; 0xba
 80064d6:	f000 fd81 	bl	8006fdc <__assert_func>
 80064da:	6922      	ldr	r2, [r4, #16]
 80064dc:	3202      	adds	r2, #2
 80064de:	f104 010c 	add.w	r1, r4, #12
 80064e2:	0092      	lsls	r2, r2, #2
 80064e4:	300c      	adds	r0, #12
 80064e6:	f000 fd6b 	bl	8006fc0 <memcpy>
 80064ea:	4621      	mov	r1, r4
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7ff ffa5 	bl	800643c <_Bfree>
 80064f2:	4644      	mov	r4, r8
 80064f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064f8:	3501      	adds	r5, #1
 80064fa:	615e      	str	r6, [r3, #20]
 80064fc:	6125      	str	r5, [r4, #16]
 80064fe:	4620      	mov	r0, r4
 8006500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006504:	0800781f 	.word	0x0800781f
 8006508:	08007830 	.word	0x08007830

0800650c <__hi0bits>:
 800650c:	0c03      	lsrs	r3, r0, #16
 800650e:	041b      	lsls	r3, r3, #16
 8006510:	b9d3      	cbnz	r3, 8006548 <__hi0bits+0x3c>
 8006512:	0400      	lsls	r0, r0, #16
 8006514:	2310      	movs	r3, #16
 8006516:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800651a:	bf04      	itt	eq
 800651c:	0200      	lsleq	r0, r0, #8
 800651e:	3308      	addeq	r3, #8
 8006520:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006524:	bf04      	itt	eq
 8006526:	0100      	lsleq	r0, r0, #4
 8006528:	3304      	addeq	r3, #4
 800652a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800652e:	bf04      	itt	eq
 8006530:	0080      	lsleq	r0, r0, #2
 8006532:	3302      	addeq	r3, #2
 8006534:	2800      	cmp	r0, #0
 8006536:	db05      	blt.n	8006544 <__hi0bits+0x38>
 8006538:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800653c:	f103 0301 	add.w	r3, r3, #1
 8006540:	bf08      	it	eq
 8006542:	2320      	moveq	r3, #32
 8006544:	4618      	mov	r0, r3
 8006546:	4770      	bx	lr
 8006548:	2300      	movs	r3, #0
 800654a:	e7e4      	b.n	8006516 <__hi0bits+0xa>

0800654c <__lo0bits>:
 800654c:	6803      	ldr	r3, [r0, #0]
 800654e:	f013 0207 	ands.w	r2, r3, #7
 8006552:	d00c      	beq.n	800656e <__lo0bits+0x22>
 8006554:	07d9      	lsls	r1, r3, #31
 8006556:	d422      	bmi.n	800659e <__lo0bits+0x52>
 8006558:	079a      	lsls	r2, r3, #30
 800655a:	bf49      	itett	mi
 800655c:	085b      	lsrmi	r3, r3, #1
 800655e:	089b      	lsrpl	r3, r3, #2
 8006560:	6003      	strmi	r3, [r0, #0]
 8006562:	2201      	movmi	r2, #1
 8006564:	bf5c      	itt	pl
 8006566:	6003      	strpl	r3, [r0, #0]
 8006568:	2202      	movpl	r2, #2
 800656a:	4610      	mov	r0, r2
 800656c:	4770      	bx	lr
 800656e:	b299      	uxth	r1, r3
 8006570:	b909      	cbnz	r1, 8006576 <__lo0bits+0x2a>
 8006572:	0c1b      	lsrs	r3, r3, #16
 8006574:	2210      	movs	r2, #16
 8006576:	b2d9      	uxtb	r1, r3
 8006578:	b909      	cbnz	r1, 800657e <__lo0bits+0x32>
 800657a:	3208      	adds	r2, #8
 800657c:	0a1b      	lsrs	r3, r3, #8
 800657e:	0719      	lsls	r1, r3, #28
 8006580:	bf04      	itt	eq
 8006582:	091b      	lsreq	r3, r3, #4
 8006584:	3204      	addeq	r2, #4
 8006586:	0799      	lsls	r1, r3, #30
 8006588:	bf04      	itt	eq
 800658a:	089b      	lsreq	r3, r3, #2
 800658c:	3202      	addeq	r2, #2
 800658e:	07d9      	lsls	r1, r3, #31
 8006590:	d403      	bmi.n	800659a <__lo0bits+0x4e>
 8006592:	085b      	lsrs	r3, r3, #1
 8006594:	f102 0201 	add.w	r2, r2, #1
 8006598:	d003      	beq.n	80065a2 <__lo0bits+0x56>
 800659a:	6003      	str	r3, [r0, #0]
 800659c:	e7e5      	b.n	800656a <__lo0bits+0x1e>
 800659e:	2200      	movs	r2, #0
 80065a0:	e7e3      	b.n	800656a <__lo0bits+0x1e>
 80065a2:	2220      	movs	r2, #32
 80065a4:	e7e1      	b.n	800656a <__lo0bits+0x1e>
	...

080065a8 <__i2b>:
 80065a8:	b510      	push	{r4, lr}
 80065aa:	460c      	mov	r4, r1
 80065ac:	2101      	movs	r1, #1
 80065ae:	f7ff ff05 	bl	80063bc <_Balloc>
 80065b2:	4602      	mov	r2, r0
 80065b4:	b928      	cbnz	r0, 80065c2 <__i2b+0x1a>
 80065b6:	4b05      	ldr	r3, [pc, #20]	; (80065cc <__i2b+0x24>)
 80065b8:	4805      	ldr	r0, [pc, #20]	; (80065d0 <__i2b+0x28>)
 80065ba:	f240 1145 	movw	r1, #325	; 0x145
 80065be:	f000 fd0d 	bl	8006fdc <__assert_func>
 80065c2:	2301      	movs	r3, #1
 80065c4:	6144      	str	r4, [r0, #20]
 80065c6:	6103      	str	r3, [r0, #16]
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	bf00      	nop
 80065cc:	0800781f 	.word	0x0800781f
 80065d0:	08007830 	.word	0x08007830

080065d4 <__multiply>:
 80065d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d8:	4691      	mov	r9, r2
 80065da:	690a      	ldr	r2, [r1, #16]
 80065dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	bfb8      	it	lt
 80065e4:	460b      	movlt	r3, r1
 80065e6:	460c      	mov	r4, r1
 80065e8:	bfbc      	itt	lt
 80065ea:	464c      	movlt	r4, r9
 80065ec:	4699      	movlt	r9, r3
 80065ee:	6927      	ldr	r7, [r4, #16]
 80065f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80065f4:	68a3      	ldr	r3, [r4, #8]
 80065f6:	6861      	ldr	r1, [r4, #4]
 80065f8:	eb07 060a 	add.w	r6, r7, sl
 80065fc:	42b3      	cmp	r3, r6
 80065fe:	b085      	sub	sp, #20
 8006600:	bfb8      	it	lt
 8006602:	3101      	addlt	r1, #1
 8006604:	f7ff feda 	bl	80063bc <_Balloc>
 8006608:	b930      	cbnz	r0, 8006618 <__multiply+0x44>
 800660a:	4602      	mov	r2, r0
 800660c:	4b44      	ldr	r3, [pc, #272]	; (8006720 <__multiply+0x14c>)
 800660e:	4845      	ldr	r0, [pc, #276]	; (8006724 <__multiply+0x150>)
 8006610:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006614:	f000 fce2 	bl	8006fdc <__assert_func>
 8006618:	f100 0514 	add.w	r5, r0, #20
 800661c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006620:	462b      	mov	r3, r5
 8006622:	2200      	movs	r2, #0
 8006624:	4543      	cmp	r3, r8
 8006626:	d321      	bcc.n	800666c <__multiply+0x98>
 8006628:	f104 0314 	add.w	r3, r4, #20
 800662c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006630:	f109 0314 	add.w	r3, r9, #20
 8006634:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006638:	9202      	str	r2, [sp, #8]
 800663a:	1b3a      	subs	r2, r7, r4
 800663c:	3a15      	subs	r2, #21
 800663e:	f022 0203 	bic.w	r2, r2, #3
 8006642:	3204      	adds	r2, #4
 8006644:	f104 0115 	add.w	r1, r4, #21
 8006648:	428f      	cmp	r7, r1
 800664a:	bf38      	it	cc
 800664c:	2204      	movcc	r2, #4
 800664e:	9201      	str	r2, [sp, #4]
 8006650:	9a02      	ldr	r2, [sp, #8]
 8006652:	9303      	str	r3, [sp, #12]
 8006654:	429a      	cmp	r2, r3
 8006656:	d80c      	bhi.n	8006672 <__multiply+0x9e>
 8006658:	2e00      	cmp	r6, #0
 800665a:	dd03      	ble.n	8006664 <__multiply+0x90>
 800665c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006660:	2b00      	cmp	r3, #0
 8006662:	d05b      	beq.n	800671c <__multiply+0x148>
 8006664:	6106      	str	r6, [r0, #16]
 8006666:	b005      	add	sp, #20
 8006668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800666c:	f843 2b04 	str.w	r2, [r3], #4
 8006670:	e7d8      	b.n	8006624 <__multiply+0x50>
 8006672:	f8b3 a000 	ldrh.w	sl, [r3]
 8006676:	f1ba 0f00 	cmp.w	sl, #0
 800667a:	d024      	beq.n	80066c6 <__multiply+0xf2>
 800667c:	f104 0e14 	add.w	lr, r4, #20
 8006680:	46a9      	mov	r9, r5
 8006682:	f04f 0c00 	mov.w	ip, #0
 8006686:	f85e 2b04 	ldr.w	r2, [lr], #4
 800668a:	f8d9 1000 	ldr.w	r1, [r9]
 800668e:	fa1f fb82 	uxth.w	fp, r2
 8006692:	b289      	uxth	r1, r1
 8006694:	fb0a 110b 	mla	r1, sl, fp, r1
 8006698:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800669c:	f8d9 2000 	ldr.w	r2, [r9]
 80066a0:	4461      	add	r1, ip
 80066a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80066aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066ae:	b289      	uxth	r1, r1
 80066b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066b4:	4577      	cmp	r7, lr
 80066b6:	f849 1b04 	str.w	r1, [r9], #4
 80066ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066be:	d8e2      	bhi.n	8006686 <__multiply+0xb2>
 80066c0:	9a01      	ldr	r2, [sp, #4]
 80066c2:	f845 c002 	str.w	ip, [r5, r2]
 80066c6:	9a03      	ldr	r2, [sp, #12]
 80066c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80066cc:	3304      	adds	r3, #4
 80066ce:	f1b9 0f00 	cmp.w	r9, #0
 80066d2:	d021      	beq.n	8006718 <__multiply+0x144>
 80066d4:	6829      	ldr	r1, [r5, #0]
 80066d6:	f104 0c14 	add.w	ip, r4, #20
 80066da:	46ae      	mov	lr, r5
 80066dc:	f04f 0a00 	mov.w	sl, #0
 80066e0:	f8bc b000 	ldrh.w	fp, [ip]
 80066e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80066e8:	fb09 220b 	mla	r2, r9, fp, r2
 80066ec:	4452      	add	r2, sl
 80066ee:	b289      	uxth	r1, r1
 80066f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066f4:	f84e 1b04 	str.w	r1, [lr], #4
 80066f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80066fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006700:	f8be 1000 	ldrh.w	r1, [lr]
 8006704:	fb09 110a 	mla	r1, r9, sl, r1
 8006708:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800670c:	4567      	cmp	r7, ip
 800670e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006712:	d8e5      	bhi.n	80066e0 <__multiply+0x10c>
 8006714:	9a01      	ldr	r2, [sp, #4]
 8006716:	50a9      	str	r1, [r5, r2]
 8006718:	3504      	adds	r5, #4
 800671a:	e799      	b.n	8006650 <__multiply+0x7c>
 800671c:	3e01      	subs	r6, #1
 800671e:	e79b      	b.n	8006658 <__multiply+0x84>
 8006720:	0800781f 	.word	0x0800781f
 8006724:	08007830 	.word	0x08007830

08006728 <__pow5mult>:
 8006728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800672c:	4615      	mov	r5, r2
 800672e:	f012 0203 	ands.w	r2, r2, #3
 8006732:	4606      	mov	r6, r0
 8006734:	460f      	mov	r7, r1
 8006736:	d007      	beq.n	8006748 <__pow5mult+0x20>
 8006738:	4c25      	ldr	r4, [pc, #148]	; (80067d0 <__pow5mult+0xa8>)
 800673a:	3a01      	subs	r2, #1
 800673c:	2300      	movs	r3, #0
 800673e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006742:	f7ff fe9d 	bl	8006480 <__multadd>
 8006746:	4607      	mov	r7, r0
 8006748:	10ad      	asrs	r5, r5, #2
 800674a:	d03d      	beq.n	80067c8 <__pow5mult+0xa0>
 800674c:	69f4      	ldr	r4, [r6, #28]
 800674e:	b97c      	cbnz	r4, 8006770 <__pow5mult+0x48>
 8006750:	2010      	movs	r0, #16
 8006752:	f7ff fd7f 	bl	8006254 <malloc>
 8006756:	4602      	mov	r2, r0
 8006758:	61f0      	str	r0, [r6, #28]
 800675a:	b928      	cbnz	r0, 8006768 <__pow5mult+0x40>
 800675c:	4b1d      	ldr	r3, [pc, #116]	; (80067d4 <__pow5mult+0xac>)
 800675e:	481e      	ldr	r0, [pc, #120]	; (80067d8 <__pow5mult+0xb0>)
 8006760:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006764:	f000 fc3a 	bl	8006fdc <__assert_func>
 8006768:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800676c:	6004      	str	r4, [r0, #0]
 800676e:	60c4      	str	r4, [r0, #12]
 8006770:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006774:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006778:	b94c      	cbnz	r4, 800678e <__pow5mult+0x66>
 800677a:	f240 2171 	movw	r1, #625	; 0x271
 800677e:	4630      	mov	r0, r6
 8006780:	f7ff ff12 	bl	80065a8 <__i2b>
 8006784:	2300      	movs	r3, #0
 8006786:	f8c8 0008 	str.w	r0, [r8, #8]
 800678a:	4604      	mov	r4, r0
 800678c:	6003      	str	r3, [r0, #0]
 800678e:	f04f 0900 	mov.w	r9, #0
 8006792:	07eb      	lsls	r3, r5, #31
 8006794:	d50a      	bpl.n	80067ac <__pow5mult+0x84>
 8006796:	4639      	mov	r1, r7
 8006798:	4622      	mov	r2, r4
 800679a:	4630      	mov	r0, r6
 800679c:	f7ff ff1a 	bl	80065d4 <__multiply>
 80067a0:	4639      	mov	r1, r7
 80067a2:	4680      	mov	r8, r0
 80067a4:	4630      	mov	r0, r6
 80067a6:	f7ff fe49 	bl	800643c <_Bfree>
 80067aa:	4647      	mov	r7, r8
 80067ac:	106d      	asrs	r5, r5, #1
 80067ae:	d00b      	beq.n	80067c8 <__pow5mult+0xa0>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	b938      	cbnz	r0, 80067c4 <__pow5mult+0x9c>
 80067b4:	4622      	mov	r2, r4
 80067b6:	4621      	mov	r1, r4
 80067b8:	4630      	mov	r0, r6
 80067ba:	f7ff ff0b 	bl	80065d4 <__multiply>
 80067be:	6020      	str	r0, [r4, #0]
 80067c0:	f8c0 9000 	str.w	r9, [r0]
 80067c4:	4604      	mov	r4, r0
 80067c6:	e7e4      	b.n	8006792 <__pow5mult+0x6a>
 80067c8:	4638      	mov	r0, r7
 80067ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ce:	bf00      	nop
 80067d0:	08007980 	.word	0x08007980
 80067d4:	080077b0 	.word	0x080077b0
 80067d8:	08007830 	.word	0x08007830

080067dc <__lshift>:
 80067dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067e0:	460c      	mov	r4, r1
 80067e2:	6849      	ldr	r1, [r1, #4]
 80067e4:	6923      	ldr	r3, [r4, #16]
 80067e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067ea:	68a3      	ldr	r3, [r4, #8]
 80067ec:	4607      	mov	r7, r0
 80067ee:	4691      	mov	r9, r2
 80067f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067f4:	f108 0601 	add.w	r6, r8, #1
 80067f8:	42b3      	cmp	r3, r6
 80067fa:	db0b      	blt.n	8006814 <__lshift+0x38>
 80067fc:	4638      	mov	r0, r7
 80067fe:	f7ff fddd 	bl	80063bc <_Balloc>
 8006802:	4605      	mov	r5, r0
 8006804:	b948      	cbnz	r0, 800681a <__lshift+0x3e>
 8006806:	4602      	mov	r2, r0
 8006808:	4b28      	ldr	r3, [pc, #160]	; (80068ac <__lshift+0xd0>)
 800680a:	4829      	ldr	r0, [pc, #164]	; (80068b0 <__lshift+0xd4>)
 800680c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006810:	f000 fbe4 	bl	8006fdc <__assert_func>
 8006814:	3101      	adds	r1, #1
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	e7ee      	b.n	80067f8 <__lshift+0x1c>
 800681a:	2300      	movs	r3, #0
 800681c:	f100 0114 	add.w	r1, r0, #20
 8006820:	f100 0210 	add.w	r2, r0, #16
 8006824:	4618      	mov	r0, r3
 8006826:	4553      	cmp	r3, sl
 8006828:	db33      	blt.n	8006892 <__lshift+0xb6>
 800682a:	6920      	ldr	r0, [r4, #16]
 800682c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006830:	f104 0314 	add.w	r3, r4, #20
 8006834:	f019 091f 	ands.w	r9, r9, #31
 8006838:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800683c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006840:	d02b      	beq.n	800689a <__lshift+0xbe>
 8006842:	f1c9 0e20 	rsb	lr, r9, #32
 8006846:	468a      	mov	sl, r1
 8006848:	2200      	movs	r2, #0
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	fa00 f009 	lsl.w	r0, r0, r9
 8006850:	4310      	orrs	r0, r2
 8006852:	f84a 0b04 	str.w	r0, [sl], #4
 8006856:	f853 2b04 	ldr.w	r2, [r3], #4
 800685a:	459c      	cmp	ip, r3
 800685c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006860:	d8f3      	bhi.n	800684a <__lshift+0x6e>
 8006862:	ebac 0304 	sub.w	r3, ip, r4
 8006866:	3b15      	subs	r3, #21
 8006868:	f023 0303 	bic.w	r3, r3, #3
 800686c:	3304      	adds	r3, #4
 800686e:	f104 0015 	add.w	r0, r4, #21
 8006872:	4584      	cmp	ip, r0
 8006874:	bf38      	it	cc
 8006876:	2304      	movcc	r3, #4
 8006878:	50ca      	str	r2, [r1, r3]
 800687a:	b10a      	cbz	r2, 8006880 <__lshift+0xa4>
 800687c:	f108 0602 	add.w	r6, r8, #2
 8006880:	3e01      	subs	r6, #1
 8006882:	4638      	mov	r0, r7
 8006884:	612e      	str	r6, [r5, #16]
 8006886:	4621      	mov	r1, r4
 8006888:	f7ff fdd8 	bl	800643c <_Bfree>
 800688c:	4628      	mov	r0, r5
 800688e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006892:	f842 0f04 	str.w	r0, [r2, #4]!
 8006896:	3301      	adds	r3, #1
 8006898:	e7c5      	b.n	8006826 <__lshift+0x4a>
 800689a:	3904      	subs	r1, #4
 800689c:	f853 2b04 	ldr.w	r2, [r3], #4
 80068a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80068a4:	459c      	cmp	ip, r3
 80068a6:	d8f9      	bhi.n	800689c <__lshift+0xc0>
 80068a8:	e7ea      	b.n	8006880 <__lshift+0xa4>
 80068aa:	bf00      	nop
 80068ac:	0800781f 	.word	0x0800781f
 80068b0:	08007830 	.word	0x08007830

080068b4 <__mcmp>:
 80068b4:	b530      	push	{r4, r5, lr}
 80068b6:	6902      	ldr	r2, [r0, #16]
 80068b8:	690c      	ldr	r4, [r1, #16]
 80068ba:	1b12      	subs	r2, r2, r4
 80068bc:	d10e      	bne.n	80068dc <__mcmp+0x28>
 80068be:	f100 0314 	add.w	r3, r0, #20
 80068c2:	3114      	adds	r1, #20
 80068c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80068c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80068cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80068d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80068d4:	42a5      	cmp	r5, r4
 80068d6:	d003      	beq.n	80068e0 <__mcmp+0x2c>
 80068d8:	d305      	bcc.n	80068e6 <__mcmp+0x32>
 80068da:	2201      	movs	r2, #1
 80068dc:	4610      	mov	r0, r2
 80068de:	bd30      	pop	{r4, r5, pc}
 80068e0:	4283      	cmp	r3, r0
 80068e2:	d3f3      	bcc.n	80068cc <__mcmp+0x18>
 80068e4:	e7fa      	b.n	80068dc <__mcmp+0x28>
 80068e6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ea:	e7f7      	b.n	80068dc <__mcmp+0x28>

080068ec <__mdiff>:
 80068ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f0:	460c      	mov	r4, r1
 80068f2:	4606      	mov	r6, r0
 80068f4:	4611      	mov	r1, r2
 80068f6:	4620      	mov	r0, r4
 80068f8:	4690      	mov	r8, r2
 80068fa:	f7ff ffdb 	bl	80068b4 <__mcmp>
 80068fe:	1e05      	subs	r5, r0, #0
 8006900:	d110      	bne.n	8006924 <__mdiff+0x38>
 8006902:	4629      	mov	r1, r5
 8006904:	4630      	mov	r0, r6
 8006906:	f7ff fd59 	bl	80063bc <_Balloc>
 800690a:	b930      	cbnz	r0, 800691a <__mdiff+0x2e>
 800690c:	4b3a      	ldr	r3, [pc, #232]	; (80069f8 <__mdiff+0x10c>)
 800690e:	4602      	mov	r2, r0
 8006910:	f240 2137 	movw	r1, #567	; 0x237
 8006914:	4839      	ldr	r0, [pc, #228]	; (80069fc <__mdiff+0x110>)
 8006916:	f000 fb61 	bl	8006fdc <__assert_func>
 800691a:	2301      	movs	r3, #1
 800691c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006924:	bfa4      	itt	ge
 8006926:	4643      	movge	r3, r8
 8006928:	46a0      	movge	r8, r4
 800692a:	4630      	mov	r0, r6
 800692c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006930:	bfa6      	itte	ge
 8006932:	461c      	movge	r4, r3
 8006934:	2500      	movge	r5, #0
 8006936:	2501      	movlt	r5, #1
 8006938:	f7ff fd40 	bl	80063bc <_Balloc>
 800693c:	b920      	cbnz	r0, 8006948 <__mdiff+0x5c>
 800693e:	4b2e      	ldr	r3, [pc, #184]	; (80069f8 <__mdiff+0x10c>)
 8006940:	4602      	mov	r2, r0
 8006942:	f240 2145 	movw	r1, #581	; 0x245
 8006946:	e7e5      	b.n	8006914 <__mdiff+0x28>
 8006948:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800694c:	6926      	ldr	r6, [r4, #16]
 800694e:	60c5      	str	r5, [r0, #12]
 8006950:	f104 0914 	add.w	r9, r4, #20
 8006954:	f108 0514 	add.w	r5, r8, #20
 8006958:	f100 0e14 	add.w	lr, r0, #20
 800695c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006960:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006964:	f108 0210 	add.w	r2, r8, #16
 8006968:	46f2      	mov	sl, lr
 800696a:	2100      	movs	r1, #0
 800696c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006970:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006974:	fa11 f88b 	uxtah	r8, r1, fp
 8006978:	b299      	uxth	r1, r3
 800697a:	0c1b      	lsrs	r3, r3, #16
 800697c:	eba8 0801 	sub.w	r8, r8, r1
 8006980:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006984:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006988:	fa1f f888 	uxth.w	r8, r8
 800698c:	1419      	asrs	r1, r3, #16
 800698e:	454e      	cmp	r6, r9
 8006990:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006994:	f84a 3b04 	str.w	r3, [sl], #4
 8006998:	d8e8      	bhi.n	800696c <__mdiff+0x80>
 800699a:	1b33      	subs	r3, r6, r4
 800699c:	3b15      	subs	r3, #21
 800699e:	f023 0303 	bic.w	r3, r3, #3
 80069a2:	3304      	adds	r3, #4
 80069a4:	3415      	adds	r4, #21
 80069a6:	42a6      	cmp	r6, r4
 80069a8:	bf38      	it	cc
 80069aa:	2304      	movcc	r3, #4
 80069ac:	441d      	add	r5, r3
 80069ae:	4473      	add	r3, lr
 80069b0:	469e      	mov	lr, r3
 80069b2:	462e      	mov	r6, r5
 80069b4:	4566      	cmp	r6, ip
 80069b6:	d30e      	bcc.n	80069d6 <__mdiff+0xea>
 80069b8:	f10c 0203 	add.w	r2, ip, #3
 80069bc:	1b52      	subs	r2, r2, r5
 80069be:	f022 0203 	bic.w	r2, r2, #3
 80069c2:	3d03      	subs	r5, #3
 80069c4:	45ac      	cmp	ip, r5
 80069c6:	bf38      	it	cc
 80069c8:	2200      	movcc	r2, #0
 80069ca:	4413      	add	r3, r2
 80069cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80069d0:	b17a      	cbz	r2, 80069f2 <__mdiff+0x106>
 80069d2:	6107      	str	r7, [r0, #16]
 80069d4:	e7a4      	b.n	8006920 <__mdiff+0x34>
 80069d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80069da:	fa11 f288 	uxtah	r2, r1, r8
 80069de:	1414      	asrs	r4, r2, #16
 80069e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80069e4:	b292      	uxth	r2, r2
 80069e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80069ea:	f84e 2b04 	str.w	r2, [lr], #4
 80069ee:	1421      	asrs	r1, r4, #16
 80069f0:	e7e0      	b.n	80069b4 <__mdiff+0xc8>
 80069f2:	3f01      	subs	r7, #1
 80069f4:	e7ea      	b.n	80069cc <__mdiff+0xe0>
 80069f6:	bf00      	nop
 80069f8:	0800781f 	.word	0x0800781f
 80069fc:	08007830 	.word	0x08007830

08006a00 <__d2b>:
 8006a00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a04:	460f      	mov	r7, r1
 8006a06:	2101      	movs	r1, #1
 8006a08:	ec59 8b10 	vmov	r8, r9, d0
 8006a0c:	4616      	mov	r6, r2
 8006a0e:	f7ff fcd5 	bl	80063bc <_Balloc>
 8006a12:	4604      	mov	r4, r0
 8006a14:	b930      	cbnz	r0, 8006a24 <__d2b+0x24>
 8006a16:	4602      	mov	r2, r0
 8006a18:	4b24      	ldr	r3, [pc, #144]	; (8006aac <__d2b+0xac>)
 8006a1a:	4825      	ldr	r0, [pc, #148]	; (8006ab0 <__d2b+0xb0>)
 8006a1c:	f240 310f 	movw	r1, #783	; 0x30f
 8006a20:	f000 fadc 	bl	8006fdc <__assert_func>
 8006a24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a2c:	bb2d      	cbnz	r5, 8006a7a <__d2b+0x7a>
 8006a2e:	9301      	str	r3, [sp, #4]
 8006a30:	f1b8 0300 	subs.w	r3, r8, #0
 8006a34:	d026      	beq.n	8006a84 <__d2b+0x84>
 8006a36:	4668      	mov	r0, sp
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	f7ff fd87 	bl	800654c <__lo0bits>
 8006a3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a42:	b1e8      	cbz	r0, 8006a80 <__d2b+0x80>
 8006a44:	f1c0 0320 	rsb	r3, r0, #32
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	430b      	orrs	r3, r1
 8006a4e:	40c2      	lsrs	r2, r0
 8006a50:	6163      	str	r3, [r4, #20]
 8006a52:	9201      	str	r2, [sp, #4]
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	61a3      	str	r3, [r4, #24]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	bf14      	ite	ne
 8006a5c:	2202      	movne	r2, #2
 8006a5e:	2201      	moveq	r2, #1
 8006a60:	6122      	str	r2, [r4, #16]
 8006a62:	b1bd      	cbz	r5, 8006a94 <__d2b+0x94>
 8006a64:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006a68:	4405      	add	r5, r0
 8006a6a:	603d      	str	r5, [r7, #0]
 8006a6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a70:	6030      	str	r0, [r6, #0]
 8006a72:	4620      	mov	r0, r4
 8006a74:	b003      	add	sp, #12
 8006a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a7e:	e7d6      	b.n	8006a2e <__d2b+0x2e>
 8006a80:	6161      	str	r1, [r4, #20]
 8006a82:	e7e7      	b.n	8006a54 <__d2b+0x54>
 8006a84:	a801      	add	r0, sp, #4
 8006a86:	f7ff fd61 	bl	800654c <__lo0bits>
 8006a8a:	9b01      	ldr	r3, [sp, #4]
 8006a8c:	6163      	str	r3, [r4, #20]
 8006a8e:	3020      	adds	r0, #32
 8006a90:	2201      	movs	r2, #1
 8006a92:	e7e5      	b.n	8006a60 <__d2b+0x60>
 8006a94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a9c:	6038      	str	r0, [r7, #0]
 8006a9e:	6918      	ldr	r0, [r3, #16]
 8006aa0:	f7ff fd34 	bl	800650c <__hi0bits>
 8006aa4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006aa8:	e7e2      	b.n	8006a70 <__d2b+0x70>
 8006aaa:	bf00      	nop
 8006aac:	0800781f 	.word	0x0800781f
 8006ab0:	08007830 	.word	0x08007830

08006ab4 <__sfputc_r>:
 8006ab4:	6893      	ldr	r3, [r2, #8]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	b410      	push	{r4}
 8006abc:	6093      	str	r3, [r2, #8]
 8006abe:	da08      	bge.n	8006ad2 <__sfputc_r+0x1e>
 8006ac0:	6994      	ldr	r4, [r2, #24]
 8006ac2:	42a3      	cmp	r3, r4
 8006ac4:	db01      	blt.n	8006aca <__sfputc_r+0x16>
 8006ac6:	290a      	cmp	r1, #10
 8006ac8:	d103      	bne.n	8006ad2 <__sfputc_r+0x1e>
 8006aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ace:	f7fe bbe6 	b.w	800529e <__swbuf_r>
 8006ad2:	6813      	ldr	r3, [r2, #0]
 8006ad4:	1c58      	adds	r0, r3, #1
 8006ad6:	6010      	str	r0, [r2, #0]
 8006ad8:	7019      	strb	r1, [r3, #0]
 8006ada:	4608      	mov	r0, r1
 8006adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <__sfputs_r>:
 8006ae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae4:	4606      	mov	r6, r0
 8006ae6:	460f      	mov	r7, r1
 8006ae8:	4614      	mov	r4, r2
 8006aea:	18d5      	adds	r5, r2, r3
 8006aec:	42ac      	cmp	r4, r5
 8006aee:	d101      	bne.n	8006af4 <__sfputs_r+0x12>
 8006af0:	2000      	movs	r0, #0
 8006af2:	e007      	b.n	8006b04 <__sfputs_r+0x22>
 8006af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af8:	463a      	mov	r2, r7
 8006afa:	4630      	mov	r0, r6
 8006afc:	f7ff ffda 	bl	8006ab4 <__sfputc_r>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d1f3      	bne.n	8006aec <__sfputs_r+0xa>
 8006b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b08 <_vfiprintf_r>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	460d      	mov	r5, r1
 8006b0e:	b09d      	sub	sp, #116	; 0x74
 8006b10:	4614      	mov	r4, r2
 8006b12:	4698      	mov	r8, r3
 8006b14:	4606      	mov	r6, r0
 8006b16:	b118      	cbz	r0, 8006b20 <_vfiprintf_r+0x18>
 8006b18:	6a03      	ldr	r3, [r0, #32]
 8006b1a:	b90b      	cbnz	r3, 8006b20 <_vfiprintf_r+0x18>
 8006b1c:	f7fe fad8 	bl	80050d0 <__sinit>
 8006b20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b22:	07d9      	lsls	r1, r3, #31
 8006b24:	d405      	bmi.n	8006b32 <_vfiprintf_r+0x2a>
 8006b26:	89ab      	ldrh	r3, [r5, #12]
 8006b28:	059a      	lsls	r2, r3, #22
 8006b2a:	d402      	bmi.n	8006b32 <_vfiprintf_r+0x2a>
 8006b2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b2e:	f7fe fcc7 	bl	80054c0 <__retarget_lock_acquire_recursive>
 8006b32:	89ab      	ldrh	r3, [r5, #12]
 8006b34:	071b      	lsls	r3, r3, #28
 8006b36:	d501      	bpl.n	8006b3c <_vfiprintf_r+0x34>
 8006b38:	692b      	ldr	r3, [r5, #16]
 8006b3a:	b99b      	cbnz	r3, 8006b64 <_vfiprintf_r+0x5c>
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	4630      	mov	r0, r6
 8006b40:	f7fe fbea 	bl	8005318 <__swsetup_r>
 8006b44:	b170      	cbz	r0, 8006b64 <_vfiprintf_r+0x5c>
 8006b46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b48:	07dc      	lsls	r4, r3, #31
 8006b4a:	d504      	bpl.n	8006b56 <_vfiprintf_r+0x4e>
 8006b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b50:	b01d      	add	sp, #116	; 0x74
 8006b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b56:	89ab      	ldrh	r3, [r5, #12]
 8006b58:	0598      	lsls	r0, r3, #22
 8006b5a:	d4f7      	bmi.n	8006b4c <_vfiprintf_r+0x44>
 8006b5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b5e:	f7fe fcb0 	bl	80054c2 <__retarget_lock_release_recursive>
 8006b62:	e7f3      	b.n	8006b4c <_vfiprintf_r+0x44>
 8006b64:	2300      	movs	r3, #0
 8006b66:	9309      	str	r3, [sp, #36]	; 0x24
 8006b68:	2320      	movs	r3, #32
 8006b6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b72:	2330      	movs	r3, #48	; 0x30
 8006b74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006d28 <_vfiprintf_r+0x220>
 8006b78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b7c:	f04f 0901 	mov.w	r9, #1
 8006b80:	4623      	mov	r3, r4
 8006b82:	469a      	mov	sl, r3
 8006b84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b88:	b10a      	cbz	r2, 8006b8e <_vfiprintf_r+0x86>
 8006b8a:	2a25      	cmp	r2, #37	; 0x25
 8006b8c:	d1f9      	bne.n	8006b82 <_vfiprintf_r+0x7a>
 8006b8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006b92:	d00b      	beq.n	8006bac <_vfiprintf_r+0xa4>
 8006b94:	465b      	mov	r3, fp
 8006b96:	4622      	mov	r2, r4
 8006b98:	4629      	mov	r1, r5
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f7ff ffa1 	bl	8006ae2 <__sfputs_r>
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	f000 80a9 	beq.w	8006cf8 <_vfiprintf_r+0x1f0>
 8006ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ba8:	445a      	add	r2, fp
 8006baa:	9209      	str	r2, [sp, #36]	; 0x24
 8006bac:	f89a 3000 	ldrb.w	r3, [sl]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 80a1 	beq.w	8006cf8 <_vfiprintf_r+0x1f0>
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bc0:	f10a 0a01 	add.w	sl, sl, #1
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	9307      	str	r3, [sp, #28]
 8006bc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bcc:	931a      	str	r3, [sp, #104]	; 0x68
 8006bce:	4654      	mov	r4, sl
 8006bd0:	2205      	movs	r2, #5
 8006bd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bd6:	4854      	ldr	r0, [pc, #336]	; (8006d28 <_vfiprintf_r+0x220>)
 8006bd8:	f7f9 fb02 	bl	80001e0 <memchr>
 8006bdc:	9a04      	ldr	r2, [sp, #16]
 8006bde:	b9d8      	cbnz	r0, 8006c18 <_vfiprintf_r+0x110>
 8006be0:	06d1      	lsls	r1, r2, #27
 8006be2:	bf44      	itt	mi
 8006be4:	2320      	movmi	r3, #32
 8006be6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bea:	0713      	lsls	r3, r2, #28
 8006bec:	bf44      	itt	mi
 8006bee:	232b      	movmi	r3, #43	; 0x2b
 8006bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bf8:	2b2a      	cmp	r3, #42	; 0x2a
 8006bfa:	d015      	beq.n	8006c28 <_vfiprintf_r+0x120>
 8006bfc:	9a07      	ldr	r2, [sp, #28]
 8006bfe:	4654      	mov	r4, sl
 8006c00:	2000      	movs	r0, #0
 8006c02:	f04f 0c0a 	mov.w	ip, #10
 8006c06:	4621      	mov	r1, r4
 8006c08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c0c:	3b30      	subs	r3, #48	; 0x30
 8006c0e:	2b09      	cmp	r3, #9
 8006c10:	d94d      	bls.n	8006cae <_vfiprintf_r+0x1a6>
 8006c12:	b1b0      	cbz	r0, 8006c42 <_vfiprintf_r+0x13a>
 8006c14:	9207      	str	r2, [sp, #28]
 8006c16:	e014      	b.n	8006c42 <_vfiprintf_r+0x13a>
 8006c18:	eba0 0308 	sub.w	r3, r0, r8
 8006c1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006c20:	4313      	orrs	r3, r2
 8006c22:	9304      	str	r3, [sp, #16]
 8006c24:	46a2      	mov	sl, r4
 8006c26:	e7d2      	b.n	8006bce <_vfiprintf_r+0xc6>
 8006c28:	9b03      	ldr	r3, [sp, #12]
 8006c2a:	1d19      	adds	r1, r3, #4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	9103      	str	r1, [sp, #12]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	bfbb      	ittet	lt
 8006c34:	425b      	neglt	r3, r3
 8006c36:	f042 0202 	orrlt.w	r2, r2, #2
 8006c3a:	9307      	strge	r3, [sp, #28]
 8006c3c:	9307      	strlt	r3, [sp, #28]
 8006c3e:	bfb8      	it	lt
 8006c40:	9204      	strlt	r2, [sp, #16]
 8006c42:	7823      	ldrb	r3, [r4, #0]
 8006c44:	2b2e      	cmp	r3, #46	; 0x2e
 8006c46:	d10c      	bne.n	8006c62 <_vfiprintf_r+0x15a>
 8006c48:	7863      	ldrb	r3, [r4, #1]
 8006c4a:	2b2a      	cmp	r3, #42	; 0x2a
 8006c4c:	d134      	bne.n	8006cb8 <_vfiprintf_r+0x1b0>
 8006c4e:	9b03      	ldr	r3, [sp, #12]
 8006c50:	1d1a      	adds	r2, r3, #4
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	9203      	str	r2, [sp, #12]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	bfb8      	it	lt
 8006c5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c5e:	3402      	adds	r4, #2
 8006c60:	9305      	str	r3, [sp, #20]
 8006c62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006d38 <_vfiprintf_r+0x230>
 8006c66:	7821      	ldrb	r1, [r4, #0]
 8006c68:	2203      	movs	r2, #3
 8006c6a:	4650      	mov	r0, sl
 8006c6c:	f7f9 fab8 	bl	80001e0 <memchr>
 8006c70:	b138      	cbz	r0, 8006c82 <_vfiprintf_r+0x17a>
 8006c72:	9b04      	ldr	r3, [sp, #16]
 8006c74:	eba0 000a 	sub.w	r0, r0, sl
 8006c78:	2240      	movs	r2, #64	; 0x40
 8006c7a:	4082      	lsls	r2, r0
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	3401      	adds	r4, #1
 8006c80:	9304      	str	r3, [sp, #16]
 8006c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c86:	4829      	ldr	r0, [pc, #164]	; (8006d2c <_vfiprintf_r+0x224>)
 8006c88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c8c:	2206      	movs	r2, #6
 8006c8e:	f7f9 faa7 	bl	80001e0 <memchr>
 8006c92:	2800      	cmp	r0, #0
 8006c94:	d03f      	beq.n	8006d16 <_vfiprintf_r+0x20e>
 8006c96:	4b26      	ldr	r3, [pc, #152]	; (8006d30 <_vfiprintf_r+0x228>)
 8006c98:	bb1b      	cbnz	r3, 8006ce2 <_vfiprintf_r+0x1da>
 8006c9a:	9b03      	ldr	r3, [sp, #12]
 8006c9c:	3307      	adds	r3, #7
 8006c9e:	f023 0307 	bic.w	r3, r3, #7
 8006ca2:	3308      	adds	r3, #8
 8006ca4:	9303      	str	r3, [sp, #12]
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	443b      	add	r3, r7
 8006caa:	9309      	str	r3, [sp, #36]	; 0x24
 8006cac:	e768      	b.n	8006b80 <_vfiprintf_r+0x78>
 8006cae:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	2001      	movs	r0, #1
 8006cb6:	e7a6      	b.n	8006c06 <_vfiprintf_r+0xfe>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	3401      	adds	r4, #1
 8006cbc:	9305      	str	r3, [sp, #20]
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	f04f 0c0a 	mov.w	ip, #10
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cca:	3a30      	subs	r2, #48	; 0x30
 8006ccc:	2a09      	cmp	r2, #9
 8006cce:	d903      	bls.n	8006cd8 <_vfiprintf_r+0x1d0>
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0c6      	beq.n	8006c62 <_vfiprintf_r+0x15a>
 8006cd4:	9105      	str	r1, [sp, #20]
 8006cd6:	e7c4      	b.n	8006c62 <_vfiprintf_r+0x15a>
 8006cd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cdc:	4604      	mov	r4, r0
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e7f0      	b.n	8006cc4 <_vfiprintf_r+0x1bc>
 8006ce2:	ab03      	add	r3, sp, #12
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	462a      	mov	r2, r5
 8006ce8:	4b12      	ldr	r3, [pc, #72]	; (8006d34 <_vfiprintf_r+0x22c>)
 8006cea:	a904      	add	r1, sp, #16
 8006cec:	4630      	mov	r0, r6
 8006cee:	f7fd fdaf 	bl	8004850 <_printf_float>
 8006cf2:	4607      	mov	r7, r0
 8006cf4:	1c78      	adds	r0, r7, #1
 8006cf6:	d1d6      	bne.n	8006ca6 <_vfiprintf_r+0x19e>
 8006cf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cfa:	07d9      	lsls	r1, r3, #31
 8006cfc:	d405      	bmi.n	8006d0a <_vfiprintf_r+0x202>
 8006cfe:	89ab      	ldrh	r3, [r5, #12]
 8006d00:	059a      	lsls	r2, r3, #22
 8006d02:	d402      	bmi.n	8006d0a <_vfiprintf_r+0x202>
 8006d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d06:	f7fe fbdc 	bl	80054c2 <__retarget_lock_release_recursive>
 8006d0a:	89ab      	ldrh	r3, [r5, #12]
 8006d0c:	065b      	lsls	r3, r3, #25
 8006d0e:	f53f af1d 	bmi.w	8006b4c <_vfiprintf_r+0x44>
 8006d12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d14:	e71c      	b.n	8006b50 <_vfiprintf_r+0x48>
 8006d16:	ab03      	add	r3, sp, #12
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	462a      	mov	r2, r5
 8006d1c:	4b05      	ldr	r3, [pc, #20]	; (8006d34 <_vfiprintf_r+0x22c>)
 8006d1e:	a904      	add	r1, sp, #16
 8006d20:	4630      	mov	r0, r6
 8006d22:	f7fe f839 	bl	8004d98 <_printf_i>
 8006d26:	e7e4      	b.n	8006cf2 <_vfiprintf_r+0x1ea>
 8006d28:	0800798c 	.word	0x0800798c
 8006d2c:	08007996 	.word	0x08007996
 8006d30:	08004851 	.word	0x08004851
 8006d34:	08006ae3 	.word	0x08006ae3
 8006d38:	08007992 	.word	0x08007992

08006d3c <__sflush_r>:
 8006d3c:	898a      	ldrh	r2, [r1, #12]
 8006d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d42:	4605      	mov	r5, r0
 8006d44:	0710      	lsls	r0, r2, #28
 8006d46:	460c      	mov	r4, r1
 8006d48:	d458      	bmi.n	8006dfc <__sflush_r+0xc0>
 8006d4a:	684b      	ldr	r3, [r1, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	dc05      	bgt.n	8006d5c <__sflush_r+0x20>
 8006d50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	dc02      	bgt.n	8006d5c <__sflush_r+0x20>
 8006d56:	2000      	movs	r0, #0
 8006d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d5e:	2e00      	cmp	r6, #0
 8006d60:	d0f9      	beq.n	8006d56 <__sflush_r+0x1a>
 8006d62:	2300      	movs	r3, #0
 8006d64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d68:	682f      	ldr	r7, [r5, #0]
 8006d6a:	6a21      	ldr	r1, [r4, #32]
 8006d6c:	602b      	str	r3, [r5, #0]
 8006d6e:	d032      	beq.n	8006dd6 <__sflush_r+0x9a>
 8006d70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d72:	89a3      	ldrh	r3, [r4, #12]
 8006d74:	075a      	lsls	r2, r3, #29
 8006d76:	d505      	bpl.n	8006d84 <__sflush_r+0x48>
 8006d78:	6863      	ldr	r3, [r4, #4]
 8006d7a:	1ac0      	subs	r0, r0, r3
 8006d7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d7e:	b10b      	cbz	r3, 8006d84 <__sflush_r+0x48>
 8006d80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d82:	1ac0      	subs	r0, r0, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	4602      	mov	r2, r0
 8006d88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d8a:	6a21      	ldr	r1, [r4, #32]
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b0      	blx	r6
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	d106      	bne.n	8006da4 <__sflush_r+0x68>
 8006d96:	6829      	ldr	r1, [r5, #0]
 8006d98:	291d      	cmp	r1, #29
 8006d9a:	d82b      	bhi.n	8006df4 <__sflush_r+0xb8>
 8006d9c:	4a29      	ldr	r2, [pc, #164]	; (8006e44 <__sflush_r+0x108>)
 8006d9e:	410a      	asrs	r2, r1
 8006da0:	07d6      	lsls	r6, r2, #31
 8006da2:	d427      	bmi.n	8006df4 <__sflush_r+0xb8>
 8006da4:	2200      	movs	r2, #0
 8006da6:	6062      	str	r2, [r4, #4]
 8006da8:	04d9      	lsls	r1, r3, #19
 8006daa:	6922      	ldr	r2, [r4, #16]
 8006dac:	6022      	str	r2, [r4, #0]
 8006dae:	d504      	bpl.n	8006dba <__sflush_r+0x7e>
 8006db0:	1c42      	adds	r2, r0, #1
 8006db2:	d101      	bne.n	8006db8 <__sflush_r+0x7c>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b903      	cbnz	r3, 8006dba <__sflush_r+0x7e>
 8006db8:	6560      	str	r0, [r4, #84]	; 0x54
 8006dba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dbc:	602f      	str	r7, [r5, #0]
 8006dbe:	2900      	cmp	r1, #0
 8006dc0:	d0c9      	beq.n	8006d56 <__sflush_r+0x1a>
 8006dc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dc6:	4299      	cmp	r1, r3
 8006dc8:	d002      	beq.n	8006dd0 <__sflush_r+0x94>
 8006dca:	4628      	mov	r0, r5
 8006dcc:	f7ff f9f6 	bl	80061bc <_free_r>
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	6360      	str	r0, [r4, #52]	; 0x34
 8006dd4:	e7c0      	b.n	8006d58 <__sflush_r+0x1c>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	4628      	mov	r0, r5
 8006dda:	47b0      	blx	r6
 8006ddc:	1c41      	adds	r1, r0, #1
 8006dde:	d1c8      	bne.n	8006d72 <__sflush_r+0x36>
 8006de0:	682b      	ldr	r3, [r5, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d0c5      	beq.n	8006d72 <__sflush_r+0x36>
 8006de6:	2b1d      	cmp	r3, #29
 8006de8:	d001      	beq.n	8006dee <__sflush_r+0xb2>
 8006dea:	2b16      	cmp	r3, #22
 8006dec:	d101      	bne.n	8006df2 <__sflush_r+0xb6>
 8006dee:	602f      	str	r7, [r5, #0]
 8006df0:	e7b1      	b.n	8006d56 <__sflush_r+0x1a>
 8006df2:	89a3      	ldrh	r3, [r4, #12]
 8006df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006df8:	81a3      	strh	r3, [r4, #12]
 8006dfa:	e7ad      	b.n	8006d58 <__sflush_r+0x1c>
 8006dfc:	690f      	ldr	r7, [r1, #16]
 8006dfe:	2f00      	cmp	r7, #0
 8006e00:	d0a9      	beq.n	8006d56 <__sflush_r+0x1a>
 8006e02:	0793      	lsls	r3, r2, #30
 8006e04:	680e      	ldr	r6, [r1, #0]
 8006e06:	bf08      	it	eq
 8006e08:	694b      	ldreq	r3, [r1, #20]
 8006e0a:	600f      	str	r7, [r1, #0]
 8006e0c:	bf18      	it	ne
 8006e0e:	2300      	movne	r3, #0
 8006e10:	eba6 0807 	sub.w	r8, r6, r7
 8006e14:	608b      	str	r3, [r1, #8]
 8006e16:	f1b8 0f00 	cmp.w	r8, #0
 8006e1a:	dd9c      	ble.n	8006d56 <__sflush_r+0x1a>
 8006e1c:	6a21      	ldr	r1, [r4, #32]
 8006e1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e20:	4643      	mov	r3, r8
 8006e22:	463a      	mov	r2, r7
 8006e24:	4628      	mov	r0, r5
 8006e26:	47b0      	blx	r6
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	dc06      	bgt.n	8006e3a <__sflush_r+0xfe>
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	f04f 30ff 	mov.w	r0, #4294967295
 8006e38:	e78e      	b.n	8006d58 <__sflush_r+0x1c>
 8006e3a:	4407      	add	r7, r0
 8006e3c:	eba8 0800 	sub.w	r8, r8, r0
 8006e40:	e7e9      	b.n	8006e16 <__sflush_r+0xda>
 8006e42:	bf00      	nop
 8006e44:	dfbffffe 	.word	0xdfbffffe

08006e48 <_fflush_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	690b      	ldr	r3, [r1, #16]
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	460c      	mov	r4, r1
 8006e50:	b913      	cbnz	r3, 8006e58 <_fflush_r+0x10>
 8006e52:	2500      	movs	r5, #0
 8006e54:	4628      	mov	r0, r5
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	b118      	cbz	r0, 8006e62 <_fflush_r+0x1a>
 8006e5a:	6a03      	ldr	r3, [r0, #32]
 8006e5c:	b90b      	cbnz	r3, 8006e62 <_fflush_r+0x1a>
 8006e5e:	f7fe f937 	bl	80050d0 <__sinit>
 8006e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0f3      	beq.n	8006e52 <_fflush_r+0xa>
 8006e6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e6c:	07d0      	lsls	r0, r2, #31
 8006e6e:	d404      	bmi.n	8006e7a <_fflush_r+0x32>
 8006e70:	0599      	lsls	r1, r3, #22
 8006e72:	d402      	bmi.n	8006e7a <_fflush_r+0x32>
 8006e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e76:	f7fe fb23 	bl	80054c0 <__retarget_lock_acquire_recursive>
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	f7ff ff5d 	bl	8006d3c <__sflush_r>
 8006e82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e84:	07da      	lsls	r2, r3, #31
 8006e86:	4605      	mov	r5, r0
 8006e88:	d4e4      	bmi.n	8006e54 <_fflush_r+0xc>
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	059b      	lsls	r3, r3, #22
 8006e8e:	d4e1      	bmi.n	8006e54 <_fflush_r+0xc>
 8006e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e92:	f7fe fb16 	bl	80054c2 <__retarget_lock_release_recursive>
 8006e96:	e7dd      	b.n	8006e54 <_fflush_r+0xc>

08006e98 <__swhatbuf_r>:
 8006e98:	b570      	push	{r4, r5, r6, lr}
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	b096      	sub	sp, #88	; 0x58
 8006ea4:	4615      	mov	r5, r2
 8006ea6:	461e      	mov	r6, r3
 8006ea8:	da0d      	bge.n	8006ec6 <__swhatbuf_r+0x2e>
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006eb0:	f04f 0100 	mov.w	r1, #0
 8006eb4:	bf0c      	ite	eq
 8006eb6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006eba:	2340      	movne	r3, #64	; 0x40
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	6031      	str	r1, [r6, #0]
 8006ec0:	602b      	str	r3, [r5, #0]
 8006ec2:	b016      	add	sp, #88	; 0x58
 8006ec4:	bd70      	pop	{r4, r5, r6, pc}
 8006ec6:	466a      	mov	r2, sp
 8006ec8:	f000 f848 	bl	8006f5c <_fstat_r>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	dbec      	blt.n	8006eaa <__swhatbuf_r+0x12>
 8006ed0:	9901      	ldr	r1, [sp, #4]
 8006ed2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006ed6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006eda:	4259      	negs	r1, r3
 8006edc:	4159      	adcs	r1, r3
 8006ede:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ee2:	e7eb      	b.n	8006ebc <__swhatbuf_r+0x24>

08006ee4 <__smakebuf_r>:
 8006ee4:	898b      	ldrh	r3, [r1, #12]
 8006ee6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ee8:	079d      	lsls	r5, r3, #30
 8006eea:	4606      	mov	r6, r0
 8006eec:	460c      	mov	r4, r1
 8006eee:	d507      	bpl.n	8006f00 <__smakebuf_r+0x1c>
 8006ef0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ef4:	6023      	str	r3, [r4, #0]
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	2301      	movs	r3, #1
 8006efa:	6163      	str	r3, [r4, #20]
 8006efc:	b002      	add	sp, #8
 8006efe:	bd70      	pop	{r4, r5, r6, pc}
 8006f00:	ab01      	add	r3, sp, #4
 8006f02:	466a      	mov	r2, sp
 8006f04:	f7ff ffc8 	bl	8006e98 <__swhatbuf_r>
 8006f08:	9900      	ldr	r1, [sp, #0]
 8006f0a:	4605      	mov	r5, r0
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f7ff f9c9 	bl	80062a4 <_malloc_r>
 8006f12:	b948      	cbnz	r0, 8006f28 <__smakebuf_r+0x44>
 8006f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f18:	059a      	lsls	r2, r3, #22
 8006f1a:	d4ef      	bmi.n	8006efc <__smakebuf_r+0x18>
 8006f1c:	f023 0303 	bic.w	r3, r3, #3
 8006f20:	f043 0302 	orr.w	r3, r3, #2
 8006f24:	81a3      	strh	r3, [r4, #12]
 8006f26:	e7e3      	b.n	8006ef0 <__smakebuf_r+0xc>
 8006f28:	89a3      	ldrh	r3, [r4, #12]
 8006f2a:	6020      	str	r0, [r4, #0]
 8006f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f30:	81a3      	strh	r3, [r4, #12]
 8006f32:	9b00      	ldr	r3, [sp, #0]
 8006f34:	6163      	str	r3, [r4, #20]
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	6120      	str	r0, [r4, #16]
 8006f3a:	b15b      	cbz	r3, 8006f54 <__smakebuf_r+0x70>
 8006f3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f40:	4630      	mov	r0, r6
 8006f42:	f000 f81d 	bl	8006f80 <_isatty_r>
 8006f46:	b128      	cbz	r0, 8006f54 <__smakebuf_r+0x70>
 8006f48:	89a3      	ldrh	r3, [r4, #12]
 8006f4a:	f023 0303 	bic.w	r3, r3, #3
 8006f4e:	f043 0301 	orr.w	r3, r3, #1
 8006f52:	81a3      	strh	r3, [r4, #12]
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	431d      	orrs	r5, r3
 8006f58:	81a5      	strh	r5, [r4, #12]
 8006f5a:	e7cf      	b.n	8006efc <__smakebuf_r+0x18>

08006f5c <_fstat_r>:
 8006f5c:	b538      	push	{r3, r4, r5, lr}
 8006f5e:	4d07      	ldr	r5, [pc, #28]	; (8006f7c <_fstat_r+0x20>)
 8006f60:	2300      	movs	r3, #0
 8006f62:	4604      	mov	r4, r0
 8006f64:	4608      	mov	r0, r1
 8006f66:	4611      	mov	r1, r2
 8006f68:	602b      	str	r3, [r5, #0]
 8006f6a:	f7fa ffee 	bl	8001f4a <_fstat>
 8006f6e:	1c43      	adds	r3, r0, #1
 8006f70:	d102      	bne.n	8006f78 <_fstat_r+0x1c>
 8006f72:	682b      	ldr	r3, [r5, #0]
 8006f74:	b103      	cbz	r3, 8006f78 <_fstat_r+0x1c>
 8006f76:	6023      	str	r3, [r4, #0]
 8006f78:	bd38      	pop	{r3, r4, r5, pc}
 8006f7a:	bf00      	nop
 8006f7c:	200003b8 	.word	0x200003b8

08006f80 <_isatty_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	4d06      	ldr	r5, [pc, #24]	; (8006f9c <_isatty_r+0x1c>)
 8006f84:	2300      	movs	r3, #0
 8006f86:	4604      	mov	r4, r0
 8006f88:	4608      	mov	r0, r1
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	f7fa ffed 	bl	8001f6a <_isatty>
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d102      	bne.n	8006f9a <_isatty_r+0x1a>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	b103      	cbz	r3, 8006f9a <_isatty_r+0x1a>
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	200003b8 	.word	0x200003b8

08006fa0 <_sbrk_r>:
 8006fa0:	b538      	push	{r3, r4, r5, lr}
 8006fa2:	4d06      	ldr	r5, [pc, #24]	; (8006fbc <_sbrk_r+0x1c>)
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	4608      	mov	r0, r1
 8006faa:	602b      	str	r3, [r5, #0]
 8006fac:	f7fa fff6 	bl	8001f9c <_sbrk>
 8006fb0:	1c43      	adds	r3, r0, #1
 8006fb2:	d102      	bne.n	8006fba <_sbrk_r+0x1a>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	b103      	cbz	r3, 8006fba <_sbrk_r+0x1a>
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
 8006fbc:	200003b8 	.word	0x200003b8

08006fc0 <memcpy>:
 8006fc0:	440a      	add	r2, r1
 8006fc2:	4291      	cmp	r1, r2
 8006fc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fc8:	d100      	bne.n	8006fcc <memcpy+0xc>
 8006fca:	4770      	bx	lr
 8006fcc:	b510      	push	{r4, lr}
 8006fce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fd6:	4291      	cmp	r1, r2
 8006fd8:	d1f9      	bne.n	8006fce <memcpy+0xe>
 8006fda:	bd10      	pop	{r4, pc}

08006fdc <__assert_func>:
 8006fdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fde:	4614      	mov	r4, r2
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	4b09      	ldr	r3, [pc, #36]	; (8007008 <__assert_func+0x2c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4605      	mov	r5, r0
 8006fe8:	68d8      	ldr	r0, [r3, #12]
 8006fea:	b14c      	cbz	r4, 8007000 <__assert_func+0x24>
 8006fec:	4b07      	ldr	r3, [pc, #28]	; (800700c <__assert_func+0x30>)
 8006fee:	9100      	str	r1, [sp, #0]
 8006ff0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ff4:	4906      	ldr	r1, [pc, #24]	; (8007010 <__assert_func+0x34>)
 8006ff6:	462b      	mov	r3, r5
 8006ff8:	f000 f844 	bl	8007084 <fiprintf>
 8006ffc:	f000 f854 	bl	80070a8 <abort>
 8007000:	4b04      	ldr	r3, [pc, #16]	; (8007014 <__assert_func+0x38>)
 8007002:	461c      	mov	r4, r3
 8007004:	e7f3      	b.n	8006fee <__assert_func+0x12>
 8007006:	bf00      	nop
 8007008:	20000064 	.word	0x20000064
 800700c:	080079a7 	.word	0x080079a7
 8007010:	080079b4 	.word	0x080079b4
 8007014:	080079e2 	.word	0x080079e2

08007018 <_calloc_r>:
 8007018:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800701a:	fba1 2402 	umull	r2, r4, r1, r2
 800701e:	b94c      	cbnz	r4, 8007034 <_calloc_r+0x1c>
 8007020:	4611      	mov	r1, r2
 8007022:	9201      	str	r2, [sp, #4]
 8007024:	f7ff f93e 	bl	80062a4 <_malloc_r>
 8007028:	9a01      	ldr	r2, [sp, #4]
 800702a:	4605      	mov	r5, r0
 800702c:	b930      	cbnz	r0, 800703c <_calloc_r+0x24>
 800702e:	4628      	mov	r0, r5
 8007030:	b003      	add	sp, #12
 8007032:	bd30      	pop	{r4, r5, pc}
 8007034:	220c      	movs	r2, #12
 8007036:	6002      	str	r2, [r0, #0]
 8007038:	2500      	movs	r5, #0
 800703a:	e7f8      	b.n	800702e <_calloc_r+0x16>
 800703c:	4621      	mov	r1, r4
 800703e:	f7fe f9c3 	bl	80053c8 <memset>
 8007042:	e7f4      	b.n	800702e <_calloc_r+0x16>

08007044 <__ascii_mbtowc>:
 8007044:	b082      	sub	sp, #8
 8007046:	b901      	cbnz	r1, 800704a <__ascii_mbtowc+0x6>
 8007048:	a901      	add	r1, sp, #4
 800704a:	b142      	cbz	r2, 800705e <__ascii_mbtowc+0x1a>
 800704c:	b14b      	cbz	r3, 8007062 <__ascii_mbtowc+0x1e>
 800704e:	7813      	ldrb	r3, [r2, #0]
 8007050:	600b      	str	r3, [r1, #0]
 8007052:	7812      	ldrb	r2, [r2, #0]
 8007054:	1e10      	subs	r0, r2, #0
 8007056:	bf18      	it	ne
 8007058:	2001      	movne	r0, #1
 800705a:	b002      	add	sp, #8
 800705c:	4770      	bx	lr
 800705e:	4610      	mov	r0, r2
 8007060:	e7fb      	b.n	800705a <__ascii_mbtowc+0x16>
 8007062:	f06f 0001 	mvn.w	r0, #1
 8007066:	e7f8      	b.n	800705a <__ascii_mbtowc+0x16>

08007068 <__ascii_wctomb>:
 8007068:	b149      	cbz	r1, 800707e <__ascii_wctomb+0x16>
 800706a:	2aff      	cmp	r2, #255	; 0xff
 800706c:	bf85      	ittet	hi
 800706e:	238a      	movhi	r3, #138	; 0x8a
 8007070:	6003      	strhi	r3, [r0, #0]
 8007072:	700a      	strbls	r2, [r1, #0]
 8007074:	f04f 30ff 	movhi.w	r0, #4294967295
 8007078:	bf98      	it	ls
 800707a:	2001      	movls	r0, #1
 800707c:	4770      	bx	lr
 800707e:	4608      	mov	r0, r1
 8007080:	4770      	bx	lr
	...

08007084 <fiprintf>:
 8007084:	b40e      	push	{r1, r2, r3}
 8007086:	b503      	push	{r0, r1, lr}
 8007088:	4601      	mov	r1, r0
 800708a:	ab03      	add	r3, sp, #12
 800708c:	4805      	ldr	r0, [pc, #20]	; (80070a4 <fiprintf+0x20>)
 800708e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007092:	6800      	ldr	r0, [r0, #0]
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	f7ff fd37 	bl	8006b08 <_vfiprintf_r>
 800709a:	b002      	add	sp, #8
 800709c:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a0:	b003      	add	sp, #12
 80070a2:	4770      	bx	lr
 80070a4:	20000064 	.word	0x20000064

080070a8 <abort>:
 80070a8:	b508      	push	{r3, lr}
 80070aa:	2006      	movs	r0, #6
 80070ac:	f000 f82c 	bl	8007108 <raise>
 80070b0:	2001      	movs	r0, #1
 80070b2:	f7fa ff17 	bl	8001ee4 <_exit>

080070b6 <_raise_r>:
 80070b6:	291f      	cmp	r1, #31
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4604      	mov	r4, r0
 80070bc:	460d      	mov	r5, r1
 80070be:	d904      	bls.n	80070ca <_raise_r+0x14>
 80070c0:	2316      	movs	r3, #22
 80070c2:	6003      	str	r3, [r0, #0]
 80070c4:	f04f 30ff 	mov.w	r0, #4294967295
 80070c8:	bd38      	pop	{r3, r4, r5, pc}
 80070ca:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80070cc:	b112      	cbz	r2, 80070d4 <_raise_r+0x1e>
 80070ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070d2:	b94b      	cbnz	r3, 80070e8 <_raise_r+0x32>
 80070d4:	4620      	mov	r0, r4
 80070d6:	f000 f831 	bl	800713c <_getpid_r>
 80070da:	462a      	mov	r2, r5
 80070dc:	4601      	mov	r1, r0
 80070de:	4620      	mov	r0, r4
 80070e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070e4:	f000 b818 	b.w	8007118 <_kill_r>
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d00a      	beq.n	8007102 <_raise_r+0x4c>
 80070ec:	1c59      	adds	r1, r3, #1
 80070ee:	d103      	bne.n	80070f8 <_raise_r+0x42>
 80070f0:	2316      	movs	r3, #22
 80070f2:	6003      	str	r3, [r0, #0]
 80070f4:	2001      	movs	r0, #1
 80070f6:	e7e7      	b.n	80070c8 <_raise_r+0x12>
 80070f8:	2400      	movs	r4, #0
 80070fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070fe:	4628      	mov	r0, r5
 8007100:	4798      	blx	r3
 8007102:	2000      	movs	r0, #0
 8007104:	e7e0      	b.n	80070c8 <_raise_r+0x12>
	...

08007108 <raise>:
 8007108:	4b02      	ldr	r3, [pc, #8]	; (8007114 <raise+0xc>)
 800710a:	4601      	mov	r1, r0
 800710c:	6818      	ldr	r0, [r3, #0]
 800710e:	f7ff bfd2 	b.w	80070b6 <_raise_r>
 8007112:	bf00      	nop
 8007114:	20000064 	.word	0x20000064

08007118 <_kill_r>:
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	4d07      	ldr	r5, [pc, #28]	; (8007138 <_kill_r+0x20>)
 800711c:	2300      	movs	r3, #0
 800711e:	4604      	mov	r4, r0
 8007120:	4608      	mov	r0, r1
 8007122:	4611      	mov	r1, r2
 8007124:	602b      	str	r3, [r5, #0]
 8007126:	f7fa fecd 	bl	8001ec4 <_kill>
 800712a:	1c43      	adds	r3, r0, #1
 800712c:	d102      	bne.n	8007134 <_kill_r+0x1c>
 800712e:	682b      	ldr	r3, [r5, #0]
 8007130:	b103      	cbz	r3, 8007134 <_kill_r+0x1c>
 8007132:	6023      	str	r3, [r4, #0]
 8007134:	bd38      	pop	{r3, r4, r5, pc}
 8007136:	bf00      	nop
 8007138:	200003b8 	.word	0x200003b8

0800713c <_getpid_r>:
 800713c:	f7fa beba 	b.w	8001eb4 <_getpid>

08007140 <sqrt>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	ed2d 8b02 	vpush	{d8}
 8007146:	ec55 4b10 	vmov	r4, r5, d0
 800714a:	f000 f9cf 	bl	80074ec <__ieee754_sqrt>
 800714e:	4622      	mov	r2, r4
 8007150:	462b      	mov	r3, r5
 8007152:	4620      	mov	r0, r4
 8007154:	4629      	mov	r1, r5
 8007156:	eeb0 8a40 	vmov.f32	s16, s0
 800715a:	eef0 8a60 	vmov.f32	s17, s1
 800715e:	f7f9 fced 	bl	8000b3c <__aeabi_dcmpun>
 8007162:	b990      	cbnz	r0, 800718a <sqrt+0x4a>
 8007164:	2200      	movs	r2, #0
 8007166:	2300      	movs	r3, #0
 8007168:	4620      	mov	r0, r4
 800716a:	4629      	mov	r1, r5
 800716c:	f7f9 fcbe 	bl	8000aec <__aeabi_dcmplt>
 8007170:	b158      	cbz	r0, 800718a <sqrt+0x4a>
 8007172:	f7fe f97b 	bl	800546c <__errno>
 8007176:	2321      	movs	r3, #33	; 0x21
 8007178:	6003      	str	r3, [r0, #0]
 800717a:	2200      	movs	r2, #0
 800717c:	2300      	movs	r3, #0
 800717e:	4610      	mov	r0, r2
 8007180:	4619      	mov	r1, r3
 8007182:	f7f9 fb6b 	bl	800085c <__aeabi_ddiv>
 8007186:	ec41 0b18 	vmov	d8, r0, r1
 800718a:	eeb0 0a48 	vmov.f32	s0, s16
 800718e:	eef0 0a68 	vmov.f32	s1, s17
 8007192:	ecbd 8b02 	vpop	{d8}
 8007196:	bd38      	pop	{r3, r4, r5, pc}

08007198 <atan>:
 8007198:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	ec55 4b10 	vmov	r4, r5, d0
 80071a0:	4bc3      	ldr	r3, [pc, #780]	; (80074b0 <atan+0x318>)
 80071a2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80071a6:	429e      	cmp	r6, r3
 80071a8:	46ab      	mov	fp, r5
 80071aa:	dd18      	ble.n	80071de <atan+0x46>
 80071ac:	4bc1      	ldr	r3, [pc, #772]	; (80074b4 <atan+0x31c>)
 80071ae:	429e      	cmp	r6, r3
 80071b0:	dc01      	bgt.n	80071b6 <atan+0x1e>
 80071b2:	d109      	bne.n	80071c8 <atan+0x30>
 80071b4:	b144      	cbz	r4, 80071c8 <atan+0x30>
 80071b6:	4622      	mov	r2, r4
 80071b8:	462b      	mov	r3, r5
 80071ba:	4620      	mov	r0, r4
 80071bc:	4629      	mov	r1, r5
 80071be:	f7f9 f86d 	bl	800029c <__adddf3>
 80071c2:	4604      	mov	r4, r0
 80071c4:	460d      	mov	r5, r1
 80071c6:	e006      	b.n	80071d6 <atan+0x3e>
 80071c8:	f1bb 0f00 	cmp.w	fp, #0
 80071cc:	f300 8131 	bgt.w	8007432 <atan+0x29a>
 80071d0:	a59b      	add	r5, pc, #620	; (adr r5, 8007440 <atan+0x2a8>)
 80071d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80071d6:	ec45 4b10 	vmov	d0, r4, r5
 80071da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071de:	4bb6      	ldr	r3, [pc, #728]	; (80074b8 <atan+0x320>)
 80071e0:	429e      	cmp	r6, r3
 80071e2:	dc14      	bgt.n	800720e <atan+0x76>
 80071e4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80071e8:	429e      	cmp	r6, r3
 80071ea:	dc0d      	bgt.n	8007208 <atan+0x70>
 80071ec:	a396      	add	r3, pc, #600	; (adr r3, 8007448 <atan+0x2b0>)
 80071ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f2:	ee10 0a10 	vmov	r0, s0
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7f9 f850 	bl	800029c <__adddf3>
 80071fc:	4baf      	ldr	r3, [pc, #700]	; (80074bc <atan+0x324>)
 80071fe:	2200      	movs	r2, #0
 8007200:	f7f9 fc92 	bl	8000b28 <__aeabi_dcmpgt>
 8007204:	2800      	cmp	r0, #0
 8007206:	d1e6      	bne.n	80071d6 <atan+0x3e>
 8007208:	f04f 3aff 	mov.w	sl, #4294967295
 800720c:	e02b      	b.n	8007266 <atan+0xce>
 800720e:	f000 f963 	bl	80074d8 <fabs>
 8007212:	4bab      	ldr	r3, [pc, #684]	; (80074c0 <atan+0x328>)
 8007214:	429e      	cmp	r6, r3
 8007216:	ec55 4b10 	vmov	r4, r5, d0
 800721a:	f300 80bf 	bgt.w	800739c <atan+0x204>
 800721e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8007222:	429e      	cmp	r6, r3
 8007224:	f300 80a0 	bgt.w	8007368 <atan+0x1d0>
 8007228:	ee10 2a10 	vmov	r2, s0
 800722c:	ee10 0a10 	vmov	r0, s0
 8007230:	462b      	mov	r3, r5
 8007232:	4629      	mov	r1, r5
 8007234:	f7f9 f832 	bl	800029c <__adddf3>
 8007238:	4ba0      	ldr	r3, [pc, #640]	; (80074bc <atan+0x324>)
 800723a:	2200      	movs	r2, #0
 800723c:	f7f9 f82c 	bl	8000298 <__aeabi_dsub>
 8007240:	2200      	movs	r2, #0
 8007242:	4606      	mov	r6, r0
 8007244:	460f      	mov	r7, r1
 8007246:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	f7f9 f825 	bl	800029c <__adddf3>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	4630      	mov	r0, r6
 8007258:	4639      	mov	r1, r7
 800725a:	f7f9 faff 	bl	800085c <__aeabi_ddiv>
 800725e:	f04f 0a00 	mov.w	sl, #0
 8007262:	4604      	mov	r4, r0
 8007264:	460d      	mov	r5, r1
 8007266:	4622      	mov	r2, r4
 8007268:	462b      	mov	r3, r5
 800726a:	4620      	mov	r0, r4
 800726c:	4629      	mov	r1, r5
 800726e:	f7f9 f9cb 	bl	8000608 <__aeabi_dmul>
 8007272:	4602      	mov	r2, r0
 8007274:	460b      	mov	r3, r1
 8007276:	4680      	mov	r8, r0
 8007278:	4689      	mov	r9, r1
 800727a:	f7f9 f9c5 	bl	8000608 <__aeabi_dmul>
 800727e:	a374      	add	r3, pc, #464	; (adr r3, 8007450 <atan+0x2b8>)
 8007280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007284:	4606      	mov	r6, r0
 8007286:	460f      	mov	r7, r1
 8007288:	f7f9 f9be 	bl	8000608 <__aeabi_dmul>
 800728c:	a372      	add	r3, pc, #456	; (adr r3, 8007458 <atan+0x2c0>)
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	f7f9 f803 	bl	800029c <__adddf3>
 8007296:	4632      	mov	r2, r6
 8007298:	463b      	mov	r3, r7
 800729a:	f7f9 f9b5 	bl	8000608 <__aeabi_dmul>
 800729e:	a370      	add	r3, pc, #448	; (adr r3, 8007460 <atan+0x2c8>)
 80072a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a4:	f7f8 fffa 	bl	800029c <__adddf3>
 80072a8:	4632      	mov	r2, r6
 80072aa:	463b      	mov	r3, r7
 80072ac:	f7f9 f9ac 	bl	8000608 <__aeabi_dmul>
 80072b0:	a36d      	add	r3, pc, #436	; (adr r3, 8007468 <atan+0x2d0>)
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f7f8 fff1 	bl	800029c <__adddf3>
 80072ba:	4632      	mov	r2, r6
 80072bc:	463b      	mov	r3, r7
 80072be:	f7f9 f9a3 	bl	8000608 <__aeabi_dmul>
 80072c2:	a36b      	add	r3, pc, #428	; (adr r3, 8007470 <atan+0x2d8>)
 80072c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c8:	f7f8 ffe8 	bl	800029c <__adddf3>
 80072cc:	4632      	mov	r2, r6
 80072ce:	463b      	mov	r3, r7
 80072d0:	f7f9 f99a 	bl	8000608 <__aeabi_dmul>
 80072d4:	a368      	add	r3, pc, #416	; (adr r3, 8007478 <atan+0x2e0>)
 80072d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072da:	f7f8 ffdf 	bl	800029c <__adddf3>
 80072de:	4642      	mov	r2, r8
 80072e0:	464b      	mov	r3, r9
 80072e2:	f7f9 f991 	bl	8000608 <__aeabi_dmul>
 80072e6:	a366      	add	r3, pc, #408	; (adr r3, 8007480 <atan+0x2e8>)
 80072e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ec:	4680      	mov	r8, r0
 80072ee:	4689      	mov	r9, r1
 80072f0:	4630      	mov	r0, r6
 80072f2:	4639      	mov	r1, r7
 80072f4:	f7f9 f988 	bl	8000608 <__aeabi_dmul>
 80072f8:	a363      	add	r3, pc, #396	; (adr r3, 8007488 <atan+0x2f0>)
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	f7f8 ffcb 	bl	8000298 <__aeabi_dsub>
 8007302:	4632      	mov	r2, r6
 8007304:	463b      	mov	r3, r7
 8007306:	f7f9 f97f 	bl	8000608 <__aeabi_dmul>
 800730a:	a361      	add	r3, pc, #388	; (adr r3, 8007490 <atan+0x2f8>)
 800730c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007310:	f7f8 ffc2 	bl	8000298 <__aeabi_dsub>
 8007314:	4632      	mov	r2, r6
 8007316:	463b      	mov	r3, r7
 8007318:	f7f9 f976 	bl	8000608 <__aeabi_dmul>
 800731c:	a35e      	add	r3, pc, #376	; (adr r3, 8007498 <atan+0x300>)
 800731e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007322:	f7f8 ffb9 	bl	8000298 <__aeabi_dsub>
 8007326:	4632      	mov	r2, r6
 8007328:	463b      	mov	r3, r7
 800732a:	f7f9 f96d 	bl	8000608 <__aeabi_dmul>
 800732e:	a35c      	add	r3, pc, #368	; (adr r3, 80074a0 <atan+0x308>)
 8007330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007334:	f7f8 ffb0 	bl	8000298 <__aeabi_dsub>
 8007338:	4632      	mov	r2, r6
 800733a:	463b      	mov	r3, r7
 800733c:	f7f9 f964 	bl	8000608 <__aeabi_dmul>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	4640      	mov	r0, r8
 8007346:	4649      	mov	r1, r9
 8007348:	f7f8 ffa8 	bl	800029c <__adddf3>
 800734c:	4622      	mov	r2, r4
 800734e:	462b      	mov	r3, r5
 8007350:	f7f9 f95a 	bl	8000608 <__aeabi_dmul>
 8007354:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007358:	4602      	mov	r2, r0
 800735a:	460b      	mov	r3, r1
 800735c:	d14b      	bne.n	80073f6 <atan+0x25e>
 800735e:	4620      	mov	r0, r4
 8007360:	4629      	mov	r1, r5
 8007362:	f7f8 ff99 	bl	8000298 <__aeabi_dsub>
 8007366:	e72c      	b.n	80071c2 <atan+0x2a>
 8007368:	ee10 0a10 	vmov	r0, s0
 800736c:	4b53      	ldr	r3, [pc, #332]	; (80074bc <atan+0x324>)
 800736e:	2200      	movs	r2, #0
 8007370:	4629      	mov	r1, r5
 8007372:	f7f8 ff91 	bl	8000298 <__aeabi_dsub>
 8007376:	4b51      	ldr	r3, [pc, #324]	; (80074bc <atan+0x324>)
 8007378:	4606      	mov	r6, r0
 800737a:	460f      	mov	r7, r1
 800737c:	2200      	movs	r2, #0
 800737e:	4620      	mov	r0, r4
 8007380:	4629      	mov	r1, r5
 8007382:	f7f8 ff8b 	bl	800029c <__adddf3>
 8007386:	4602      	mov	r2, r0
 8007388:	460b      	mov	r3, r1
 800738a:	4630      	mov	r0, r6
 800738c:	4639      	mov	r1, r7
 800738e:	f7f9 fa65 	bl	800085c <__aeabi_ddiv>
 8007392:	f04f 0a01 	mov.w	sl, #1
 8007396:	4604      	mov	r4, r0
 8007398:	460d      	mov	r5, r1
 800739a:	e764      	b.n	8007266 <atan+0xce>
 800739c:	4b49      	ldr	r3, [pc, #292]	; (80074c4 <atan+0x32c>)
 800739e:	429e      	cmp	r6, r3
 80073a0:	da1d      	bge.n	80073de <atan+0x246>
 80073a2:	ee10 0a10 	vmov	r0, s0
 80073a6:	4b48      	ldr	r3, [pc, #288]	; (80074c8 <atan+0x330>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	4629      	mov	r1, r5
 80073ac:	f7f8 ff74 	bl	8000298 <__aeabi_dsub>
 80073b0:	4b45      	ldr	r3, [pc, #276]	; (80074c8 <atan+0x330>)
 80073b2:	4606      	mov	r6, r0
 80073b4:	460f      	mov	r7, r1
 80073b6:	2200      	movs	r2, #0
 80073b8:	4620      	mov	r0, r4
 80073ba:	4629      	mov	r1, r5
 80073bc:	f7f9 f924 	bl	8000608 <__aeabi_dmul>
 80073c0:	4b3e      	ldr	r3, [pc, #248]	; (80074bc <atan+0x324>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	f7f8 ff6a 	bl	800029c <__adddf3>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4630      	mov	r0, r6
 80073ce:	4639      	mov	r1, r7
 80073d0:	f7f9 fa44 	bl	800085c <__aeabi_ddiv>
 80073d4:	f04f 0a02 	mov.w	sl, #2
 80073d8:	4604      	mov	r4, r0
 80073da:	460d      	mov	r5, r1
 80073dc:	e743      	b.n	8007266 <atan+0xce>
 80073de:	462b      	mov	r3, r5
 80073e0:	ee10 2a10 	vmov	r2, s0
 80073e4:	4939      	ldr	r1, [pc, #228]	; (80074cc <atan+0x334>)
 80073e6:	2000      	movs	r0, #0
 80073e8:	f7f9 fa38 	bl	800085c <__aeabi_ddiv>
 80073ec:	f04f 0a03 	mov.w	sl, #3
 80073f0:	4604      	mov	r4, r0
 80073f2:	460d      	mov	r5, r1
 80073f4:	e737      	b.n	8007266 <atan+0xce>
 80073f6:	4b36      	ldr	r3, [pc, #216]	; (80074d0 <atan+0x338>)
 80073f8:	4e36      	ldr	r6, [pc, #216]	; (80074d4 <atan+0x33c>)
 80073fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f7f8 ff49 	bl	8000298 <__aeabi_dsub>
 8007406:	4622      	mov	r2, r4
 8007408:	462b      	mov	r3, r5
 800740a:	f7f8 ff45 	bl	8000298 <__aeabi_dsub>
 800740e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	e9d6 0100 	ldrd	r0, r1, [r6]
 800741a:	f7f8 ff3d 	bl	8000298 <__aeabi_dsub>
 800741e:	f1bb 0f00 	cmp.w	fp, #0
 8007422:	4604      	mov	r4, r0
 8007424:	460d      	mov	r5, r1
 8007426:	f6bf aed6 	bge.w	80071d6 <atan+0x3e>
 800742a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800742e:	461d      	mov	r5, r3
 8007430:	e6d1      	b.n	80071d6 <atan+0x3e>
 8007432:	a51d      	add	r5, pc, #116	; (adr r5, 80074a8 <atan+0x310>)
 8007434:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007438:	e6cd      	b.n	80071d6 <atan+0x3e>
 800743a:	bf00      	nop
 800743c:	f3af 8000 	nop.w
 8007440:	54442d18 	.word	0x54442d18
 8007444:	bff921fb 	.word	0xbff921fb
 8007448:	8800759c 	.word	0x8800759c
 800744c:	7e37e43c 	.word	0x7e37e43c
 8007450:	e322da11 	.word	0xe322da11
 8007454:	3f90ad3a 	.word	0x3f90ad3a
 8007458:	24760deb 	.word	0x24760deb
 800745c:	3fa97b4b 	.word	0x3fa97b4b
 8007460:	a0d03d51 	.word	0xa0d03d51
 8007464:	3fb10d66 	.word	0x3fb10d66
 8007468:	c54c206e 	.word	0xc54c206e
 800746c:	3fb745cd 	.word	0x3fb745cd
 8007470:	920083ff 	.word	0x920083ff
 8007474:	3fc24924 	.word	0x3fc24924
 8007478:	5555550d 	.word	0x5555550d
 800747c:	3fd55555 	.word	0x3fd55555
 8007480:	2c6a6c2f 	.word	0x2c6a6c2f
 8007484:	bfa2b444 	.word	0xbfa2b444
 8007488:	52defd9a 	.word	0x52defd9a
 800748c:	3fadde2d 	.word	0x3fadde2d
 8007490:	af749a6d 	.word	0xaf749a6d
 8007494:	3fb3b0f2 	.word	0x3fb3b0f2
 8007498:	fe231671 	.word	0xfe231671
 800749c:	3fbc71c6 	.word	0x3fbc71c6
 80074a0:	9998ebc4 	.word	0x9998ebc4
 80074a4:	3fc99999 	.word	0x3fc99999
 80074a8:	54442d18 	.word	0x54442d18
 80074ac:	3ff921fb 	.word	0x3ff921fb
 80074b0:	440fffff 	.word	0x440fffff
 80074b4:	7ff00000 	.word	0x7ff00000
 80074b8:	3fdbffff 	.word	0x3fdbffff
 80074bc:	3ff00000 	.word	0x3ff00000
 80074c0:	3ff2ffff 	.word	0x3ff2ffff
 80074c4:	40038000 	.word	0x40038000
 80074c8:	3ff80000 	.word	0x3ff80000
 80074cc:	bff00000 	.word	0xbff00000
 80074d0:	08007b08 	.word	0x08007b08
 80074d4:	08007ae8 	.word	0x08007ae8

080074d8 <fabs>:
 80074d8:	ec51 0b10 	vmov	r0, r1, d0
 80074dc:	ee10 2a10 	vmov	r2, s0
 80074e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80074e4:	ec43 2b10 	vmov	d0, r2, r3
 80074e8:	4770      	bx	lr
	...

080074ec <__ieee754_sqrt>:
 80074ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f0:	ec55 4b10 	vmov	r4, r5, d0
 80074f4:	4e67      	ldr	r6, [pc, #412]	; (8007694 <__ieee754_sqrt+0x1a8>)
 80074f6:	43ae      	bics	r6, r5
 80074f8:	ee10 0a10 	vmov	r0, s0
 80074fc:	ee10 2a10 	vmov	r2, s0
 8007500:	4629      	mov	r1, r5
 8007502:	462b      	mov	r3, r5
 8007504:	d10d      	bne.n	8007522 <__ieee754_sqrt+0x36>
 8007506:	f7f9 f87f 	bl	8000608 <__aeabi_dmul>
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	4620      	mov	r0, r4
 8007510:	4629      	mov	r1, r5
 8007512:	f7f8 fec3 	bl	800029c <__adddf3>
 8007516:	4604      	mov	r4, r0
 8007518:	460d      	mov	r5, r1
 800751a:	ec45 4b10 	vmov	d0, r4, r5
 800751e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007522:	2d00      	cmp	r5, #0
 8007524:	dc0b      	bgt.n	800753e <__ieee754_sqrt+0x52>
 8007526:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800752a:	4326      	orrs	r6, r4
 800752c:	d0f5      	beq.n	800751a <__ieee754_sqrt+0x2e>
 800752e:	b135      	cbz	r5, 800753e <__ieee754_sqrt+0x52>
 8007530:	f7f8 feb2 	bl	8000298 <__aeabi_dsub>
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	f7f9 f990 	bl	800085c <__aeabi_ddiv>
 800753c:	e7eb      	b.n	8007516 <__ieee754_sqrt+0x2a>
 800753e:	1509      	asrs	r1, r1, #20
 8007540:	f000 808d 	beq.w	800765e <__ieee754_sqrt+0x172>
 8007544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007548:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800754c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007550:	07c9      	lsls	r1, r1, #31
 8007552:	bf5c      	itt	pl
 8007554:	005b      	lslpl	r3, r3, #1
 8007556:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800755a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800755e:	bf58      	it	pl
 8007560:	0052      	lslpl	r2, r2, #1
 8007562:	2500      	movs	r5, #0
 8007564:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007568:	1076      	asrs	r6, r6, #1
 800756a:	0052      	lsls	r2, r2, #1
 800756c:	f04f 0e16 	mov.w	lr, #22
 8007570:	46ac      	mov	ip, r5
 8007572:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007576:	eb0c 0001 	add.w	r0, ip, r1
 800757a:	4298      	cmp	r0, r3
 800757c:	bfde      	ittt	le
 800757e:	1a1b      	suble	r3, r3, r0
 8007580:	eb00 0c01 	addle.w	ip, r0, r1
 8007584:	186d      	addle	r5, r5, r1
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	f1be 0e01 	subs.w	lr, lr, #1
 800758c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007590:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007594:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007598:	d1ed      	bne.n	8007576 <__ieee754_sqrt+0x8a>
 800759a:	4674      	mov	r4, lr
 800759c:	2720      	movs	r7, #32
 800759e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80075a2:	4563      	cmp	r3, ip
 80075a4:	eb01 000e 	add.w	r0, r1, lr
 80075a8:	dc02      	bgt.n	80075b0 <__ieee754_sqrt+0xc4>
 80075aa:	d113      	bne.n	80075d4 <__ieee754_sqrt+0xe8>
 80075ac:	4290      	cmp	r0, r2
 80075ae:	d811      	bhi.n	80075d4 <__ieee754_sqrt+0xe8>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	eb00 0e01 	add.w	lr, r0, r1
 80075b6:	da57      	bge.n	8007668 <__ieee754_sqrt+0x17c>
 80075b8:	f1be 0f00 	cmp.w	lr, #0
 80075bc:	db54      	blt.n	8007668 <__ieee754_sqrt+0x17c>
 80075be:	f10c 0801 	add.w	r8, ip, #1
 80075c2:	eba3 030c 	sub.w	r3, r3, ip
 80075c6:	4290      	cmp	r0, r2
 80075c8:	bf88      	it	hi
 80075ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80075ce:	1a12      	subs	r2, r2, r0
 80075d0:	440c      	add	r4, r1
 80075d2:	46c4      	mov	ip, r8
 80075d4:	005b      	lsls	r3, r3, #1
 80075d6:	3f01      	subs	r7, #1
 80075d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80075dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80075e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80075e4:	d1dd      	bne.n	80075a2 <__ieee754_sqrt+0xb6>
 80075e6:	4313      	orrs	r3, r2
 80075e8:	d01b      	beq.n	8007622 <__ieee754_sqrt+0x136>
 80075ea:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007698 <__ieee754_sqrt+0x1ac>
 80075ee:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800769c <__ieee754_sqrt+0x1b0>
 80075f2:	e9da 0100 	ldrd	r0, r1, [sl]
 80075f6:	e9db 2300 	ldrd	r2, r3, [fp]
 80075fa:	f7f8 fe4d 	bl	8000298 <__aeabi_dsub>
 80075fe:	e9da 8900 	ldrd	r8, r9, [sl]
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	4640      	mov	r0, r8
 8007608:	4649      	mov	r1, r9
 800760a:	f7f9 fa79 	bl	8000b00 <__aeabi_dcmple>
 800760e:	b140      	cbz	r0, 8007622 <__ieee754_sqrt+0x136>
 8007610:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007614:	e9da 0100 	ldrd	r0, r1, [sl]
 8007618:	e9db 2300 	ldrd	r2, r3, [fp]
 800761c:	d126      	bne.n	800766c <__ieee754_sqrt+0x180>
 800761e:	3501      	adds	r5, #1
 8007620:	463c      	mov	r4, r7
 8007622:	106a      	asrs	r2, r5, #1
 8007624:	0863      	lsrs	r3, r4, #1
 8007626:	07e9      	lsls	r1, r5, #31
 8007628:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800762c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007630:	bf48      	it	mi
 8007632:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007636:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800763a:	461c      	mov	r4, r3
 800763c:	e76d      	b.n	800751a <__ieee754_sqrt+0x2e>
 800763e:	0ad3      	lsrs	r3, r2, #11
 8007640:	3815      	subs	r0, #21
 8007642:	0552      	lsls	r2, r2, #21
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0fa      	beq.n	800763e <__ieee754_sqrt+0x152>
 8007648:	02dc      	lsls	r4, r3, #11
 800764a:	d50a      	bpl.n	8007662 <__ieee754_sqrt+0x176>
 800764c:	f1c1 0420 	rsb	r4, r1, #32
 8007650:	fa22 f404 	lsr.w	r4, r2, r4
 8007654:	1e4d      	subs	r5, r1, #1
 8007656:	408a      	lsls	r2, r1
 8007658:	4323      	orrs	r3, r4
 800765a:	1b41      	subs	r1, r0, r5
 800765c:	e772      	b.n	8007544 <__ieee754_sqrt+0x58>
 800765e:	4608      	mov	r0, r1
 8007660:	e7f0      	b.n	8007644 <__ieee754_sqrt+0x158>
 8007662:	005b      	lsls	r3, r3, #1
 8007664:	3101      	adds	r1, #1
 8007666:	e7ef      	b.n	8007648 <__ieee754_sqrt+0x15c>
 8007668:	46e0      	mov	r8, ip
 800766a:	e7aa      	b.n	80075c2 <__ieee754_sqrt+0xd6>
 800766c:	f7f8 fe16 	bl	800029c <__adddf3>
 8007670:	e9da 8900 	ldrd	r8, r9, [sl]
 8007674:	4602      	mov	r2, r0
 8007676:	460b      	mov	r3, r1
 8007678:	4640      	mov	r0, r8
 800767a:	4649      	mov	r1, r9
 800767c:	f7f9 fa36 	bl	8000aec <__aeabi_dcmplt>
 8007680:	b120      	cbz	r0, 800768c <__ieee754_sqrt+0x1a0>
 8007682:	1ca0      	adds	r0, r4, #2
 8007684:	bf08      	it	eq
 8007686:	3501      	addeq	r5, #1
 8007688:	3402      	adds	r4, #2
 800768a:	e7ca      	b.n	8007622 <__ieee754_sqrt+0x136>
 800768c:	3401      	adds	r4, #1
 800768e:	f024 0401 	bic.w	r4, r4, #1
 8007692:	e7c6      	b.n	8007622 <__ieee754_sqrt+0x136>
 8007694:	7ff00000 	.word	0x7ff00000
 8007698:	200001d8 	.word	0x200001d8
 800769c:	200001e0 	.word	0x200001e0

080076a0 <_init>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	bf00      	nop
 80076a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a6:	bc08      	pop	{r3}
 80076a8:	469e      	mov	lr, r3
 80076aa:	4770      	bx	lr

080076ac <_fini>:
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	bf00      	nop
 80076b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076b2:	bc08      	pop	{r3}
 80076b4:	469e      	mov	lr, r3
 80076b6:	4770      	bx	lr
