#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 24 23:37:04 2024
# Process ID: 52024
# Current directory: C:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.runs/bd_util_mii_to_rmii_0_0_synth_1
# Command line: vivado.exe -log bd_util_mii_to_rmii_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_util_mii_to_rmii_0_0.tcl
# Log file: C:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.runs/bd_util_mii_to_rmii_0_0_synth_1/bd_util_mii_to_rmii_0_0.vds
# Journal file: C:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.runs/bd_util_mii_to_rmii_0_0_synth_1\vivado.jou
# Running On: killer_hasher, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 16487 MB
#-----------------------------------------------------------
source bd_util_mii_to_rmii_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 372.062 ; gain = 68.238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aadit/Documents/analogdevices_IPs/library/util_mii_to_rmii'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_util_mii_to_rmii_0_0
Command: synth_design -top bd_util_mii_to_rmii_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52352
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.902 ; gain = 406.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_util_mii_to_rmii_0_0' [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ip/bd_util_mii_to_rmii_0_0/synth/bd_util_mii_to_rmii_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_mii_to_rmii' [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/util_mii_to_rmii.v:38]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_link' [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/mac_phy_link.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_link' (0#1) [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/mac_phy_link.v:37]
INFO: [Synth 8-6157] synthesizing module 'phy_mac_link' [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:37]
INFO: [Synth 8-6155] done synthesizing module 'phy_mac_link' (0#1) [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:37]
WARNING: [Synth 8-7071] port 'mii_col' of module 'phy_mac_link' is unconnected for instance 'phy_mac_link_inst' [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/util_mii_to_rmii.v:178]
WARNING: [Synth 8-7023] instance 'phy_mac_link_inst' of module 'phy_mac_link' has 11 connections declared, but only 10 given [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/util_mii_to_rmii.v:178]
INFO: [Synth 8-6155] done synthesizing module 'util_mii_to_rmii' (0#1) [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/util_mii_to_rmii.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bd_util_mii_to_rmii_0_0' (0#1) [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ip/bd_util_mii_to_rmii_0_0/synth/bd_util_mii_to_rmii_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element reg_count_reg was removed.  [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/mac_phy_link.v:121]
WARNING: [Synth 8-6014] Unused sequential element mii_rx_dv_r2_reg was removed.  [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:149]
WARNING: [Synth 8-6014] Unused sequential element mii_rx_dv_r3_reg was removed.  [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:150]
WARNING: [Synth 8-6014] Unused sequential element reg_count_reg was removed.  [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:258]
WARNING: [Synth 8-3848] Net mii_col in module/entity phy_mac_link does not have driver. [c:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.gen/sources_1/bd/bd/ipshared/3e18/phy_mac_link.v:49]
WARNING: [Synth 8-7129] Port mii_col in module phy_mac_link is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.043 ; gain = 504.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.043 ; gain = 504.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.043 ; gain = 504.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1282.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1336.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1336.348 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     3|
|3     |LUT3 |     8|
|4     |LUT4 |     8|
|5     |LUT5 |    11|
|6     |LUT6 |     1|
|7     |FDRE |    78|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1336.348 ; gain = 504.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1336.348 ; gain = 559.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1336.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1336.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1964d37f
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:34 . Memory (MB): peak = 1336.348 ; gain = 933.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.runs/bd_util_mii_to_rmii_0_0_synth_1/bd_util_mii_to_rmii_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_util_mii_to_rmii_0_0, cache-ID = 0993e4d353a63d06
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aadit/Documents/ECE_385/385group/Final_proj/final_proj_new/hw/hw.runs/bd_util_mii_to_rmii_0_0_synth_1/bd_util_mii_to_rmii_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_util_mii_to_rmii_0_0_utilization_synth.rpt -pb bd_util_mii_to_rmii_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 23:39:01 2024...
