Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 14:20:40 2024
| Host         : ECE-PHO115-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           123         
TIMING-18  Warning           Missing input or output delay                         1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clkDiv2/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.744ns (43.811%)  route 0.954ns (56.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clkDiv/tempClk_reg/Q
                         net (fo=2, routed)           0.954     6.601    clkDiv/newClk
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.325     6.926 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     6.926    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.580ns (47.657%)  route 0.637ns (52.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.637     6.321    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.445 r  clkDiv/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.445    clkDiv/cnt[0]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  8.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.100%)  route 0.210ns (52.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.210     1.834    clkDiv/cnt
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.046     1.880 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.880    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.966%)  route 0.210ns (53.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.210     1.834    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  clkDiv/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    clkDiv/cnt[0]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            physics/velocity_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.746ns  (logic 4.223ns (30.720%)  route 9.523ns (69.280%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.897     6.383    physics/game_rst_IBUF
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  physics/velocity_y[4]_i_11/O
                         net (fo=6, routed)           0.514     7.021    physics/velocity_y[4]_i_11_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.616 r  physics/is_collidingT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.616    physics/is_collidingT1_carry_i_10_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.870 r  physics/is_collidingT1_carry_i_9/CO[0]
                         net (fo=2, routed)           0.955     8.825    puck/is_collidingT2[4]
    SLICE_X80Y104        LUT3 (Prop_lut3_I1_O)        0.367     9.192 r  puck/is_collidingT1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.192    physics/is_collidingT1_carry__0_1[0]
    SLICE_X80Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.568 r  physics/is_collidingT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.568    physics/is_collidingT1_carry_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.822 r  physics/is_collidingT1_carry__0/CO[0]
                         net (fo=3, routed)           0.617    10.439    puck/CO[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I4_O)        0.367    10.806 r  puck/velocity_y[5]_i_7/O
                         net (fo=1, routed)           0.879    11.685    puck/velocity_y[5]_i_7_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  puck/velocity_y[5]_i_2/O
                         net (fo=2, routed)           0.678    12.487    physics/velocity_y_reg[5]_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.611 r  physics/velocity_y[4]_i_2/O
                         net (fo=4, routed)           0.983    13.594    physics/velocity_y[4]_i_2_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I1_O)        0.152    13.746 r  physics/velocity_y[2]_i_1/O
                         net (fo=1, routed)           0.000    13.746    physics/velocity_y[2]_i_1_n_0
    SLICE_X77Y104        FDRE                                         r  physics/velocity_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            physics/velocity_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 4.195ns (30.578%)  route 9.523ns (69.422%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.897     6.383    physics/game_rst_IBUF
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  physics/velocity_y[4]_i_11/O
                         net (fo=6, routed)           0.514     7.021    physics/velocity_y[4]_i_11_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.616 r  physics/is_collidingT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.616    physics/is_collidingT1_carry_i_10_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.870 r  physics/is_collidingT1_carry_i_9/CO[0]
                         net (fo=2, routed)           0.955     8.825    puck/is_collidingT2[4]
    SLICE_X80Y104        LUT3 (Prop_lut3_I1_O)        0.367     9.192 r  puck/is_collidingT1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.192    physics/is_collidingT1_carry__0_1[0]
    SLICE_X80Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.568 r  physics/is_collidingT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.568    physics/is_collidingT1_carry_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.822 r  physics/is_collidingT1_carry__0/CO[0]
                         net (fo=3, routed)           0.617    10.439    puck/CO[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I4_O)        0.367    10.806 r  puck/velocity_y[5]_i_7/O
                         net (fo=1, routed)           0.879    11.685    puck/velocity_y[5]_i_7_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  puck/velocity_y[5]_i_2/O
                         net (fo=2, routed)           0.678    12.487    physics/velocity_y_reg[5]_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.611 r  physics/velocity_y[4]_i_2/O
                         net (fo=4, routed)           0.983    13.594    physics/velocity_y[4]_i_2_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I1_O)        0.124    13.718 r  physics/velocity_y[1]_i_1/O
                         net (fo=1, routed)           0.000    13.718    physics/velocity_y[1]_i_1_n_0
    SLICE_X77Y104        FDRE                                         r  physics/velocity_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            physics/velocity_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.430ns  (logic 4.217ns (31.398%)  route 9.213ns (68.602%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.897     6.383    physics/game_rst_IBUF
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  physics/velocity_y[4]_i_11/O
                         net (fo=6, routed)           0.514     7.021    physics/velocity_y[4]_i_11_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.616 r  physics/is_collidingT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.616    physics/is_collidingT1_carry_i_10_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.870 r  physics/is_collidingT1_carry_i_9/CO[0]
                         net (fo=2, routed)           0.955     8.825    puck/is_collidingT2[4]
    SLICE_X80Y104        LUT3 (Prop_lut3_I1_O)        0.367     9.192 r  puck/is_collidingT1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.192    physics/is_collidingT1_carry__0_1[0]
    SLICE_X80Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.568 r  physics/is_collidingT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.568    physics/is_collidingT1_carry_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.822 r  physics/is_collidingT1_carry__0/CO[0]
                         net (fo=3, routed)           0.617    10.439    puck/CO[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I4_O)        0.367    10.806 r  puck/velocity_y[5]_i_7/O
                         net (fo=1, routed)           0.879    11.685    puck/velocity_y[5]_i_7_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  puck/velocity_y[5]_i_2/O
                         net (fo=2, routed)           0.678    12.487    physics/velocity_y_reg[5]_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.611 r  physics/velocity_y[4]_i_2/O
                         net (fo=4, routed)           0.673    13.284    physics/velocity_y[4]_i_2_n_0
    SLICE_X78Y104        LUT5 (Prop_lut5_I1_O)        0.146    13.430 r  physics/velocity_y[4]_i_1/O
                         net (fo=1, routed)           0.000    13.430    physics/velocity_y[4]_i_1_n_0
    SLICE_X78Y104        FDRE                                         r  physics/velocity_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            physics/velocity_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.408ns  (logic 4.195ns (31.286%)  route 9.213ns (68.714%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.897     6.383    physics/game_rst_IBUF
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  physics/velocity_y[4]_i_11/O
                         net (fo=6, routed)           0.514     7.021    physics/velocity_y[4]_i_11_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.616 r  physics/is_collidingT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.616    physics/is_collidingT1_carry_i_10_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.870 r  physics/is_collidingT1_carry_i_9/CO[0]
                         net (fo=2, routed)           0.955     8.825    puck/is_collidingT2[4]
    SLICE_X80Y104        LUT3 (Prop_lut3_I1_O)        0.367     9.192 r  puck/is_collidingT1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.192    physics/is_collidingT1_carry__0_1[0]
    SLICE_X80Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.568 r  physics/is_collidingT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.568    physics/is_collidingT1_carry_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.822 r  physics/is_collidingT1_carry__0/CO[0]
                         net (fo=3, routed)           0.617    10.439    puck/CO[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I4_O)        0.367    10.806 r  puck/velocity_y[5]_i_7/O
                         net (fo=1, routed)           0.879    11.685    puck/velocity_y[5]_i_7_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  puck/velocity_y[5]_i_2/O
                         net (fo=2, routed)           0.678    12.487    physics/velocity_y_reg[5]_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.611 r  physics/velocity_y[4]_i_2/O
                         net (fo=4, routed)           0.673    13.284    physics/velocity_y[4]_i_2_n_0
    SLICE_X78Y104        LUT4 (Prop_lut4_I1_O)        0.124    13.408 r  physics/velocity_y[3]_i_1/O
                         net (fo=1, routed)           0.000    13.408    physics/velocity_y[3]_i_1_n_0
    SLICE_X78Y104        FDRE                                         r  physics/velocity_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            physics/velocity_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.609ns  (logic 4.071ns (32.285%)  route 8.538ns (67.715%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.897     6.383    physics/game_rst_IBUF
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.507 r  physics/velocity_y[4]_i_11/O
                         net (fo=6, routed)           0.514     7.021    physics/velocity_y[4]_i_11_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.616 r  physics/is_collidingT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.616    physics/is_collidingT1_carry_i_10_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.870 r  physics/is_collidingT1_carry_i_9/CO[0]
                         net (fo=2, routed)           0.955     8.825    puck/is_collidingT2[4]
    SLICE_X80Y104        LUT3 (Prop_lut3_I1_O)        0.367     9.192 r  puck/is_collidingT1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.192    physics/is_collidingT1_carry__0_1[0]
    SLICE_X80Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.568 r  physics/is_collidingT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.568    physics/is_collidingT1_carry_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.822 r  physics/is_collidingT1_carry__0/CO[0]
                         net (fo=3, routed)           0.617    10.439    puck/CO[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I4_O)        0.367    10.806 r  puck/velocity_y[5]_i_7/O
                         net (fo=1, routed)           0.879    11.685    puck/velocity_y[5]_i_7_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  puck/velocity_y[5]_i_2/O
                         net (fo=2, routed)           0.676    12.485    physics/velocity_y_reg[5]_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.609 r  physics/velocity_y[5]_i_1/O
                         net (fo=1, routed)           0.000    12.609    physics/velocity_y[5]_i_1_n_0
    SLICE_X79Y104        FDRE                                         r  physics/velocity_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            puck/ball_y_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.993ns  (logic 2.894ns (26.323%)  route 8.100ns (73.677%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.962     6.448    physics/game_rst_IBUF
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  physics/ball_x0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.572    puck/ball_x_reg[3]_1[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.973 r  puck/ball_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    puck/ball_x0_carry_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.302 f  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.893     8.195    puck/ball_x0_carry__0_n_4
    SLICE_X80Y99         LUT5 (Prop_lut5_I0_O)        0.306     8.501 f  puck/ball_x[9]_i_4/O
                         net (fo=1, routed)           0.670     9.171    puck/ball_x[9]_i_4_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  puck/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.452     9.747    puck/ball_x[9]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.871 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.122    10.993    puck/ball_x[9]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  puck/ball_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            puck/ball_y_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.993ns  (logic 2.894ns (26.323%)  route 8.100ns (73.677%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.962     6.448    physics/game_rst_IBUF
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  physics/ball_x0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.572    puck/ball_x_reg[3]_1[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.973 r  puck/ball_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    puck/ball_x0_carry_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.302 f  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.893     8.195    puck/ball_x0_carry__0_n_4
    SLICE_X80Y99         LUT5 (Prop_lut5_I0_O)        0.306     8.501 f  puck/ball_x[9]_i_4/O
                         net (fo=1, routed)           0.670     9.171    puck/ball_x[9]_i_4_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  puck/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.452     9.747    puck/ball_x[9]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.871 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.122    10.993    puck/ball_x[9]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  puck/ball_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            puck/ball_y_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 2.894ns (26.550%)  route 8.006ns (73.450%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.962     6.448    physics/game_rst_IBUF
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  physics/ball_x0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.572    puck/ball_x_reg[3]_1[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.973 r  puck/ball_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    puck/ball_x0_carry_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.302 f  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.893     8.195    puck/ball_x0_carry__0_n_4
    SLICE_X80Y99         LUT5 (Prop_lut5_I0_O)        0.306     8.501 f  puck/ball_x[9]_i_4/O
                         net (fo=1, routed)           0.670     9.171    puck/ball_x[9]_i_4_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  puck/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.452     9.747    puck/ball_x[9]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.871 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.028    10.899    puck/ball_x[9]_i_1_n_0
    SLICE_X81Y103        FDSE                                         r  puck/ball_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            puck/ball_y_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 2.894ns (26.550%)  route 8.006ns (73.450%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.962     6.448    physics/game_rst_IBUF
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  physics/ball_x0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.572    puck/ball_x_reg[3]_1[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.973 r  puck/ball_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    puck/ball_x0_carry_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.302 f  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.893     8.195    puck/ball_x0_carry__0_n_4
    SLICE_X80Y99         LUT5 (Prop_lut5_I0_O)        0.306     8.501 f  puck/ball_x[9]_i_4/O
                         net (fo=1, routed)           0.670     9.171    puck/ball_x[9]_i_4_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  puck/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.452     9.747    puck/ball_x[9]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.871 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.028    10.899    puck/ball_x[9]_i_1_n_0
    SLICE_X81Y103        FDSE                                         r  puck/ball_y_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_rst
                            (input port)
  Destination:            puck/ball_y_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 2.894ns (26.550%)  route 8.006ns (73.450%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  game_rst (IN)
                         net (fo=0)                   0.000     0.000    game_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  game_rst_IBUF_inst/O
                         net (fo=82, routed)          4.962     6.448    physics/game_rst_IBUF
    SLICE_X81Y98         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  physics/ball_x0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.572    puck/ball_x_reg[3]_1[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.973 r  puck/ball_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.973    puck/ball_x0_carry_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.302 f  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.893     8.195    puck/ball_x0_carry__0_n_4
    SLICE_X80Y99         LUT5 (Prop_lut5_I0_O)        0.306     8.501 f  puck/ball_x[9]_i_4/O
                         net (fo=1, routed)           0.670     9.171    puck/ball_x[9]_i_4_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  puck/ball_x[9]_i_2/O
                         net (fo=1, routed)           0.452     9.747    puck/ball_x[9]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.871 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.028    10.899    puck/ball_x[9]_i_1_n_0
    SLICE_X81Y103        FDSE                                         r  puck/ball_y_reg[6]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 physics/velocity_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE                         0.000     0.000 r  physics/velocity_x_reg[4]/C
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  physics/velocity_x_reg[4]/Q
                         net (fo=4, routed)           0.114     0.255    physics/ball_vx[4]
    SLICE_X80Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.300 r  physics/velocity_x[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    physics/velocity_x[5]_i_1_n_0
    SLICE_X80Y101        FDRE                                         r  physics/velocity_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/widthPos_reg[3]/Q
                         net (fo=16, routed)          0.098     0.226    vga_con/widthPos_reg[3]
    SLICE_X87Y99         LUT6 (Prop_lut6_I4_O)        0.099     0.325 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.325    vga_con/widthPos[5]_i_1_n_0
    SLICE_X87Y99         FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    vga_con/widthPos_reg[1]_0[0]
    SLICE_X87Y99         LUT3 (Prop_lut3_I1_O)        0.045     0.329 r  vga_con/widthPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    vga_con/p_0_in__1[2]
    SLICE_X87Y99         FDRE                                         r  vga_con/widthPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.861%)  route 0.143ns (43.139%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    vga_con/widthPos_reg[1]_0[0]
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.048     0.332 r  vga_con/widthPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.332    vga_con/p_0_in__1[3]
    SLICE_X87Y99         FDRE                                         r  vga_con/widthPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puck/ball_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE                         0.000     0.000 r  puck/ball_x_reg[2]/C
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puck/ball_x_reg[2]/Q
                         net (fo=19, routed)          0.068     0.209    puck/Q[2]
    SLICE_X81Y98         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  puck/ball_x0_carry/O[3]
                         net (fo=3, routed)           0.000     0.336    puck/ball_x0_carry_n_4
    SLICE_X81Y98         FDRE                                         r  puck/ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puck/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  puck/ball_x_reg[4]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puck/ball_x_reg[4]/Q
                         net (fo=15, routed)          0.079     0.220    puck/Q[4]
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  puck/ball_x0_carry__0/O[1]
                         net (fo=3, routed)           0.000     0.344    puck/ball_x0_carry__0_n_6
    SLICE_X81Y99         FDRE                                         r  puck/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            puck/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDSE                         0.000     0.000 r  puck/ball_y_reg[4]/C
    SLICE_X81Y103        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  puck/ball_y_reg[4]/Q
                         net (fo=9, routed)           0.079     0.220    puck/ball_pos_y[4]
    SLICE_X81Y103        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  puck/ball_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.344    puck/ball_y0[5]
    SLICE_X81Y103        FDSE                                         r  puck/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_x_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            puck/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDSE                         0.000     0.000 r  puck/ball_x_reg[6]/C
    SLICE_X81Y99         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  puck/ball_x_reg[6]/Q
                         net (fo=10, routed)          0.079     0.220    puck/Q[6]
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  puck/ball_x0_carry__0/O[3]
                         net (fo=3, routed)           0.000     0.347    puck/ball_x0_carry__0_n_4
    SLICE_X81Y99         FDRE                                         r  puck/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            puck/ball_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDSE                         0.000     0.000 r  puck/ball_y_reg[6]/C
    SLICE_X81Y103        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  puck/ball_y_reg[6]/Q
                         net (fo=9, routed)           0.079     0.220    puck/ball_pos_y[6]
    SLICE_X81Y103        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  puck/ball_y0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.347    puck/ball_y0[7]
    SLICE_X81Y103        FDSE                                         r  puck/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics/velocity_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE                         0.000     0.000 r  physics/velocity_x_reg[0]/C
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  physics/velocity_x_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    physics/ball_vx[0]
    SLICE_X79Y102        LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  physics/velocity_x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    physics/velocity_x[0]_i_1_n_0
    SLICE_X79Y102        FDRE                                         r  physics/velocity_x_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.821ns  (logic 1.629ns (27.975%)  route 4.193ns (72.025%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  clk_rst_IBUF_inst/O
                         net (fo=36, routed)          4.193     5.669    clkDiv/AR[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152     5.821 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     5.821    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.601ns (27.627%)  route 4.193ns (72.373%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  clk_rst_IBUF_inst/O
                         net (fo=36, routed)          4.193     5.669    clkDiv/AR[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.793 r  clkDiv/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.793    clkDiv/cnt[0]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.288ns (13.793%)  route 1.803ns (86.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  clk_rst_IBUF_inst/O
                         net (fo=36, routed)          1.803     2.047    clkDiv/AR[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     2.091 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.091    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.289ns (13.834%)  route 1.803ns (86.166%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  clk_rst_IBUF_inst/O
                         net (fo=36, routed)          1.803     2.047    clkDiv/AR[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.092 r  clkDiv/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.092    clkDiv/cnt[0]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C





