{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|/axi_dma_0_mm2s_introut:true|",
   "Default View_ScaleFactor":"0.563158",
   "Default View_TopLeft":"-574,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/rst_ps7_0_100M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|/processing_system7_0_FCLK_RESET0_N:false|/axi_dma_0_mm2s_introut:false|/axi_dma_0_s2mm_introut:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1330 -y 20 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1330 -y 310 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 530 -y 170 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1150 -y 110 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1150 -y 230 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 170 -y 270 -defaultsOSRD
preplace inst NTT_unit_AXI_0 -pg 1 -lvl 3 -x 880 -y 180 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 550n 400 610n 860 310n 1250
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 870 250n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 4 40 800n NJ 800n 880 610n 1240
preplace netloc NTT_unit_AXI_0_done 1 3 1 1220 750n
preplace netloc axi_dma_0_mm2s_introut 1 1 3 360 930n NJ 930n 1260J
preplace netloc axi_dma_0_s2mm_introut 1 1 3 320 950n NJ 950n 1320J
preplace netloc xlconcat_0_dout 1 1 3 380 970n N 970n 1300J
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 310J 260 NJ 260 1010
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 NJ 270 NJ 270 1020
preplace netloc axi_mem_intercon_M00_AXI 1 1 4 330 300 NJ 300 NJ 300 1280
preplace netloc processing_system7_0_DDR 1 2 3 730J 10 NJ 10 1310
preplace netloc processing_system7_0_FIXED_IO 1 2 3 740J 20 NJ 20 1300
preplace netloc processing_system7_0_M_AXI_GP0 1 2 2 750 110 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 5 20 30 NJ 30 NJ 30 NJ 30 1290
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 760 40 NJ 40 1280
preplace netloc NTT_unit_AXI_0_M00_AXIS 1 0 4 30 190 320 250 N 250 1000
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 2 N 290 760
levelinfo -pg 1 0 170 530 880 1150 1330
pagesize -pg 1 -db -bbox -sgen 0 0 1440 350
",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-91,-104",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/axi_dma_0_mm2s_introut:true|/axi_dma_0_s2mm_introut:true|/processing_system7_0_FCLK_CLK0:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1480 -y 650 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1480 -y 680 -defaultsOSRD
preplace inst NTT_unit_AXI_0 -pg 1 -lvl 3 -x 950 -y 720 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27 29} -defaultsOSRD -pinDir CPU_control right -pinY CPU_control 0R -pinDir DMA_stream left -pinY DMA_stream 0L -pinDir dma_stream_aclk left -pinY dma_stream_aclk 120L -pinDir dma_stream_aresetn left -pinY dma_stream_aresetn 160L -pinDir cpu_control_aclk left -pinY cpu_control_aclk 140L -pinDir cpu_control_aresetn left -pinY cpu_control_aresetn 180L
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 510 -y 400 -swap {69 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 30 17 18 19 20 21 22 23 24 25 26 27 28 29 16 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 0 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 112 111} -defaultsOSRD -pinDir DDR right -pinY DDR 260R -pinDir FIXED_IO right -pinY FIXED_IO 240R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 20R -pinDir S_AXI_HP0 right -pinY S_AXI_HP0 0R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 0L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 20L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 40L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 300R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 280R
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1340 -y 60 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 110 107 111 108 112 109 113} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI left -pinY M01_AXI 40L -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 180L -pinDir M01_ACLK left -pinY M01_ACLK 120L -pinDir M01_ARESETN left -pinY M01_ARESETN 200L
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 950 -y 500 -swap {3 4 0 1 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1340 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 78 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 38 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 119 117 122 118 121 123 120} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI left -pinY M00_AXI 40L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 120L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 160L -pinDir S01_ACLK left -pinY S01_ACLK 200L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 140 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 67 63 64 65 66} -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 220R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 240R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 260R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 0L -pinDir s_axi_lite_aclk right -pinY s_axi_lite_aclk 280R -pinDir m_axi_mm2s_aclk right -pinY m_axi_mm2s_aclk 300R -pinDir m_axi_s2mm_aclk right -pinY m_axi_s2mm_aclk 320R -pinDir axi_resetn right -pinY axi_resetn 720R -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 340R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 360R -pinDir mm2s_introut right -pinY mm2s_introut 380R -pinDir s2mm_introut right -pinY s2mm_introut 400R
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 300 340 740 440 1220
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 760 580n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 N 780 720 960 1200
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 2 N 320 780
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 NJ 280 NJ 280 1180
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 NJ 300 NJ 300 1160
preplace netloc axi_mem_intercon_M00_AXI 1 2 2 NJ 400 NJ
preplace netloc processing_system7_0_DDR 1 2 3 NJ 660 NJ 660 1450
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ 640 1120J 680 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 2 N 420 1120J
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 3 NJ 60 NJ 60 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1140J 100n
levelinfo -pg 1 -20 140 510 950 1340 1480
pagesize -pg 1 -db -bbox -sgen -20 0 1590 970
",
   "No Loops_ScaleFactor":"0.714706",
   "No Loops_TopLeft":"-229,0",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_dma_0_mm2s_introut:true|/axi_dma_0_s2mm_introut:true|/processing_system7_0_FCLK_RESET0_N:true|",
   "Reduced Jogs_ScaleFactor":"0.783871",
   "Reduced Jogs_TopLeft":"-70,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1620 -y 170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1620 -y 200 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1090 -y 360 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1090 -y 620 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 300 -y 580 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 300 -y 230 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 730 -y 380 -swap {2 4 0 1 3 6 7 8 9 5} -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 4 -x 1440 -y 90 -defaultsOSRD
preplace inst AXI_NTT_UNIT_0 -pg 1 -lvl 1 -x 300 -y 420 -defaultsOSRD
preplace netloc AXI_NTT_UNIT_0_irq 1 0 2 70 660 510
preplace netloc axi_cdma_0_cdma_introut 1 0 5 20 100 NJ 100 NJ 100 1270J 190 1580
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 50 120 550 120 930 120 1280
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 530 270n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 4 60 650 N 650 920 190 1300
preplace netloc xlconcat_0_dout 1 0 2 30 80 520
preplace netloc axi_cdma_0_M_AXI 1 2 3 940 200 NJ 200 1590
preplace netloc axi_mem_intercon_M00_AXI 1 0 4 60 90 NJ 90 NJ 90 1260
preplace netloc axi_mem_intercon_M01_AXI 1 0 4 40 110 NJ 110 NJ 110 1250
preplace netloc processing_system7_0_DDR 1 1 4 NJ 190 910J 180 N 180 1600
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 210 NJ 210 N 210 1600
preplace netloc processing_system7_0_M_AXI_GP0 1 1 2 540 280 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1290 60n
preplace netloc ps7_0_axi_periph_M01_AXI 1 0 4 70 130 NJ 130 NJ 130 1240
levelinfo -pg 1 0 300 730 1090 1440 1620
pagesize -pg 1 -db -bbox -sgen 0 0 1730 760
"
}
{
   "da_axi4_cnt":"17",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
