##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Hall
		4.2::Critical Path Report for Clock_Steering
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
		5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_DelSig_Ext_CP_Clk          | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)  | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_DelSig_theACLK             | N/A                   | Target: 0.46 MHz   | 
Clock: Clock_Hall                     | Frequency: 41.91 MHz  | Target: 0.10 MHz   | 
Clock: Clock_Hall(routed)             | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_Steering                 | Frequency: 39.63 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 26.39 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)              | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Wait_Clock                     | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Hall          Clock_Hall      1e+007           9976138     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Hall(routed)  CyBUS_CLK       41666.7          8267        N/A              N/A         N/A              N/A         41666.7          8267        
Clock_Steering      Clock_Steering  1e+007           9974769     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK       41666.7          3770        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Input_LED(0)_PAD        30590         CyBUS_CLK:R       
Pin_1(0)_PAD            26171         CyBUS_CLK:R       
Pin_2(0)_PAD            33863         CyBUS_CLK:R       
Pin_2(0)_PAD            32168         Clock_Hall:R      
Pin_3(0)_PAD            29276         CyBUS_CLK:R       
Steering_Output(0)_PAD  24651         Clock_Steering:R  
drive_output_1(0)_PAD   34838         CyBUS_CLK:R       
drive_output_1(0)_PAD   31100         Clock_Hall:R      
drive_output_2(0)_PAD   35090         CyBUS_CLK:R       
drive_output_2(0)_PAD   31148         Clock_Hall:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Hall
****************************************
Clock: Clock_Hall
Frequency: 41.91 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976138p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3782   9062  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18772  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18772  9976138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Steering
********************************************
Clock: Clock_Steering
Frequency: 39.63 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9974769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   5151  10431  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  20141  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  20141  9974769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 3770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32797
-------------------------------------   ----- 
End-of-path arrival time (ps)           32797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3694  19777   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  32797   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  32797   3770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 8267p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_Hall(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -5100
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28300
-------------------------------------   ----- 
End-of-path arrival time (ps)           28300
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0   COMP  RISE       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      8234   8234   8267  RISE       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  11584   8267  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    3696  15280   8267  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  24990   8267  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  24990   8267  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  28300   8267  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  28300   8267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 8267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -5100
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4994900

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         28300
-------------------------------------   ------- 
End-of-path arrival time (ps)           5028300
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      8234  5008234   8267  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5011584   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    3696  5015280   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  5024990   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  5024990   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  5028300   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  5028300   8267  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976138p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3782   9062  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18772  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18772  9976138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9974769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   5151  10431  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  20141  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  20141  9974769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 3770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32797
-------------------------------------   ----- 
End-of-path arrival time (ps)           32797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3694  19777   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  32797   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  32797   3770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 3770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32797
-------------------------------------   ----- 
End-of-path arrival time (ps)           32797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3694  19777   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  32797   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  32797   3770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 7080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29487
-------------------------------------   ----- 
End-of-path arrival time (ps)           29487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3694  19777   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  29487   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  29487   7080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 8231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28336
-------------------------------------   ----- 
End-of-path arrival time (ps)           28336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8231  RISE       1
Net_1809/main_0                                                   macrocell3      6009  12169   8231  RISE       1
Net_1809/q                                                        macrocell3      3350  15519   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3107  18626   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  28336   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  28336   8231  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 10360p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19777
-------------------------------------   ----- 
End-of-path arrival time (ps)           19777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3694  19777  10360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 11251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18885
-------------------------------------   ----- 
End-of-path arrival time (ps)           18885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell2   2802  18885  11251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 11281p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           18856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                     iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/main_0                macrocell18     6573  12733   3770  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  16083   3770  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell3   2773  18856  11281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 11509p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18628
-------------------------------------   ----- 
End-of-path arrival time (ps)           18628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8231  RISE       1
Net_1809/main_0                                                   macrocell3      6009  12169   8231  RISE       1
Net_1809/q                                                        macrocell3      3350  15519   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   3109  18628  11509  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 11511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18626
-------------------------------------   ----- 
End-of-path arrival time (ps)           18626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8231  RISE       1
Net_1809/main_0                                                   macrocell3      6009  12169   8231  RISE       1
Net_1809/q                                                        macrocell3      3350  15519   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3107  18626  11511  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 11627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18510
-------------------------------------   ----- 
End-of-path arrival time (ps)           18510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell28     6186  12346   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell28     3350  15696   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   2814  18510  11627  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 11636p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18501
-------------------------------------   ----- 
End-of-path arrival time (ps)           18501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell28     6186  12346   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell28     3350  15696   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   2805  18501  11636  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 14857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         15280
-------------------------------------   ------- 
End-of-path arrival time (ps)           5015280
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      8234  5008234   8267  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5011584   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    3696  5015280  14857  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 15751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         14386
-------------------------------------   ------- 
End-of-path arrival time (ps)           5014386
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      8234  5008234   8267  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5011584   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell2    2801  5014386  15751  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 15754p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         14382
-------------------------------------   ------- 
End-of-path arrival time (ps)           5014382
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      8234  5008234   8267  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5011584   8267  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell3    2798  5014382  15754  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 16001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20575
-------------------------------------   ----- 
End-of-path arrival time (ps)           20575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2319   4899  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8249  16001  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10865  16001  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   9710  20575  16001  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  20575  16001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 17769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21968
-------------------------------------   ----- 
End-of-path arrival time (ps)           21968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     6573  12733  17769  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16083  17769  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell1   5885  21968  17769  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 18652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     6573  12733  17769  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16083  17769  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell2   5001  21085  18652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19281p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2319   4899  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8249  16001  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10865  19281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19282p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10864
-------------------------------------   ----- 
End-of-path arrival time (ps)           10864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2319   4899  16001  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8249  16001  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   2616  10864  19282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 19625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20112
-------------------------------------   ----- 
End-of-path arrival time (ps)           20112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     6573  12733  17769  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16083  17769  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell3   4029  20112  19625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 20523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19574
-------------------------------------   ----- 
End-of-path arrival time (ps)           19574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                        iocell_ireg    6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0                macrocell15    6573  12733  17769  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                     macrocell15    3350  16083  17769  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4  statusicell1   3491  19574  20523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 21072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19024
-------------------------------------   ----- 
End-of-path arrival time (ps)           19024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1           datapathcell1   4900   4900  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i          datapathcell2      0   4900  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1           datapathcell2   1530   6430  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i          datapathcell3      0   6430  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb      datapathcell3   3070   9500  21072  RISE       1
\Hall_Counter:CounterUDB:status_0\/main_0                 macrocell19     3238  12738  21072  RISE       1
\Hall_Counter:CounterUDB:status_0\/q                      macrocell19     3350  16088  21072  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2937  19024  21072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8367
-------------------------------------   ---- 
End-of-path arrival time (ps)           8367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3087   8367  21780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3086   8366  21780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18476
-------------------------------------   ----- 
End-of-path arrival time (ps)           18476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg    6160   6160   8231  RISE       1
Net_1809/main_0                                                   macrocell3     6009  12169   8231  RISE       1
Net_1809/q                                                        macrocell3     3350  15519   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   2957  18476  23191  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14931
-------------------------------------   ----- 
End-of-path arrival time (ps)           14931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    3981   6561  23225  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   9911  23225  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_3             macrocell24    5020  14931  23225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16205
-------------------------------------   ----- 
End-of-path arrival time (ps)           16205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0           datapathcell1   3540   3540   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i          datapathcell2      0   3540   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0           datapathcell2   1440   4980   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i          datapathcell3      0   4980   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb      datapathcell3   2960   7940   5958  RISE       1
\Hall_Counter:CounterUDB:status_2\/main_0                 macrocell20     2596  10536  23892  RISE       1
\Hall_Counter:CounterUDB:status_2\/q                      macrocell20     3350  13886  23892  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2318  16205  23892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23902p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4995   6245  23902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    3981   6561  23225  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   9911  23225  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_3             macrocell25    4142  14054  24103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24123p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14033
-------------------------------------   ----- 
End-of-path arrival time (ps)           14033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    3981   6561  23225  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   9911  23225  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_3                macrocell22    4122  14033  24123  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15507
-------------------------------------   ----- 
End-of-path arrival time (ps)           15507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21     3981   6561  23225  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21     3350   9911  23225  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell5   5596  15507  24230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24532p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   4364   5614  24532  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14928
-------------------------------------   ----- 
End-of-path arrival time (ps)           14928
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0           datapathcell6   3540   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i          datapathcell7      0   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb      datapathcell7   2960   6500  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/main_0          macrocell31     2775   9275  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/q               macrocell31     3350  12625  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2303  14928  25169  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14548
-------------------------------------   ----- 
End-of-path arrival time (ps)           14548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  16001  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21     3981   6561  23225  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21     3350   9911  23225  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   4637  14548  25189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14729
-------------------------------------   ----- 
End-of-path arrival time (ps)           14729
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell6   3510   3510  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell7      0   3510  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell7   2950   6460  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/main_0                 macrocell32     2612   9072  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/q                      macrocell32     3350  12422  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2308  14729  25367  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 25391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell1   4900   4900  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell2      0   4900  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell2   1530   6430  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell3      0   6430  21072  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell3   3070   9500  21072  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/main_0          macrocell17     3265  12765  25391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/clock_0               macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCapture\/clock_0
Path slack     : 25424p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                            iocell_ireg   6160   6160   3770  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/main_0  macrocell16   6573  12733  25424  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/clock_0               macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 25988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12169
-------------------------------------   ----- 
End-of-path arrival time (ps)           12169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                  iocell_ireg   6160   6160   8231  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0  macrocell30   6009  12169  25988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13903
-------------------------------------   ----- 
End-of-path arrival time (ps)           13903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  18500  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  18500  RISE       1
\Line_Timer:TimerUDB:status_tc\/main_2         macrocell27     2956   8236  26193  RISE       1
\Line_Timer:TimerUDB:status_tc\/q              macrocell27     3350  11586  26193  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2317  13903  26193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 26735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                  iocell_ireg   6160   6160   8347  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0  macrocell29   5262  11422  26735  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : Net_658/main_0
Capture Clock  : Net_658/clock_0
Path slack     : 27620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell1   3540   3540   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell2      0   3540   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell2   1440   4980   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell3      0   4980   5958  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell3   2960   7940   5958  RISE       1
Net_658/main_0                                        macrocell12     2596  10536  27620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_658/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 28850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9307
-------------------------------------   ---- 
End-of-path arrival time (ps)           9307
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2        macrocell30     2807   9307  28850  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : Net_1535/main_0
Capture Clock  : Net_1535/clock_0
Path slack     : 28882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25169  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25169  RISE       1
Net_1535/main_0                                                  macrocell1      2775   9275  28882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : Net_1816/main_0
Capture Clock  : Net_1816/clock_0
Path slack     : 29078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9078
-------------------------------------   ---- 
End-of-path arrival time (ps)           9078
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  25367  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  25367  RISE       1
Net_1816/main_0                                                  macrocell4      2618   9078  29078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1816/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0            datapathcell1   2320   2320  29205  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0i           datapathcell2      0   2320  29205  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0            datapathcell2   1430   3750  29205  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0i           datapathcell3      0   3750  29205  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0_comb       datapathcell3   2960   6710  29205  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4182  10892  29205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 29908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -3510
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4996490

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                          8249
-------------------------------------   ------- 
End-of-path arrival time (ps)           5008249
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_stored_i\/main_0  macrocell14      8249  5008249  29908  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:count_stored_i\/clock_0            macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 30640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0            datapathcell6   2320   2320  30640  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell7      0   2320  30640  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell7   2960   5280  30640  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    4177   9457  30640  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_0  macrocell25   5543   6793  31363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                  macrocell1    1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_0  macrocell22   4523   5773  32383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32450  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_1                macrocell22    3127   5707  32450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32450  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell25    3118   5698  32458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_0  macrocell24   4330   5580  32577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32450  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell24    2955   5535  32622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  32633  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell24    2943   5523  32633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  32633  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_2                macrocell22    2943   5523  32634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  32633  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell25    2928   5508  32649  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell25   1250   1250  33812  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell25   3095   4345  33812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q    macrocell25   1250   1250  33812  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_4  macrocell22   3093   4343  33814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 33815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                                 macrocell1    1250   1250  20622  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3  macrocell30   3091   4341  33815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell25   1250   1250  33812  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell24   2946   4196  33961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell24   1250   1250  33996  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell25   2910   4160  33996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell24   1250   1250  33996  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell24   2907   4157  33999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q    macrocell24   1250   1250  33996  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_5  macrocell22   2906   4156  34001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q       macrocell30   1250   1250  17143  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1  macrocell30   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1535/q                                 macrocell1     1250   1250  20622  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell2   4377   5627  36040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:capt_int_temp\/q         macrocell22    1250   1250  36533  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  36533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9974769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   5151  10431  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  20141  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  20141  9974769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976138p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3782   9062  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18772  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18772  9976138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9978049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   5151  10431  9978049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9354
-------------------------------------   ---- 
End-of-path arrival time (ps)           9354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   4074   9354  9979126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979418p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3782   9062  9979418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979808p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3392   8672  9979808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984534p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  9981274  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2696   3946  9984534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984554p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  9981274  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2676   3926  9984554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell40      1250   1250  9981333  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2617   3867  9984613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984614p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell40      1250   1250  9981333  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2616   3866  9984614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9986404p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell10   2320   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell11      0   2320  9974769  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell11   2960   5280  9974769  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell5     6746  12026  9986404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2071/main_1
Capture Clock  : Net_2071/clock_0
Path slack     : 9986616p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986616  RISE       1
Net_2071/main_1                      macrocell10     2694   9874  9986616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986623p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986616  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell34     2687   9867  9986623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9986623p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986616  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986616  RISE       1
\PWM:PWMUDB:status_0\/main_0         macrocell36     2687   9867  9986623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986702  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/main_0     macrocell39      2608   9788  9986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9986702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986702  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_0         macrocell41      2608   9788  9986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1884/main_1
Capture Clock  : Net_1884/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986702  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986702  RISE       1
Net_1884/main_1                               macrocell5       2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:final_kill_reg\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988650p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:final_kill_reg\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:final_kill_reg\/q                macrocell38    1250   1250  9988650  RISE       1
\PWM_Steering:PWMUDB:status_5\/main_0                 macrocell42    2290   3540  9988650  RISE       1
\PWM_Steering:PWMUDB:status_5\/q                      macrocell42    3350   6890  9988650  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell5   2889   9780  9988650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:final_kill_reg\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988680p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:final_kill_reg\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:final_kill_reg\/q                macrocell33    1250   1250  9988680  RISE       1
\PWM:PWMUDB:status_5\/main_0                 macrocell37    2288   3538  9988680  RISE       1
\PWM:PWMUDB:status_5\/q                      macrocell37    3350   6888  9988680  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell4   2862   9750  9988680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988844p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell8   2320   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell9      0   2320  9976138  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell9   2960   5280  9976138  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    4306   9586  9988844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Steering:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991120p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991120  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/main_0               macrocell40    2790   5370  9991120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1884/main_0
Capture Clock  : Net_1884/clock_0
Path slack     : 9991121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991120  RISE       1
Net_1884/main_0                                           macrocell5     2789   5369  9991121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2071/main_0
Capture Clock  : Net_2071/clock_0
Path slack     : 9991634p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991634  RISE       1
Net_2071/main_0                                  macrocell10    2276   4856  9991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991634p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991634  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0               macrocell35    2276   4856  9991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steering:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9992935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  9992935  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_1  macrocell41   2305   3555  9992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9993003p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  9993003  RISE       1
\PWM:PWMUDB:status_0\/main_1  macrocell36   2237   3487  9993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:status_0\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:status_0\/q                      macrocell41    1250   1250  9994850  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell5   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994917p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q                      macrocell36    1250   1250  9994917  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4   2263   3513  9994917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

