<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Jiahui's Personal Website</title>

    <style>
body {
  font-family: Arial, sans-serif;
  margin: 0;
  padding: 0;
  background: #f4f4f4;
  color: #333;
}
    header {
      background: #037ACC;
      color: white;
      padding: 2rem 1rem;
      text-align: center;
    }
    main {
      padding: 2rem;
      max-width: 800px;
      margin: auto;
    }
    h1, h2 {
      margin-top: 0;
    }
    section {
      margin-bottom: 2rem;
    }
    a {
      color: #037ACC;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    footer {
      text-align: center;
      padding: 1rem;
      background: #eee;
      color: #666;
    }
    </style>
  </head>
  <body>

    <header>
      <h1>Jiahui's Personal Website</h1>
    </header>

    <main>
      <section>
        <h2>About Me</h2>

        <p>
        <img src="./assets/jiahui_iwls2024.png" alt="Description of Image" width="125" align=center>
        </p>
        <p>
        Hi! I am Jiahui Xu, a PhD student from Beijing, China. I joined the <a
          href="https://dynamo.ethz.ch/">Digital Systems and Design Automation
          Group (DYNAMO)</a> at ETH Zurich in 2022. I am supervised by Prof.
        Lana Josipović. My research aims to improve the quality and reliability
        of high-level synthesis and logic synthesis tools using formal
        methods.  Currently, I am focusing on various aspects of using model
        checking to alleviate the resource overhead of dynamically-scheduled
        circuits produced from HLS. 
        </p>
      </section>

      <section>
        <h2>Education</h2>
        <ul>
          <li><b>Ph.D., ETH Zurich (2022–Present)</b> in the Dept. of Information Technology and Electrical Engineering.</li>
          <li><b>M.Sc. with high distinction, Technical University of Munich (2019–2021)</b> in Communications Engineering. </li>
          <li><b>B.Sc., Politecnico di Torino (2016–2019)</b> in Electronic and Communications Engineering. </li>
        </ul>
      </section>

      <section>
        <h2>Contact</h2>
        <p>Email: jxu (at) ethz (dot) ch</a></p>
        <p>
        Find me on
        <a href="https://github.com/Jiahui17">GitHub</a>,
        <a href="https://www.linkedin.com/in/jiahui-xu-787483204/">LinkedIn</a>, and
        <a href="https://scholar.google.com/citations?user=SO-HH4gAAAAJ&hl=en">Google Scholar</a>
        </p>
      </section>

      <section>
        <h2>Awards</h2>
        <p>
        <b>MSCE Academic Award</b> in 2021 (with M.Sc. in Communications Engineering).
        </p>
      </section>


      <section>
        <h2>Academic Services</h2>
        <p>
        <table>
          <tr><td>Publicity co-chair at IWLS ('24, '25).</td></tr>
          <tr><td>Reviewer for TCAD, TODAES, and TRETS.</td></tr>
          <tr><td>Secondary reviewer at ASAP ('23), DSD ('23), FPT ('22, '23), FPGA ('24).</td></tr>
          <tr><td>Artifact evaluator at FPGA ('24).</td></tr>
        </table>
        </p>
      </section>

      <section>
        <h2>Publications</h2>
        <p>
        <table>
          <tr><td><b>Jiahui Xu</b>, Jordi Cortadella, and Lana Josipović. Promise: Property Mining for Sequential Synthesis. In <i>Proceedings of the 44th International Conference on Computer-Aided Design</i> (ICCAD '25), to appear, Munich, Germany, October 2025. <a href="https://github.com/ETHZ-DYNAMO/promise">[code]</a> </td></tr>
          <tr><td><b>Jiahui Xu</b>, Jordi Cortadella, and Lana Josipović. Promise: Property Mining for Sequential Synthesis. In <i>Proceedings of the 34th International Workshop on Logic and Synthesis</i> (IWLS '25), Verona, Italy, June 2025. <a href="https://dynamo.ethz.ch/wp-content/uploads/sites/22/2025/06/Xu_IWLS25_Promise_Property_Mining_for_Sequential_Synthesis.pdf">[paper]</a><a href="https://github.com/ETHZ-DYNAMO/promise">[code]</a></td></tr>
          <tr><td>Ayatallah Elakhras*, <b>Jiahui Xu*</b>, Martin Erhart, Paolo Ienne, and Lana Josipović. ElasticMiter: Formally Verified Dataflow Circuit Rewrites. In <i>Proceedings of the 30th International Conference on Architectural Support for Programming Languages and Operating Systems</i> (ASPLOS '25), to appear, Rotterdam, The Netherlands, March 2025. <b>*Equal contributions.</b></td></tr>

          <tr><td><b>Jiahui Xu</b> and Lana Josipović. CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLS. In <i>Proceedings of the 30th International Conference on Architectural Support for Programming Languages and Operating Systems</i> (ASPLOS '25), to appear, Rotterdam, The Netherlands, March 2025. <a href="https://doi.org/10.1145/3669940.3707273">[paper]</a> <a href="https://doi.org/10.5281/zenodo.14017399">[code]</a></td></tr>
          <tr><td><b>Jiahui Xu</b> and Lana Josipović. CRUSH: A Credit-Based Approach for Functional Unit Sharing in Dynamically Scheduled HLS. In <i>Proceedings of the 33rd International Workshop on Logic and Synthesis</i> (IWLS '24), Zurich, Switzerland, June 2024.</td></tr>
          <tr><td><b>Jiahui Xu</b> and Lana Josipović. Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. In <i>Proceedings of the 32nd ACM/SIGDA International Symposium on Field Programmable Gate Arrays</i> (FPGA '24), pages 188–98, Monterey, CA, March 2024. <a href="https://doi.org/10.1145/3626202.3637570">[paper]</a> <a href="https://doi.org/10.5281/zenodo.10307409">[code]</a></td></tr>
          <tr><td><b>Jiahui Xu</b> and Lana Josipović. Automatic Inductive Invariant Generation for Scalable Dataflow Circuit Verification. In <i>Proceedings 42nd of the International Conference on Computer-Aided Design</i> (ICCAD '23), pages 1–9, San Francisco, CA, October 2023.<a href="https://doi.org/10.1109/ICCAD57390.2023.10323796">[paper]</a> <a href="https://doi.org/10.5281/zenodo.8208868">[code]</a></td></tr>
          <tr><td><b>Jiahui Xu</b> and Lana Josipović. Automatic Inductive Invariant Generation for Scalable Dataflow Circuit Verification. In <i>Proceedings of 32nd International Workshop on Logic and Synthesis</i> (IWLS '23), pages 179–87, Lausanne, June 2023.</td></tr>
          <tr><td><b>Jiahui Xu</b>, Emmet Murphy, Jordi Cortadella, and Lana Josipović. Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking. In <i>Proceedings of the 31st ACM/SIGDA International Symposium on Field Programmable Gate Arrays</i> (FPGA '23), pages 27–37, Monterey, CA, February 2023. <a href="https://dl.acm.org/doi/10.1145/3543622.3573196">[paper]</a> <a href="https://doi.org/10.5281/zenodo.7458593">[code]</a></td></tr>
        </table>
        </p>
      </section>

      <section>
        <h2>Posters</h2>
        <p>
        <tr><td>Andrei Girjoaba, Anđela Kostić, <b>Jiahui Xu</b>, and Lana Josipović. Dynamic Scheduling Support for Faster ML Inference in hls4ml.  At <i>Fast Machine Learning for Science Conference 2025</i> (FastML '25). <b>Poster award</b>, Zurich, Switzerland. <a href="https://indico.cern.ch/event/1496673/contributions/6622026/">[poster]</a></td></tr>
        </p>
      </section>

    </main>

    <footer>
      &copy; <script>document.write(/\d{4}/.exec(Date())[0])</script> Jiahui Xu
    </footer>

  </body>
</html>
