INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kiran/Projects/fpgaProjects/iVerilog/design/spi/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kiran/Projects/fpgaProjects/iVerilog/design/spi/spi_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kiran/Projects/fpgaProjects/iVerilog/design/spi/spi_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kiran/Projects/fpgaProjects/iVerilog/tb_design/tb_spi/tb_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi
