I wanted to build a basic computer in verilog. Using Xilinx vivado on a Nexys A7 FPGA development board. I got the idea from this 
https://karenok.github.io/SAP-1-Computer/
