#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 16 18:42:30 2026
# Process ID: 787404
# Current directory: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1
# Command line: vivado -log finn_design_MVAU_hls_9_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MVAU_hls_9_0.tcl
# Log file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/finn_design_MVAU_hls_9_0.vds
# Journal file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/vivado.jou
# Running On: patanjali-slpsk, OS: Linux, CPU Frequency: 5400.053 MHz, CPU Physical cores: 24, Host memory: 33351 MB
#-----------------------------------------------------------
source finn_design_MVAU_hls_9_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.113 ; gain = 0.023 ; free physical = 4676 ; free virtual = 8194
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MVAU_hls_9_0
Command: synth_design -top finn_design_MVAU_hls_9_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 788193
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1973.383 ; gain = 371.738 ; free physical = 4185 ; free virtual = 7684
Synthesis current peak Physical Memory [PSS] (MB): peak = 1187.482; parent = 1061.432; children = 126.051
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2932.773; parent = 1989.230; children = 943.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_9_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_0/synth/finn_design_MVAU_hls_9_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v:28]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2276.945 ; gain = 675.301 ; free physical = 6173 ; free virtual = 9692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1511.294; parent = 1381.365; children = 129.929
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3220.492; parent = 2276.949; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2276.945 ; gain = 675.301 ; free physical = 6324 ; free virtual = 9838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1511.294; parent = 1381.365; children = 129.929
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3220.492; parent = 2276.949; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2276.945 ; gain = 675.301 ; free physical = 6325 ; free virtual = 9839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1511.294; parent = 1381.365; children = 130.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3220.492; parent = 2276.949; children = 943.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2308.984 ; gain = 20.039 ; free physical = 10382 ; free virtual = 13878
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_0/constraints/MVAU_hls_9_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_0/constraints/MVAU_hls_9_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.812 ; gain = 0.000 ; free physical = 13057 ; free virtual = 16595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3154.812 ; gain = 0.000 ; free physical = 13054 ; free virtual = 16596
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15920 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1634.657; parent = 1393.594; children = 241.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15919 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1634.657; parent = 1393.594; children = 241.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15919 ; free virtual = 19489
Synthesis current peak Physical Memory [PSS] (MB): peak = 1634.657; parent = 1393.594; children = 241.063
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_32534_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch.v:9036]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_32534_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch.v:9026]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_32534_reg' and it is trimmed from '32' to '5' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch.v:9016]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15912 ; free virtual = 19498
Synthesis current peak Physical Memory [PSS] (MB): peak = 1634.657; parent = 1393.594; children = 241.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	  11 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	  16 Input    6 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 1     
	  16 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 2     
	   5 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 84    
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 254   
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 16    
	               17 Bit    Registers := 17    
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 51    
	               13 Bit    Registers := 84    
	               12 Bit    Registers := 44    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 941   
	                2 Bit    Registers := 87    
	                1 Bit    Registers := 125   
+---Muxes : 
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	  19 Input   18 Bit        Muxes := 15    
	  19 Input   17 Bit        Muxes := 17    
	  19 Input   16 Bit        Muxes := 7     
	  19 Input   15 Bit        Muxes := 8     
	  19 Input   14 Bit        Muxes := 5     
	  19 Input   13 Bit        Muxes := 4     
	  19 Input   12 Bit        Muxes := 2     
	  19 Input   11 Bit        Muxes := 1     
	  19 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	  19 Input    7 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 936   
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1fe2/hdl/verilog/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1.v:31]
DSP Report: Generating DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (0 or C)+(A2*B2)'.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_19s_19_4_1_U2/MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15996 ; free virtual = 19945
Synthesis current peak Physical Memory [PSS] (MB): peak = 1725.327; parent = 1477.293; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------------------------------------------------------+------------+---------------+----------------+
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R   | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R  | rom0       | 32x15         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R  | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R  | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R  | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R | rom0       | 32x9          | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R | rom0       | 32x9          | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R | rom0       | 32x10         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R | rom0       | 32x11         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R | rom0       | 32x12         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R | rom0       | 32x15         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R | rom0       | 32x13         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R | rom0       | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x9          | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x9          | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x15         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x12         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x10         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x11         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x15         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x13         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
|MVAU_hls_9                                                                  | p_0_out    | 32x14         | LUT            | 
+----------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0 | (0 or C)+(A2*B2)' | 18     | 9      | 19     | -      | 19     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15622 ; free virtual = 19665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1804.718; parent = 1556.684; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (4083.0/oG.CP 178.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:09 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14813 ; free virtual = 19438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1922.586; parent = 1674.653; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:23 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 15176 ; free virtual = 19939
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14758 ; free virtual = 19494
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14754 ; free virtual = 19491
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:28 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14766 ; free virtual = 19486
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14759 ; free virtual = 19480
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14755 ; free virtual = 19484
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14748 ; free virtual = 19479
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_9_mac_muladd_8s_3ns_19s_19_4_1_DSP48_0 | Dynamic     | -      | -      | -      | -      | 19     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   792|
|2     |DSP48E1 |     1|
|3     |LUT1    |   130|
|4     |LUT2    |   731|
|5     |LUT3    |  1451|
|6     |LUT4    |  3971|
|7     |LUT5    |  2993|
|8     |LUT6    |  3009|
|9     |MUXF7   |   377|
|10    |MUXF8   |   174|
|11    |FDRE    |  6384|
|12    |FDSE    |   110|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14744 ; free virtual = 19474
Synthesis current peak Physical Memory [PSS] (MB): peak = 1923.957; parent = 1676.024; children = 248.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4066.344; parent = 3122.801; children = 943.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:13 . Memory (MB): peak = 3154.812 ; gain = 675.301 ; free physical = 14743 ; free virtual = 19476
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 3154.812 ; gain = 1553.168 ; free physical = 14743 ; free virtual = 19479
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3154.812 ; gain = 0.000 ; free physical = 14835 ; free virtual = 19565
INFO: [Netlist 29-17] Analyzing 1344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.812 ; gain = 0.000 ; free physical = 14852 ; free virtual = 19588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 271b906
INFO: [Common 17-83] Releasing license: Synthesis
442 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:37 . Memory (MB): peak = 3154.812 ; gain = 1888.730 ; free physical = 15042 ; free virtual = 19791
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/finn_design_MVAU_hls_9_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MVAU_hls_9_0, cache-ID = 515d7aa1c15c31bb
INFO: [Coretcl 2-1174] Renamed 263 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_9_0_synth_1/finn_design_MVAU_hls_9_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MVAU_hls_9_0_utilization_synth.rpt -pb finn_design_MVAU_hls_9_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:45:30 2026...
