
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	c0 26 00 20 85 43 00 08 eb d8 00 08 3d 43 00 08     .&. .C......=C..
 8000010:	3d 43 00 08 3d 43 00 08 3d 43 00 08 00 00 00 00     =C..=C..=C......
	...
 800002c:	89 36 00 08 3d 43 00 08 00 00 00 00 35 36 00 08     .6..=C......56..
 800003c:	2d 98 00 08                                         -...

08000040 <_irq_vector_table>:
 8000040:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000050:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000060:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000070:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000080:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000090:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000a0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000b0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000c0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000d0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000e0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 80000f0:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000100:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000110:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000120:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000130:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000140:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000150:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000160:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000170:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000180:	61 37 00 08 61 37 00 08 61 37 00 08 61 37 00 08     a7..a7..a7..a7..
 8000190:	61 37 00 08                                         a7..

Disassembly of section text:

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__aeabi_uldivmod>:
 80009dc:	b953      	cbnz	r3, 80009f4 <__aeabi_uldivmod+0x18>
 80009de:	b94a      	cbnz	r2, 80009f4 <__aeabi_uldivmod+0x18>
 80009e0:	2900      	cmp	r1, #0
 80009e2:	bf08      	it	eq
 80009e4:	2800      	cmpeq	r0, #0
 80009e6:	bf1c      	itt	ne
 80009e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80009ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009f0:	f000 b80c 	b.w	8000a0c <__aeabi_idiv0>
 80009f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009fc:	f000 f8ce 	bl	8000b9c <__udivmoddi4>
 8000a00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a08:	b004      	add	sp, #16
 8000a0a:	4770      	bx	lr

08000a0c <__aeabi_idiv0>:
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__gedf2>:
 8000a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a14:	e006      	b.n	8000a24 <__cmpdf2+0x4>
 8000a16:	bf00      	nop

08000a18 <__ledf2>:
 8000a18:	f04f 0c01 	mov.w	ip, #1
 8000a1c:	e002      	b.n	8000a24 <__cmpdf2+0x4>
 8000a1e:	bf00      	nop

08000a20 <__cmpdf2>:
 8000a20:	f04f 0c01 	mov.w	ip, #1
 8000a24:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3a:	d01b      	beq.n	8000a74 <__cmpdf2+0x54>
 8000a3c:	b001      	add	sp, #4
 8000a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a42:	bf0c      	ite	eq
 8000a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a48:	ea91 0f03 	teqne	r1, r3
 8000a4c:	bf02      	ittt	eq
 8000a4e:	ea90 0f02 	teqeq	r0, r2
 8000a52:	2000      	moveq	r0, #0
 8000a54:	4770      	bxeq	lr
 8000a56:	f110 0f00 	cmn.w	r0, #0
 8000a5a:	ea91 0f03 	teq	r1, r3
 8000a5e:	bf58      	it	pl
 8000a60:	4299      	cmppl	r1, r3
 8000a62:	bf08      	it	eq
 8000a64:	4290      	cmpeq	r0, r2
 8000a66:	bf2c      	ite	cs
 8000a68:	17d8      	asrcs	r0, r3, #31
 8000a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6e:	f040 0001 	orr.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__cmpdf2+0x64>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d107      	bne.n	8000a94 <__cmpdf2+0x74>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d1d6      	bne.n	8000a3c <__cmpdf2+0x1c>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d0d3      	beq.n	8000a3c <__cmpdf2+0x1c>
 8000a94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_cdrcmple>:
 8000a9c:	4684      	mov	ip, r0
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4663      	mov	r3, ip
 8000aa8:	e000      	b.n	8000aac <__aeabi_cdcmpeq>
 8000aaa:	bf00      	nop

08000aac <__aeabi_cdcmpeq>:
 8000aac:	b501      	push	{r0, lr}
 8000aae:	f7ff ffb7 	bl	8000a20 <__cmpdf2>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	bf48      	it	mi
 8000ab6:	f110 0f00 	cmnmi.w	r0, #0
 8000aba:	bd01      	pop	{r0, pc}

08000abc <__aeabi_dcmpeq>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff fff4 	bl	8000aac <__aeabi_cdcmpeq>
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2001      	moveq	r0, #1
 8000ac8:	2000      	movne	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmplt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffea 	bl	8000aac <__aeabi_cdcmpeq>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmple>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffe0 	bl	8000aac <__aeabi_cdcmpeq>
 8000aec:	bf94      	ite	ls
 8000aee:	2001      	movls	r0, #1
 8000af0:	2000      	movhi	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpge>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffce 	bl	8000a9c <__aeabi_cdrcmple>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpgt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffc4 	bl	8000a9c <__aeabi_cdrcmple>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpun>:
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__aeabi_dcmpun+0x10>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d10a      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__aeabi_dcmpun+0x20>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_dcmpun+0x26>
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0001 	mov.w	r0, #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ba0:	4607      	mov	r7, r0
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000ba8:	4615      	mov	r5, r2
 8000baa:	463c      	mov	r4, r7
 8000bac:	4619      	mov	r1, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f040 80c6 	bne.w	8000d40 <__udivmoddi4+0x1a4>
 8000bb4:	4282      	cmp	r2, r0
 8000bb6:	fab2 f782 	clz	r7, r2
 8000bba:	d946      	bls.n	8000c4a <__udivmoddi4+0xae>
 8000bbc:	b14f      	cbz	r7, 8000bd2 <__udivmoddi4+0x36>
 8000bbe:	f1c7 0e20 	rsb	lr, r7, #32
 8000bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000bc6:	fa00 f307 	lsl.w	r3, r0, r7
 8000bca:	40bd      	lsls	r5, r7
 8000bcc:	ea4e 0c03 	orr.w	ip, lr, r3
 8000bd0:	40bc      	lsls	r4, r7
 8000bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bd6:	fa1f fe85 	uxth.w	lr, r5
 8000bda:	fbbc f9f8 	udiv	r9, ip, r8
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb08 c319 	mls	r3, r8, r9, ip
 8000be4:	fb09 fa0e 	mul.w	sl, r9, lr
 8000be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000bec:	459a      	cmp	sl, r3
 8000bee:	d928      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf6:	d204      	bcs.n	8000c02 <__udivmoddi4+0x66>
 8000bf8:	459a      	cmp	sl, r3
 8000bfa:	d902      	bls.n	8000c02 <__udivmoddi4+0x66>
 8000bfc:	f1a9 0002 	sub.w	r0, r9, #2
 8000c00:	442b      	add	r3, r5
 8000c02:	eba3 030a 	sub.w	r3, r3, sl
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb3 f2f8 	udiv	r2, r3, r8
 8000c0c:	fb08 3312 	mls	r3, r8, r2, r3
 8000c10:	fb02 fe0e 	mul.w	lr, r2, lr
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	45a6      	cmp	lr, r4
 8000c1a:	d914      	bls.n	8000c46 <__udivmoddi4+0xaa>
 8000c1c:	192c      	adds	r4, r5, r4
 8000c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000c22:	d203      	bcs.n	8000c2c <__udivmoddi4+0x90>
 8000c24:	45a6      	cmp	lr, r4
 8000c26:	d901      	bls.n	8000c2c <__udivmoddi4+0x90>
 8000c28:	1e93      	subs	r3, r2, #2
 8000c2a:	442c      	add	r4, r5
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c34:	b11e      	cbz	r6, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	6034      	str	r4, [r6, #0]
 8000c3c:	6073      	str	r3, [r6, #4]
 8000c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c42:	4648      	mov	r0, r9
 8000c44:	e7dd      	b.n	8000c02 <__udivmoddi4+0x66>
 8000c46:	4613      	mov	r3, r2
 8000c48:	e7f0      	b.n	8000c2c <__udivmoddi4+0x90>
 8000c4a:	b902      	cbnz	r2, 8000c4e <__udivmoddi4+0xb2>
 8000c4c:	deff      	udf	#255	; 0xff
 8000c4e:	bb87      	cbnz	r7, 8000cb2 <__udivmoddi4+0x116>
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	2101      	movs	r1, #1
 8000c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c58:	b2aa      	uxth	r2, r5
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c20      	lsrs	r0, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	fb0c f802 	mul.w	r8, ip, r2
 8000c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c6c:	4598      	cmp	r8, r3
 8000c6e:	d963      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000c70:	18eb      	adds	r3, r5, r3
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c76:	d204      	bcs.n	8000c82 <__udivmoddi4+0xe6>
 8000c78:	4598      	cmp	r8, r3
 8000c7a:	d902      	bls.n	8000c82 <__udivmoddi4+0xe6>
 8000c7c:	f1ac 0002 	sub.w	r0, ip, #2
 8000c80:	442b      	add	r3, r5
 8000c82:	eba3 0308 	sub.w	r3, r3, r8
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c90:	fb0c f202 	mul.w	r2, ip, r2
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	42a2      	cmp	r2, r4
 8000c9a:	d94f      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000c9c:	192c      	adds	r4, r5, r4
 8000c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000ca2:	d204      	bcs.n	8000cae <__udivmoddi4+0x112>
 8000ca4:	42a2      	cmp	r2, r4
 8000ca6:	d902      	bls.n	8000cae <__udivmoddi4+0x112>
 8000ca8:	f1ac 0302 	sub.w	r3, ip, #2
 8000cac:	442c      	add	r4, r5
 8000cae:	1aa4      	subs	r4, r4, r2
 8000cb0:	e7be      	b.n	8000c30 <__udivmoddi4+0x94>
 8000cb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cb6:	fa20 f80c 	lsr.w	r8, r0, ip
 8000cba:	fa00 f307 	lsl.w	r3, r0, r7
 8000cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000cc2:	40bd      	lsls	r5, r7
 8000cc4:	ea4c 0203 	orr.w	r2, ip, r3
 8000cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ccc:	b2ab      	uxth	r3, r5
 8000cce:	fbb8 fcfe 	udiv	ip, r8, lr
 8000cd2:	0c11      	lsrs	r1, r2, #16
 8000cd4:	fb0e 801c 	mls	r0, lr, ip, r8
 8000cd8:	fb0c f903 	mul.w	r9, ip, r3
 8000cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000ce0:	4581      	cmp	r9, r0
 8000ce2:	fa04 f407 	lsl.w	r4, r4, r7
 8000ce6:	d923      	bls.n	8000d30 <__udivmoddi4+0x194>
 8000ce8:	1828      	adds	r0, r5, r0
 8000cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000cee:	d204      	bcs.n	8000cfa <__udivmoddi4+0x15e>
 8000cf0:	4581      	cmp	r9, r0
 8000cf2:	d902      	bls.n	8000cfa <__udivmoddi4+0x15e>
 8000cf4:	f1ac 0102 	sub.w	r1, ip, #2
 8000cf8:	4428      	add	r0, r5
 8000cfa:	eba0 0009 	sub.w	r0, r0, r9
 8000cfe:	b292      	uxth	r2, r2
 8000d00:	fbb0 fcfe 	udiv	ip, r0, lr
 8000d04:	fb0e 001c 	mls	r0, lr, ip, r0
 8000d08:	fb0c f803 	mul.w	r8, ip, r3
 8000d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000d10:	4598      	cmp	r8, r3
 8000d12:	d90f      	bls.n	8000d34 <__udivmoddi4+0x198>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000d1a:	d204      	bcs.n	8000d26 <__udivmoddi4+0x18a>
 8000d1c:	4598      	cmp	r8, r3
 8000d1e:	d902      	bls.n	8000d26 <__udivmoddi4+0x18a>
 8000d20:	f1ac 0202 	sub.w	r2, ip, #2
 8000d24:	442b      	add	r3, r5
 8000d26:	eba3 0308 	sub.w	r3, r3, r8
 8000d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000d2e:	e791      	b.n	8000c54 <__udivmoddi4+0xb8>
 8000d30:	4661      	mov	r1, ip
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0x15e>
 8000d34:	4662      	mov	r2, ip
 8000d36:	e7f6      	b.n	8000d26 <__udivmoddi4+0x18a>
 8000d38:	4660      	mov	r0, ip
 8000d3a:	e7a2      	b.n	8000c82 <__udivmoddi4+0xe6>
 8000d3c:	4663      	mov	r3, ip
 8000d3e:	e7b6      	b.n	8000cae <__udivmoddi4+0x112>
 8000d40:	4283      	cmp	r3, r0
 8000d42:	d905      	bls.n	8000d50 <__udivmoddi4+0x1b4>
 8000d44:	b10e      	cbz	r6, 8000d4a <__udivmoddi4+0x1ae>
 8000d46:	e9c6 7000 	strd	r7, r0, [r6]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e776      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d50:	fab3 f183 	clz	r1, r3
 8000d54:	b981      	cbnz	r1, 8000d78 <__udivmoddi4+0x1dc>
 8000d56:	4283      	cmp	r3, r0
 8000d58:	d301      	bcc.n	8000d5e <__udivmoddi4+0x1c2>
 8000d5a:	42ba      	cmp	r2, r7
 8000d5c:	d80a      	bhi.n	8000d74 <__udivmoddi4+0x1d8>
 8000d5e:	1abc      	subs	r4, r7, r2
 8000d60:	eb60 0303 	sbc.w	r3, r0, r3
 8000d64:	2001      	movs	r0, #1
 8000d66:	469c      	mov	ip, r3
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d068      	beq.n	8000e3e <__udivmoddi4+0x2a2>
 8000d6c:	e9c6 4c00 	strd	r4, ip, [r6]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e764      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e7f7      	b.n	8000d68 <__udivmoddi4+0x1cc>
 8000d78:	f1c1 0c20 	rsb	ip, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f40c 	lsr.w	r4, r2, ip
 8000d82:	431c      	orrs	r4, r3
 8000d84:	fa02 f501 	lsl.w	r5, r2, r1
 8000d88:	fa00 f301 	lsl.w	r3, r0, r1
 8000d8c:	fa27 f20c 	lsr.w	r2, r7, ip
 8000d90:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	fbbb f8f9 	udiv	r8, fp, r9
 8000d9e:	fa1f fe84 	uxth.w	lr, r4
 8000da2:	fb09 bb18 	mls	fp, r9, r8, fp
 8000da6:	0c1a      	lsrs	r2, r3, #16
 8000da8:	fb08 fa0e 	mul.w	sl, r8, lr
 8000dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000db0:	4592      	cmp	sl, r2
 8000db2:	fa07 f701 	lsl.w	r7, r7, r1
 8000db6:	d93e      	bls.n	8000e36 <__udivmoddi4+0x29a>
 8000db8:	18a2      	adds	r2, r4, r2
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000dbe:	d204      	bcs.n	8000dca <__udivmoddi4+0x22e>
 8000dc0:	4592      	cmp	sl, r2
 8000dc2:	d902      	bls.n	8000dca <__udivmoddi4+0x22e>
 8000dc4:	f1a8 0002 	sub.w	r0, r8, #2
 8000dc8:	4422      	add	r2, r4
 8000dca:	eba2 020a 	sub.w	r2, r2, sl
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	fbb2 f8f9 	udiv	r8, r2, r9
 8000dd4:	fb09 2218 	mls	r2, r9, r8, r2
 8000dd8:	fb08 fe0e 	mul.w	lr, r8, lr
 8000ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000de0:	4596      	cmp	lr, r2
 8000de2:	d92a      	bls.n	8000e3a <__udivmoddi4+0x29e>
 8000de4:	18a2      	adds	r2, r4, r2
 8000de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8000dea:	d204      	bcs.n	8000df6 <__udivmoddi4+0x25a>
 8000dec:	4596      	cmp	lr, r2
 8000dee:	d902      	bls.n	8000df6 <__udivmoddi4+0x25a>
 8000df0:	f1a8 0302 	sub.w	r3, r8, #2
 8000df4:	4422      	add	r2, r4
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	fba0 9305 	umull	r9, r3, r0, r5
 8000dfe:	eba2 020e 	sub.w	r2, r2, lr
 8000e02:	429a      	cmp	r2, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	4698      	mov	r8, r3
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0x274>
 8000e0a:	d106      	bne.n	8000e1a <__udivmoddi4+0x27e>
 8000e0c:	454f      	cmp	r7, r9
 8000e0e:	d204      	bcs.n	8000e1a <__udivmoddi4+0x27e>
 8000e10:	ebb9 0e05 	subs.w	lr, r9, r5
 8000e14:	eb63 0804 	sbc.w	r8, r3, r4
 8000e18:	3801      	subs	r0, #1
 8000e1a:	b186      	cbz	r6, 8000e3e <__udivmoddi4+0x2a2>
 8000e1c:	ebb7 030e 	subs.w	r3, r7, lr
 8000e20:	eb62 0708 	sbc.w	r7, r2, r8
 8000e24:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e28:	40cb      	lsrs	r3, r1
 8000e2a:	ea4c 0303 	orr.w	r3, ip, r3
 8000e2e:	40cf      	lsrs	r7, r1
 8000e30:	e9c6 3700 	strd	r3, r7, [r6]
 8000e34:	e79c      	b.n	8000d70 <__udivmoddi4+0x1d4>
 8000e36:	4640      	mov	r0, r8
 8000e38:	e7c7      	b.n	8000dca <__udivmoddi4+0x22e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	e7db      	b.n	8000df6 <__udivmoddi4+0x25a>
 8000e3e:	4631      	mov	r1, r6
 8000e40:	e6fd      	b.n	8000c3e <__udivmoddi4+0xa2>

08000e42 <strcmp>:
 8000e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e4a:	2a01      	cmp	r2, #1
 8000e4c:	bf28      	it	cs
 8000e4e:	429a      	cmpcs	r2, r3
 8000e50:	d0f7      	beq.n	8000e42 <strcmp>
 8000e52:	1ad0      	subs	r0, r2, r3
 8000e54:	4770      	bx	lr

08000e56 <strlen>:
 8000e56:	4603      	mov	r3, r0
 8000e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	d1fb      	bne.n	8000e58 <strlen+0x2>
 8000e60:	1a18      	subs	r0, r3, r0
 8000e62:	3801      	subs	r0, #1
 8000e64:	4770      	bx	lr
	...

08000e68 <_dtoa_r>:
 8000e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e6c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8000e6e:	b099      	sub	sp, #100	; 0x64
 8000e70:	4616      	mov	r6, r2
 8000e72:	461f      	mov	r7, r3
 8000e74:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8000e78:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8000e7c:	4605      	mov	r5, r0
 8000e7e:	b974      	cbnz	r4, 8000e9e <_dtoa_r+0x36>
 8000e80:	2010      	movs	r0, #16
 8000e82:	f00a fd81 	bl	800b988 <malloc>
 8000e86:	4602      	mov	r2, r0
 8000e88:	6268      	str	r0, [r5, #36]	; 0x24
 8000e8a:	b920      	cbnz	r0, 8000e96 <_dtoa_r+0x2e>
 8000e8c:	4ba8      	ldr	r3, [pc, #672]	; (8001130 <_dtoa_r+0x2c8>)
 8000e8e:	21ea      	movs	r1, #234	; 0xea
 8000e90:	48a8      	ldr	r0, [pc, #672]	; (8001134 <_dtoa_r+0x2cc>)
 8000e92:	f00b fca9 	bl	800c7e8 <__assert_func>
 8000e96:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8000e9a:	6004      	str	r4, [r0, #0]
 8000e9c:	60c4      	str	r4, [r0, #12]
 8000e9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000ea0:	6819      	ldr	r1, [r3, #0]
 8000ea2:	b151      	cbz	r1, 8000eba <_dtoa_r+0x52>
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	604a      	str	r2, [r1, #4]
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	4093      	lsls	r3, r2
 8000eac:	608b      	str	r3, [r1, #8]
 8000eae:	4628      	mov	r0, r5
 8000eb0:	f00b f9c6 	bl	800c240 <_Bfree>
 8000eb4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	1e3b      	subs	r3, r7, #0
 8000ebc:	bfb9      	ittee	lt
 8000ebe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8000ec2:	9305      	strlt	r3, [sp, #20]
 8000ec4:	2300      	movge	r3, #0
 8000ec6:	f8c8 3000 	strge.w	r3, [r8]
 8000eca:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8000ece:	4b9a      	ldr	r3, [pc, #616]	; (8001138 <_dtoa_r+0x2d0>)
 8000ed0:	bfbc      	itt	lt
 8000ed2:	2201      	movlt	r2, #1
 8000ed4:	f8c8 2000 	strlt.w	r2, [r8]
 8000ed8:	ea33 0309 	bics.w	r3, r3, r9
 8000edc:	d119      	bne.n	8000f12 <_dtoa_r+0xaa>
 8000ede:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8000ee0:	f242 730f 	movw	r3, #9999	; 0x270f
 8000ee4:	6013      	str	r3, [r2, #0]
 8000ee6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8000eea:	4333      	orrs	r3, r6
 8000eec:	f000 8580 	beq.w	80019f0 <_dtoa_r+0xb88>
 8000ef0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8000ef2:	b953      	cbnz	r3, 8000f0a <_dtoa_r+0xa2>
 8000ef4:	4b91      	ldr	r3, [pc, #580]	; (800113c <_dtoa_r+0x2d4>)
 8000ef6:	e022      	b.n	8000f3e <_dtoa_r+0xd6>
 8000ef8:	4b91      	ldr	r3, [pc, #580]	; (8001140 <_dtoa_r+0x2d8>)
 8000efa:	9303      	str	r3, [sp, #12]
 8000efc:	3308      	adds	r3, #8
 8000efe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	9803      	ldr	r0, [sp, #12]
 8000f04:	b019      	add	sp, #100	; 0x64
 8000f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f0a:	4b8c      	ldr	r3, [pc, #560]	; (800113c <_dtoa_r+0x2d4>)
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	3303      	adds	r3, #3
 8000f10:	e7f5      	b.n	8000efe <_dtoa_r+0x96>
 8000f12:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8000f16:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8000f1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2300      	movs	r3, #0
 8000f22:	f7ff fdcb 	bl	8000abc <__aeabi_dcmpeq>
 8000f26:	4680      	mov	r8, r0
 8000f28:	b158      	cbz	r0, 8000f42 <_dtoa_r+0xda>
 8000f2a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	f000 8559 	beq.w	80019ea <_dtoa_r+0xb82>
 8000f38:	4882      	ldr	r0, [pc, #520]	; (8001144 <_dtoa_r+0x2dc>)
 8000f3a:	6018      	str	r0, [r3, #0]
 8000f3c:	1e43      	subs	r3, r0, #1
 8000f3e:	9303      	str	r3, [sp, #12]
 8000f40:	e7df      	b.n	8000f02 <_dtoa_r+0x9a>
 8000f42:	ab16      	add	r3, sp, #88	; 0x58
 8000f44:	9301      	str	r3, [sp, #4]
 8000f46:	ab17      	add	r3, sp, #92	; 0x5c
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	4628      	mov	r0, r5
 8000f4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8000f50:	f00b fbee 	bl	800c730 <__d2b>
 8000f54:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8000f58:	4683      	mov	fp, r0
 8000f5a:	2c00      	cmp	r4, #0
 8000f5c:	d07e      	beq.n	800105c <_dtoa_r+0x1f4>
 8000f5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000f60:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8000f64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000f6c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8000f70:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8000f74:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8000f78:	4b73      	ldr	r3, [pc, #460]	; (8001148 <_dtoa_r+0x2e0>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f7ff f964 	bl	8000248 <__aeabi_dsub>
 8000f80:	a365      	add	r3, pc, #404	; (adr r3, 8001118 <_dtoa_r+0x2b0>)
 8000f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f86:	f7ff fb17 	bl	80005b8 <__aeabi_dmul>
 8000f8a:	a365      	add	r3, pc, #404	; (adr r3, 8001120 <_dtoa_r+0x2b8>)
 8000f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f90:	f7ff f95c 	bl	800024c <__adddf3>
 8000f94:	4606      	mov	r6, r0
 8000f96:	4620      	mov	r0, r4
 8000f98:	460f      	mov	r7, r1
 8000f9a:	f7ff faa3 	bl	80004e4 <__aeabi_i2d>
 8000f9e:	a362      	add	r3, pc, #392	; (adr r3, 8001128 <_dtoa_r+0x2c0>)
 8000fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa4:	f7ff fb08 	bl	80005b8 <__aeabi_dmul>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	460b      	mov	r3, r1
 8000fac:	4630      	mov	r0, r6
 8000fae:	4639      	mov	r1, r7
 8000fb0:	f7ff f94c 	bl	800024c <__adddf3>
 8000fb4:	4606      	mov	r6, r0
 8000fb6:	460f      	mov	r7, r1
 8000fb8:	f7ff fdc8 	bl	8000b4c <__aeabi_d2iz>
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	4682      	mov	sl, r0
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	f7ff fd83 	bl	8000ad0 <__aeabi_dcmplt>
 8000fca:	b148      	cbz	r0, 8000fe0 <_dtoa_r+0x178>
 8000fcc:	4650      	mov	r0, sl
 8000fce:	f7ff fa89 	bl	80004e4 <__aeabi_i2d>
 8000fd2:	4632      	mov	r2, r6
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	f7ff fd71 	bl	8000abc <__aeabi_dcmpeq>
 8000fda:	b908      	cbnz	r0, 8000fe0 <_dtoa_r+0x178>
 8000fdc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8000fe0:	f1ba 0f16 	cmp.w	sl, #22
 8000fe4:	d857      	bhi.n	8001096 <_dtoa_r+0x22e>
 8000fe6:	4b59      	ldr	r3, [pc, #356]	; (800114c <_dtoa_r+0x2e4>)
 8000fe8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8000fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000ff4:	f7ff fd6c 	bl	8000ad0 <__aeabi_dcmplt>
 8000ff8:	2800      	cmp	r0, #0
 8000ffa:	d04e      	beq.n	800109a <_dtoa_r+0x232>
 8000ffc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001000:	2300      	movs	r3, #0
 8001002:	930f      	str	r3, [sp, #60]	; 0x3c
 8001004:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8001006:	1b1c      	subs	r4, r3, r4
 8001008:	1e63      	subs	r3, r4, #1
 800100a:	9309      	str	r3, [sp, #36]	; 0x24
 800100c:	bf45      	ittet	mi
 800100e:	f1c4 0301 	rsbmi	r3, r4, #1
 8001012:	9306      	strmi	r3, [sp, #24]
 8001014:	2300      	movpl	r3, #0
 8001016:	2300      	movmi	r3, #0
 8001018:	bf4c      	ite	mi
 800101a:	9309      	strmi	r3, [sp, #36]	; 0x24
 800101c:	9306      	strpl	r3, [sp, #24]
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	db3c      	blt.n	800109e <_dtoa_r+0x236>
 8001024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001026:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800102a:	4453      	add	r3, sl
 800102c:	9309      	str	r3, [sp, #36]	; 0x24
 800102e:	2300      	movs	r3, #0
 8001030:	930a      	str	r3, [sp, #40]	; 0x28
 8001032:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001034:	2b09      	cmp	r3, #9
 8001036:	f200 808d 	bhi.w	8001154 <_dtoa_r+0x2ec>
 800103a:	2b05      	cmp	r3, #5
 800103c:	bfc4      	itt	gt
 800103e:	3b04      	subgt	r3, #4
 8001040:	9322      	strgt	r3, [sp, #136]	; 0x88
 8001042:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001044:	f1a3 0302 	sub.w	r3, r3, #2
 8001048:	bfcc      	ite	gt
 800104a:	2400      	movgt	r4, #0
 800104c:	2401      	movle	r4, #1
 800104e:	2b03      	cmp	r3, #3
 8001050:	f200 808c 	bhi.w	800116c <_dtoa_r+0x304>
 8001054:	e8df f003 	tbb	[pc, r3]
 8001058:	5b4d4f2d 	.word	0x5b4d4f2d
 800105c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8001060:	441c      	add	r4, r3
 8001062:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8001066:	2b20      	cmp	r3, #32
 8001068:	bfc3      	ittte	gt
 800106a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800106e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8001072:	fa09 f303 	lslgt.w	r3, r9, r3
 8001076:	f1c3 0320 	rsble	r3, r3, #32
 800107a:	bfc6      	itte	gt
 800107c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8001080:	4318      	orrgt	r0, r3
 8001082:	fa06 f003 	lslle.w	r0, r6, r3
 8001086:	f7ff fa1d 	bl	80004c4 <__aeabi_ui2d>
 800108a:	2301      	movs	r3, #1
 800108c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8001090:	3c01      	subs	r4, #1
 8001092:	9313      	str	r3, [sp, #76]	; 0x4c
 8001094:	e770      	b.n	8000f78 <_dtoa_r+0x110>
 8001096:	2301      	movs	r3, #1
 8001098:	e7b3      	b.n	8001002 <_dtoa_r+0x19a>
 800109a:	900f      	str	r0, [sp, #60]	; 0x3c
 800109c:	e7b2      	b.n	8001004 <_dtoa_r+0x19c>
 800109e:	9b06      	ldr	r3, [sp, #24]
 80010a0:	eba3 030a 	sub.w	r3, r3, sl
 80010a4:	9306      	str	r3, [sp, #24]
 80010a6:	f1ca 0300 	rsb	r3, sl, #0
 80010aa:	930a      	str	r3, [sp, #40]	; 0x28
 80010ac:	2300      	movs	r3, #0
 80010ae:	930e      	str	r3, [sp, #56]	; 0x38
 80010b0:	e7bf      	b.n	8001032 <_dtoa_r+0x1ca>
 80010b2:	2300      	movs	r3, #0
 80010b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80010b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	dc5a      	bgt.n	8001172 <_dtoa_r+0x30a>
 80010bc:	f04f 0901 	mov.w	r9, #1
 80010c0:	f8cd 9020 	str.w	r9, [sp, #32]
 80010c4:	464b      	mov	r3, r9
 80010c6:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80010ca:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80010cc:	2200      	movs	r2, #0
 80010ce:	6042      	str	r2, [r0, #4]
 80010d0:	2204      	movs	r2, #4
 80010d2:	f102 0614 	add.w	r6, r2, #20
 80010d6:	429e      	cmp	r6, r3
 80010d8:	6841      	ldr	r1, [r0, #4]
 80010da:	d950      	bls.n	800117e <_dtoa_r+0x316>
 80010dc:	4628      	mov	r0, r5
 80010de:	f00b f86f 	bl	800c1c0 <_Balloc>
 80010e2:	9003      	str	r0, [sp, #12]
 80010e4:	2800      	cmp	r0, #0
 80010e6:	d14e      	bne.n	8001186 <_dtoa_r+0x31e>
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <_dtoa_r+0x2e8>)
 80010ea:	4602      	mov	r2, r0
 80010ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80010f0:	e6ce      	b.n	8000e90 <_dtoa_r+0x28>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e7de      	b.n	80010b4 <_dtoa_r+0x24c>
 80010f6:	2300      	movs	r3, #0
 80010f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80010fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80010fc:	eb0a 0903 	add.w	r9, sl, r3
 8001100:	f109 0301 	add.w	r3, r9, #1
 8001104:	2b01      	cmp	r3, #1
 8001106:	9308      	str	r3, [sp, #32]
 8001108:	bfb8      	it	lt
 800110a:	2301      	movlt	r3, #1
 800110c:	e7dd      	b.n	80010ca <_dtoa_r+0x262>
 800110e:	2301      	movs	r3, #1
 8001110:	e7f2      	b.n	80010f8 <_dtoa_r+0x290>
 8001112:	bf00      	nop
 8001114:	f3af 8000 	nop.w
 8001118:	636f4361 	.word	0x636f4361
 800111c:	3fd287a7 	.word	0x3fd287a7
 8001120:	8b60c8b3 	.word	0x8b60c8b3
 8001124:	3fc68a28 	.word	0x3fc68a28
 8001128:	509f79fb 	.word	0x509f79fb
 800112c:	3fd34413 	.word	0x3fd34413
 8001130:	08011a46 	.word	0x08011a46
 8001134:	08011a5d 	.word	0x08011a5d
 8001138:	7ff00000 	.word	0x7ff00000
 800113c:	08011a42 	.word	0x08011a42
 8001140:	08011a39 	.word	0x08011a39
 8001144:	08011a16 	.word	0x08011a16
 8001148:	3ff80000 	.word	0x3ff80000
 800114c:	080102f0 	.word	0x080102f0
 8001150:	08011ab7 	.word	0x08011ab7
 8001154:	2401      	movs	r4, #1
 8001156:	2300      	movs	r3, #0
 8001158:	9322      	str	r3, [sp, #136]	; 0x88
 800115a:	940b      	str	r4, [sp, #44]	; 0x2c
 800115c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8001160:	2200      	movs	r2, #0
 8001162:	f8cd 9020 	str.w	r9, [sp, #32]
 8001166:	2312      	movs	r3, #18
 8001168:	9223      	str	r2, [sp, #140]	; 0x8c
 800116a:	e7ae      	b.n	80010ca <_dtoa_r+0x262>
 800116c:	2301      	movs	r3, #1
 800116e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001170:	e7f4      	b.n	800115c <_dtoa_r+0x2f4>
 8001172:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8001176:	f8cd 9020 	str.w	r9, [sp, #32]
 800117a:	464b      	mov	r3, r9
 800117c:	e7a5      	b.n	80010ca <_dtoa_r+0x262>
 800117e:	3101      	adds	r1, #1
 8001180:	6041      	str	r1, [r0, #4]
 8001182:	0052      	lsls	r2, r2, #1
 8001184:	e7a5      	b.n	80010d2 <_dtoa_r+0x26a>
 8001186:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001188:	9a03      	ldr	r2, [sp, #12]
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	9b08      	ldr	r3, [sp, #32]
 800118e:	2b0e      	cmp	r3, #14
 8001190:	f200 80a8 	bhi.w	80012e4 <_dtoa_r+0x47c>
 8001194:	2c00      	cmp	r4, #0
 8001196:	f000 80a5 	beq.w	80012e4 <_dtoa_r+0x47c>
 800119a:	f1ba 0f00 	cmp.w	sl, #0
 800119e:	dd34      	ble.n	800120a <_dtoa_r+0x3a2>
 80011a0:	4a9a      	ldr	r2, [pc, #616]	; (800140c <_dtoa_r+0x5a4>)
 80011a2:	f00a 030f 	and.w	r3, sl, #15
 80011a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80011aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80011ae:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80011b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80011b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80011ba:	d016      	beq.n	80011ea <_dtoa_r+0x382>
 80011bc:	4b94      	ldr	r3, [pc, #592]	; (8001410 <_dtoa_r+0x5a8>)
 80011be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80011c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80011c6:	f7ff fb21 	bl	800080c <__aeabi_ddiv>
 80011ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80011ce:	f004 040f 	and.w	r4, r4, #15
 80011d2:	2703      	movs	r7, #3
 80011d4:	4e8e      	ldr	r6, [pc, #568]	; (8001410 <_dtoa_r+0x5a8>)
 80011d6:	b954      	cbnz	r4, 80011ee <_dtoa_r+0x386>
 80011d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80011dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80011e0:	f7ff fb14 	bl	800080c <__aeabi_ddiv>
 80011e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80011e8:	e029      	b.n	800123e <_dtoa_r+0x3d6>
 80011ea:	2702      	movs	r7, #2
 80011ec:	e7f2      	b.n	80011d4 <_dtoa_r+0x36c>
 80011ee:	07e1      	lsls	r1, r4, #31
 80011f0:	d508      	bpl.n	8001204 <_dtoa_r+0x39c>
 80011f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80011f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80011fa:	f7ff f9dd 	bl	80005b8 <__aeabi_dmul>
 80011fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001202:	3701      	adds	r7, #1
 8001204:	1064      	asrs	r4, r4, #1
 8001206:	3608      	adds	r6, #8
 8001208:	e7e5      	b.n	80011d6 <_dtoa_r+0x36e>
 800120a:	f000 80a5 	beq.w	8001358 <_dtoa_r+0x4f0>
 800120e:	f1ca 0400 	rsb	r4, sl, #0
 8001212:	4b7e      	ldr	r3, [pc, #504]	; (800140c <_dtoa_r+0x5a4>)
 8001214:	4e7e      	ldr	r6, [pc, #504]	; (8001410 <_dtoa_r+0x5a8>)
 8001216:	f004 020f 	and.w	r2, r4, #15
 800121a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001226:	f7ff f9c7 	bl	80005b8 <__aeabi_dmul>
 800122a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800122e:	1124      	asrs	r4, r4, #4
 8001230:	2300      	movs	r3, #0
 8001232:	2702      	movs	r7, #2
 8001234:	2c00      	cmp	r4, #0
 8001236:	f040 8084 	bne.w	8001342 <_dtoa_r+0x4da>
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1d2      	bne.n	80011e4 <_dtoa_r+0x37c>
 800123e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001240:	2b00      	cmp	r3, #0
 8001242:	f000 808b 	beq.w	800135c <_dtoa_r+0x4f4>
 8001246:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800124a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800124e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001252:	4b70      	ldr	r3, [pc, #448]	; (8001414 <_dtoa_r+0x5ac>)
 8001254:	2200      	movs	r2, #0
 8001256:	f7ff fc3b 	bl	8000ad0 <__aeabi_dcmplt>
 800125a:	2800      	cmp	r0, #0
 800125c:	d07e      	beq.n	800135c <_dtoa_r+0x4f4>
 800125e:	9b08      	ldr	r3, [sp, #32]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d07b      	beq.n	800135c <_dtoa_r+0x4f4>
 8001264:	f1b9 0f00 	cmp.w	r9, #0
 8001268:	dd38      	ble.n	80012dc <_dtoa_r+0x474>
 800126a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800126e:	4b6a      	ldr	r3, [pc, #424]	; (8001418 <_dtoa_r+0x5b0>)
 8001270:	2200      	movs	r2, #0
 8001272:	f7ff f9a1 	bl	80005b8 <__aeabi_dmul>
 8001276:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800127a:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800127e:	3701      	adds	r7, #1
 8001280:	464c      	mov	r4, r9
 8001282:	4638      	mov	r0, r7
 8001284:	f7ff f92e 	bl	80004e4 <__aeabi_i2d>
 8001288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800128c:	f7ff f994 	bl	80005b8 <__aeabi_dmul>
 8001290:	4b62      	ldr	r3, [pc, #392]	; (800141c <_dtoa_r+0x5b4>)
 8001292:	2200      	movs	r2, #0
 8001294:	f7fe ffda 	bl	800024c <__adddf3>
 8001298:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800129c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80012a0:	9611      	str	r6, [sp, #68]	; 0x44
 80012a2:	2c00      	cmp	r4, #0
 80012a4:	d15d      	bne.n	8001362 <_dtoa_r+0x4fa>
 80012a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012aa:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <_dtoa_r+0x5b8>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	f7fe ffcb 	bl	8000248 <__aeabi_dsub>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80012ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80012bc:	4633      	mov	r3, r6
 80012be:	f7ff fc25 	bl	8000b0c <__aeabi_dcmpgt>
 80012c2:	2800      	cmp	r0, #0
 80012c4:	f040 829c 	bne.w	8001800 <_dtoa_r+0x998>
 80012c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80012ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80012d2:	f7ff fbfd 	bl	8000ad0 <__aeabi_dcmplt>
 80012d6:	2800      	cmp	r0, #0
 80012d8:	f040 8290 	bne.w	80017fc <_dtoa_r+0x994>
 80012dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80012e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80012e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f2c0 8152 	blt.w	8001590 <_dtoa_r+0x728>
 80012ec:	f1ba 0f0e 	cmp.w	sl, #14
 80012f0:	f300 814e 	bgt.w	8001590 <_dtoa_r+0x728>
 80012f4:	4b45      	ldr	r3, [pc, #276]	; (800140c <_dtoa_r+0x5a4>)
 80012f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80012fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80012fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8001302:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001304:	2b00      	cmp	r3, #0
 8001306:	f280 80db 	bge.w	80014c0 <_dtoa_r+0x658>
 800130a:	9b08      	ldr	r3, [sp, #32]
 800130c:	2b00      	cmp	r3, #0
 800130e:	f300 80d7 	bgt.w	80014c0 <_dtoa_r+0x658>
 8001312:	f040 8272 	bne.w	80017fa <_dtoa_r+0x992>
 8001316:	4b42      	ldr	r3, [pc, #264]	; (8001420 <_dtoa_r+0x5b8>)
 8001318:	2200      	movs	r2, #0
 800131a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800131e:	f7ff f94b 	bl	80005b8 <__aeabi_dmul>
 8001322:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001326:	f7ff fbe7 	bl	8000af8 <__aeabi_dcmpge>
 800132a:	9c08      	ldr	r4, [sp, #32]
 800132c:	4626      	mov	r6, r4
 800132e:	2800      	cmp	r0, #0
 8001330:	f040 8248 	bne.w	80017c4 <_dtoa_r+0x95c>
 8001334:	9f03      	ldr	r7, [sp, #12]
 8001336:	2331      	movs	r3, #49	; 0x31
 8001338:	f807 3b01 	strb.w	r3, [r7], #1
 800133c:	f10a 0a01 	add.w	sl, sl, #1
 8001340:	e244      	b.n	80017cc <_dtoa_r+0x964>
 8001342:	07e2      	lsls	r2, r4, #31
 8001344:	d505      	bpl.n	8001352 <_dtoa_r+0x4ea>
 8001346:	e9d6 2300 	ldrd	r2, r3, [r6]
 800134a:	f7ff f935 	bl	80005b8 <__aeabi_dmul>
 800134e:	3701      	adds	r7, #1
 8001350:	2301      	movs	r3, #1
 8001352:	1064      	asrs	r4, r4, #1
 8001354:	3608      	adds	r6, #8
 8001356:	e76d      	b.n	8001234 <_dtoa_r+0x3cc>
 8001358:	2702      	movs	r7, #2
 800135a:	e770      	b.n	800123e <_dtoa_r+0x3d6>
 800135c:	9c08      	ldr	r4, [sp, #32]
 800135e:	46d0      	mov	r8, sl
 8001360:	e78f      	b.n	8001282 <_dtoa_r+0x41a>
 8001362:	9903      	ldr	r1, [sp, #12]
 8001364:	4b29      	ldr	r3, [pc, #164]	; (800140c <_dtoa_r+0x5a4>)
 8001366:	4421      	add	r1, r4
 8001368:	9112      	str	r1, [sp, #72]	; 0x48
 800136a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800136c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001370:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8001374:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001378:	2900      	cmp	r1, #0
 800137a:	d055      	beq.n	8001428 <_dtoa_r+0x5c0>
 800137c:	4929      	ldr	r1, [pc, #164]	; (8001424 <_dtoa_r+0x5bc>)
 800137e:	2000      	movs	r0, #0
 8001380:	f7ff fa44 	bl	800080c <__aeabi_ddiv>
 8001384:	463b      	mov	r3, r7
 8001386:	4632      	mov	r2, r6
 8001388:	f7fe ff5e 	bl	8000248 <__aeabi_dsub>
 800138c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001390:	9f03      	ldr	r7, [sp, #12]
 8001392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001396:	f7ff fbd9 	bl	8000b4c <__aeabi_d2iz>
 800139a:	4604      	mov	r4, r0
 800139c:	f7ff f8a2 	bl	80004e4 <__aeabi_i2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80013a8:	f7fe ff4e 	bl	8000248 <__aeabi_dsub>
 80013ac:	3430      	adds	r4, #48	; 0x30
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013b6:	f807 4b01 	strb.w	r4, [r7], #1
 80013ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80013be:	f7ff fb87 	bl	8000ad0 <__aeabi_dcmplt>
 80013c2:	2800      	cmp	r0, #0
 80013c4:	d174      	bne.n	80014b0 <_dtoa_r+0x648>
 80013c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80013ca:	4912      	ldr	r1, [pc, #72]	; (8001414 <_dtoa_r+0x5ac>)
 80013cc:	2000      	movs	r0, #0
 80013ce:	f7fe ff3b 	bl	8000248 <__aeabi_dsub>
 80013d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80013d6:	f7ff fb7b 	bl	8000ad0 <__aeabi_dcmplt>
 80013da:	2800      	cmp	r0, #0
 80013dc:	f040 80b7 	bne.w	800154e <_dtoa_r+0x6e6>
 80013e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80013e2:	429f      	cmp	r7, r3
 80013e4:	f43f af7a 	beq.w	80012dc <_dtoa_r+0x474>
 80013e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80013ec:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <_dtoa_r+0x5b0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f7ff f8e2 	bl	80005b8 <__aeabi_dmul>
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <_dtoa_r+0x5b0>)
 80013f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80013fa:	2200      	movs	r2, #0
 80013fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001400:	f7ff f8da 	bl	80005b8 <__aeabi_dmul>
 8001404:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001408:	e7c3      	b.n	8001392 <_dtoa_r+0x52a>
 800140a:	bf00      	nop
 800140c:	080102f0 	.word	0x080102f0
 8001410:	080102c8 	.word	0x080102c8
 8001414:	3ff00000 	.word	0x3ff00000
 8001418:	40240000 	.word	0x40240000
 800141c:	401c0000 	.word	0x401c0000
 8001420:	40140000 	.word	0x40140000
 8001424:	3fe00000 	.word	0x3fe00000
 8001428:	4630      	mov	r0, r6
 800142a:	4639      	mov	r1, r7
 800142c:	f7ff f8c4 	bl	80005b8 <__aeabi_dmul>
 8001430:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001434:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001436:	9c03      	ldr	r4, [sp, #12]
 8001438:	9314      	str	r3, [sp, #80]	; 0x50
 800143a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800143e:	f7ff fb85 	bl	8000b4c <__aeabi_d2iz>
 8001442:	9015      	str	r0, [sp, #84]	; 0x54
 8001444:	f7ff f84e 	bl	80004e4 <__aeabi_i2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001450:	f7fe fefa 	bl	8000248 <__aeabi_dsub>
 8001454:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001456:	3330      	adds	r3, #48	; 0x30
 8001458:	f804 3b01 	strb.w	r3, [r4], #1
 800145c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800145e:	429c      	cmp	r4, r3
 8001460:	4606      	mov	r6, r0
 8001462:	460f      	mov	r7, r1
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	d124      	bne.n	80014b4 <_dtoa_r+0x64c>
 800146a:	4ba4      	ldr	r3, [pc, #656]	; (80016fc <_dtoa_r+0x894>)
 800146c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001470:	f7fe feec 	bl	800024c <__adddf3>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4630      	mov	r0, r6
 800147a:	4639      	mov	r1, r7
 800147c:	f7ff fb46 	bl	8000b0c <__aeabi_dcmpgt>
 8001480:	2800      	cmp	r0, #0
 8001482:	d163      	bne.n	800154c <_dtoa_r+0x6e4>
 8001484:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001488:	499c      	ldr	r1, [pc, #624]	; (80016fc <_dtoa_r+0x894>)
 800148a:	2000      	movs	r0, #0
 800148c:	f7fe fedc 	bl	8000248 <__aeabi_dsub>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4630      	mov	r0, r6
 8001496:	4639      	mov	r1, r7
 8001498:	f7ff fb1a 	bl	8000ad0 <__aeabi_dcmplt>
 800149c:	2800      	cmp	r0, #0
 800149e:	f43f af1d 	beq.w	80012dc <_dtoa_r+0x474>
 80014a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80014a4:	1e7b      	subs	r3, r7, #1
 80014a6:	9314      	str	r3, [sp, #80]	; 0x50
 80014a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80014ac:	2b30      	cmp	r3, #48	; 0x30
 80014ae:	d0f8      	beq.n	80014a2 <_dtoa_r+0x63a>
 80014b0:	46c2      	mov	sl, r8
 80014b2:	e03b      	b.n	800152c <_dtoa_r+0x6c4>
 80014b4:	4b92      	ldr	r3, [pc, #584]	; (8001700 <_dtoa_r+0x898>)
 80014b6:	f7ff f87f 	bl	80005b8 <__aeabi_dmul>
 80014ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80014be:	e7bc      	b.n	800143a <_dtoa_r+0x5d2>
 80014c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80014c4:	9f03      	ldr	r7, [sp, #12]
 80014c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80014ca:	4640      	mov	r0, r8
 80014cc:	4649      	mov	r1, r9
 80014ce:	f7ff f99d 	bl	800080c <__aeabi_ddiv>
 80014d2:	f7ff fb3b 	bl	8000b4c <__aeabi_d2iz>
 80014d6:	4604      	mov	r4, r0
 80014d8:	f7ff f804 	bl	80004e4 <__aeabi_i2d>
 80014dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80014e0:	f7ff f86a 	bl	80005b8 <__aeabi_dmul>
 80014e4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4640      	mov	r0, r8
 80014ee:	4649      	mov	r1, r9
 80014f0:	f7fe feaa 	bl	8000248 <__aeabi_dsub>
 80014f4:	f807 6b01 	strb.w	r6, [r7], #1
 80014f8:	9e03      	ldr	r6, [sp, #12]
 80014fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80014fe:	1bbe      	subs	r6, r7, r6
 8001500:	45b4      	cmp	ip, r6
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	d136      	bne.n	8001576 <_dtoa_r+0x70e>
 8001508:	f7fe fea0 	bl	800024c <__adddf3>
 800150c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001510:	4680      	mov	r8, r0
 8001512:	4689      	mov	r9, r1
 8001514:	f7ff fafa 	bl	8000b0c <__aeabi_dcmpgt>
 8001518:	bb58      	cbnz	r0, 8001572 <_dtoa_r+0x70a>
 800151a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800151e:	4640      	mov	r0, r8
 8001520:	4649      	mov	r1, r9
 8001522:	f7ff facb 	bl	8000abc <__aeabi_dcmpeq>
 8001526:	b108      	cbz	r0, 800152c <_dtoa_r+0x6c4>
 8001528:	07e1      	lsls	r1, r4, #31
 800152a:	d422      	bmi.n	8001572 <_dtoa_r+0x70a>
 800152c:	4628      	mov	r0, r5
 800152e:	4659      	mov	r1, fp
 8001530:	f00a fe86 	bl	800c240 <_Bfree>
 8001534:	2300      	movs	r3, #0
 8001536:	703b      	strb	r3, [r7, #0]
 8001538:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800153a:	f10a 0001 	add.w	r0, sl, #1
 800153e:	6018      	str	r0, [r3, #0]
 8001540:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001542:	2b00      	cmp	r3, #0
 8001544:	f43f acdd 	beq.w	8000f02 <_dtoa_r+0x9a>
 8001548:	601f      	str	r7, [r3, #0]
 800154a:	e4da      	b.n	8000f02 <_dtoa_r+0x9a>
 800154c:	4627      	mov	r7, r4
 800154e:	463b      	mov	r3, r7
 8001550:	461f      	mov	r7, r3
 8001552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001556:	2a39      	cmp	r2, #57	; 0x39
 8001558:	d107      	bne.n	800156a <_dtoa_r+0x702>
 800155a:	9a03      	ldr	r2, [sp, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d1f7      	bne.n	8001550 <_dtoa_r+0x6e8>
 8001560:	9903      	ldr	r1, [sp, #12]
 8001562:	2230      	movs	r2, #48	; 0x30
 8001564:	f108 0801 	add.w	r8, r8, #1
 8001568:	700a      	strb	r2, [r1, #0]
 800156a:	781a      	ldrb	r2, [r3, #0]
 800156c:	3201      	adds	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
 8001570:	e79e      	b.n	80014b0 <_dtoa_r+0x648>
 8001572:	46d0      	mov	r8, sl
 8001574:	e7eb      	b.n	800154e <_dtoa_r+0x6e6>
 8001576:	4b62      	ldr	r3, [pc, #392]	; (8001700 <_dtoa_r+0x898>)
 8001578:	2200      	movs	r2, #0
 800157a:	f7ff f81d 	bl	80005b8 <__aeabi_dmul>
 800157e:	2200      	movs	r2, #0
 8001580:	2300      	movs	r3, #0
 8001582:	4680      	mov	r8, r0
 8001584:	4689      	mov	r9, r1
 8001586:	f7ff fa99 	bl	8000abc <__aeabi_dcmpeq>
 800158a:	2800      	cmp	r0, #0
 800158c:	d09b      	beq.n	80014c6 <_dtoa_r+0x65e>
 800158e:	e7cd      	b.n	800152c <_dtoa_r+0x6c4>
 8001590:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001592:	2a00      	cmp	r2, #0
 8001594:	f000 80d0 	beq.w	8001738 <_dtoa_r+0x8d0>
 8001598:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800159a:	2a01      	cmp	r2, #1
 800159c:	f300 80b2 	bgt.w	8001704 <_dtoa_r+0x89c>
 80015a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	f000 80a6 	beq.w	80016f4 <_dtoa_r+0x88c>
 80015a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80015ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80015ae:	9f06      	ldr	r7, [sp, #24]
 80015b0:	9a06      	ldr	r2, [sp, #24]
 80015b2:	441a      	add	r2, r3
 80015b4:	9206      	str	r2, [sp, #24]
 80015b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80015b8:	2101      	movs	r1, #1
 80015ba:	441a      	add	r2, r3
 80015bc:	4628      	mov	r0, r5
 80015be:	9209      	str	r2, [sp, #36]	; 0x24
 80015c0:	f00a fea6 	bl	800c310 <__i2b>
 80015c4:	4606      	mov	r6, r0
 80015c6:	2f00      	cmp	r7, #0
 80015c8:	dd0c      	ble.n	80015e4 <_dtoa_r+0x77c>
 80015ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	dd09      	ble.n	80015e4 <_dtoa_r+0x77c>
 80015d0:	42bb      	cmp	r3, r7
 80015d2:	9a06      	ldr	r2, [sp, #24]
 80015d4:	bfa8      	it	ge
 80015d6:	463b      	movge	r3, r7
 80015d8:	1ad2      	subs	r2, r2, r3
 80015da:	9206      	str	r2, [sp, #24]
 80015dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80015de:	1aff      	subs	r7, r7, r3
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	9309      	str	r3, [sp, #36]	; 0x24
 80015e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80015e6:	b1f3      	cbz	r3, 8001626 <_dtoa_r+0x7be>
 80015e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 80a8 	beq.w	8001740 <_dtoa_r+0x8d8>
 80015f0:	2c00      	cmp	r4, #0
 80015f2:	dd10      	ble.n	8001616 <_dtoa_r+0x7ae>
 80015f4:	4631      	mov	r1, r6
 80015f6:	4622      	mov	r2, r4
 80015f8:	4628      	mov	r0, r5
 80015fa:	f00a ff47 	bl	800c48c <__pow5mult>
 80015fe:	465a      	mov	r2, fp
 8001600:	4601      	mov	r1, r0
 8001602:	4606      	mov	r6, r0
 8001604:	4628      	mov	r0, r5
 8001606:	f00a fe99 	bl	800c33c <__multiply>
 800160a:	4659      	mov	r1, fp
 800160c:	4680      	mov	r8, r0
 800160e:	4628      	mov	r0, r5
 8001610:	f00a fe16 	bl	800c240 <_Bfree>
 8001614:	46c3      	mov	fp, r8
 8001616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001618:	1b1a      	subs	r2, r3, r4
 800161a:	d004      	beq.n	8001626 <_dtoa_r+0x7be>
 800161c:	4659      	mov	r1, fp
 800161e:	4628      	mov	r0, r5
 8001620:	f00a ff34 	bl	800c48c <__pow5mult>
 8001624:	4683      	mov	fp, r0
 8001626:	2101      	movs	r1, #1
 8001628:	4628      	mov	r0, r5
 800162a:	f00a fe71 	bl	800c310 <__i2b>
 800162e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001630:	2b00      	cmp	r3, #0
 8001632:	4604      	mov	r4, r0
 8001634:	f340 8086 	ble.w	8001744 <_dtoa_r+0x8dc>
 8001638:	461a      	mov	r2, r3
 800163a:	4601      	mov	r1, r0
 800163c:	4628      	mov	r0, r5
 800163e:	f00a ff25 	bl	800c48c <__pow5mult>
 8001642:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001644:	2b01      	cmp	r3, #1
 8001646:	4604      	mov	r4, r0
 8001648:	dd7f      	ble.n	800174a <_dtoa_r+0x8e2>
 800164a:	f04f 0800 	mov.w	r8, #0
 800164e:	6923      	ldr	r3, [r4, #16]
 8001650:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001654:	6918      	ldr	r0, [r3, #16]
 8001656:	f00e f9cd 	bl	800f9f4 <__hi0bits>
 800165a:	f1c0 0020 	rsb	r0, r0, #32
 800165e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001660:	4418      	add	r0, r3
 8001662:	f010 001f 	ands.w	r0, r0, #31
 8001666:	f000 8092 	beq.w	800178e <_dtoa_r+0x926>
 800166a:	f1c0 0320 	rsb	r3, r0, #32
 800166e:	2b04      	cmp	r3, #4
 8001670:	f340 808a 	ble.w	8001788 <_dtoa_r+0x920>
 8001674:	f1c0 001c 	rsb	r0, r0, #28
 8001678:	9b06      	ldr	r3, [sp, #24]
 800167a:	4403      	add	r3, r0
 800167c:	9306      	str	r3, [sp, #24]
 800167e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001680:	4403      	add	r3, r0
 8001682:	4407      	add	r7, r0
 8001684:	9309      	str	r3, [sp, #36]	; 0x24
 8001686:	9b06      	ldr	r3, [sp, #24]
 8001688:	2b00      	cmp	r3, #0
 800168a:	dd05      	ble.n	8001698 <_dtoa_r+0x830>
 800168c:	4659      	mov	r1, fp
 800168e:	461a      	mov	r2, r3
 8001690:	4628      	mov	r0, r5
 8001692:	f00a ff55 	bl	800c540 <__lshift>
 8001696:	4683      	mov	fp, r0
 8001698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800169a:	2b00      	cmp	r3, #0
 800169c:	dd05      	ble.n	80016aa <_dtoa_r+0x842>
 800169e:	4621      	mov	r1, r4
 80016a0:	461a      	mov	r2, r3
 80016a2:	4628      	mov	r0, r5
 80016a4:	f00a ff4c 	bl	800c540 <__lshift>
 80016a8:	4604      	mov	r4, r0
 80016aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d070      	beq.n	8001792 <_dtoa_r+0x92a>
 80016b0:	4621      	mov	r1, r4
 80016b2:	4658      	mov	r0, fp
 80016b4:	f00e f9eb 	bl	800fa8e <__mcmp>
 80016b8:	2800      	cmp	r0, #0
 80016ba:	da6a      	bge.n	8001792 <_dtoa_r+0x92a>
 80016bc:	2300      	movs	r3, #0
 80016be:	4659      	mov	r1, fp
 80016c0:	220a      	movs	r2, #10
 80016c2:	4628      	mov	r0, r5
 80016c4:	f00a fdde 	bl	800c284 <__multadd>
 80016c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016ca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80016ce:	4683      	mov	fp, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 8194 	beq.w	80019fe <_dtoa_r+0xb96>
 80016d6:	4631      	mov	r1, r6
 80016d8:	2300      	movs	r3, #0
 80016da:	220a      	movs	r2, #10
 80016dc:	4628      	mov	r0, r5
 80016de:	f00a fdd1 	bl	800c284 <__multadd>
 80016e2:	f1b9 0f00 	cmp.w	r9, #0
 80016e6:	4606      	mov	r6, r0
 80016e8:	f300 8093 	bgt.w	8001812 <_dtoa_r+0x9aa>
 80016ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	dc57      	bgt.n	80017a2 <_dtoa_r+0x93a>
 80016f2:	e08e      	b.n	8001812 <_dtoa_r+0x9aa>
 80016f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80016f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80016fa:	e757      	b.n	80015ac <_dtoa_r+0x744>
 80016fc:	3fe00000 	.word	0x3fe00000
 8001700:	40240000 	.word	0x40240000
 8001704:	9b08      	ldr	r3, [sp, #32]
 8001706:	1e5c      	subs	r4, r3, #1
 8001708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800170a:	42a3      	cmp	r3, r4
 800170c:	bfbf      	itttt	lt
 800170e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8001710:	940a      	strlt	r4, [sp, #40]	; 0x28
 8001712:	1ae2      	sublt	r2, r4, r3
 8001714:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8001716:	bfb6      	itet	lt
 8001718:	189b      	addlt	r3, r3, r2
 800171a:	1b1c      	subge	r4, r3, r4
 800171c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800171e:	9b08      	ldr	r3, [sp, #32]
 8001720:	bfb8      	it	lt
 8001722:	2400      	movlt	r4, #0
 8001724:	2b00      	cmp	r3, #0
 8001726:	bfb9      	ittee	lt
 8001728:	9b06      	ldrlt	r3, [sp, #24]
 800172a:	9a08      	ldrlt	r2, [sp, #32]
 800172c:	9f06      	ldrge	r7, [sp, #24]
 800172e:	9b08      	ldrge	r3, [sp, #32]
 8001730:	bfbc      	itt	lt
 8001732:	1a9f      	sublt	r7, r3, r2
 8001734:	2300      	movlt	r3, #0
 8001736:	e73b      	b.n	80015b0 <_dtoa_r+0x748>
 8001738:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800173a:	9f06      	ldr	r7, [sp, #24]
 800173c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800173e:	e742      	b.n	80015c6 <_dtoa_r+0x75e>
 8001740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001742:	e76b      	b.n	800161c <_dtoa_r+0x7b4>
 8001744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001746:	2b01      	cmp	r3, #1
 8001748:	dc19      	bgt.n	800177e <_dtoa_r+0x916>
 800174a:	9b04      	ldr	r3, [sp, #16]
 800174c:	b9bb      	cbnz	r3, 800177e <_dtoa_r+0x916>
 800174e:	9b05      	ldr	r3, [sp, #20]
 8001750:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001754:	b99b      	cbnz	r3, 800177e <_dtoa_r+0x916>
 8001756:	9b05      	ldr	r3, [sp, #20]
 8001758:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800175c:	0d1b      	lsrs	r3, r3, #20
 800175e:	051b      	lsls	r3, r3, #20
 8001760:	b183      	cbz	r3, 8001784 <_dtoa_r+0x91c>
 8001762:	9b06      	ldr	r3, [sp, #24]
 8001764:	3301      	adds	r3, #1
 8001766:	9306      	str	r3, [sp, #24]
 8001768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800176a:	3301      	adds	r3, #1
 800176c:	9309      	str	r3, [sp, #36]	; 0x24
 800176e:	f04f 0801 	mov.w	r8, #1
 8001772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001774:	2b00      	cmp	r3, #0
 8001776:	f47f af6a 	bne.w	800164e <_dtoa_r+0x7e6>
 800177a:	2001      	movs	r0, #1
 800177c:	e76f      	b.n	800165e <_dtoa_r+0x7f6>
 800177e:	f04f 0800 	mov.w	r8, #0
 8001782:	e7f6      	b.n	8001772 <_dtoa_r+0x90a>
 8001784:	4698      	mov	r8, r3
 8001786:	e7f4      	b.n	8001772 <_dtoa_r+0x90a>
 8001788:	f43f af7d 	beq.w	8001686 <_dtoa_r+0x81e>
 800178c:	4618      	mov	r0, r3
 800178e:	301c      	adds	r0, #28
 8001790:	e772      	b.n	8001678 <_dtoa_r+0x810>
 8001792:	9b08      	ldr	r3, [sp, #32]
 8001794:	2b00      	cmp	r3, #0
 8001796:	dc36      	bgt.n	8001806 <_dtoa_r+0x99e>
 8001798:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800179a:	2b02      	cmp	r3, #2
 800179c:	dd33      	ble.n	8001806 <_dtoa_r+0x99e>
 800179e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80017a2:	f1b9 0f00 	cmp.w	r9, #0
 80017a6:	d10d      	bne.n	80017c4 <_dtoa_r+0x95c>
 80017a8:	4621      	mov	r1, r4
 80017aa:	464b      	mov	r3, r9
 80017ac:	2205      	movs	r2, #5
 80017ae:	4628      	mov	r0, r5
 80017b0:	f00a fd68 	bl	800c284 <__multadd>
 80017b4:	4601      	mov	r1, r0
 80017b6:	4604      	mov	r4, r0
 80017b8:	4658      	mov	r0, fp
 80017ba:	f00e f968 	bl	800fa8e <__mcmp>
 80017be:	2800      	cmp	r0, #0
 80017c0:	f73f adb8 	bgt.w	8001334 <_dtoa_r+0x4cc>
 80017c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80017c6:	9f03      	ldr	r7, [sp, #12]
 80017c8:	ea6f 0a03 	mvn.w	sl, r3
 80017cc:	f04f 0800 	mov.w	r8, #0
 80017d0:	4621      	mov	r1, r4
 80017d2:	4628      	mov	r0, r5
 80017d4:	f00a fd34 	bl	800c240 <_Bfree>
 80017d8:	2e00      	cmp	r6, #0
 80017da:	f43f aea7 	beq.w	800152c <_dtoa_r+0x6c4>
 80017de:	f1b8 0f00 	cmp.w	r8, #0
 80017e2:	d005      	beq.n	80017f0 <_dtoa_r+0x988>
 80017e4:	45b0      	cmp	r8, r6
 80017e6:	d003      	beq.n	80017f0 <_dtoa_r+0x988>
 80017e8:	4641      	mov	r1, r8
 80017ea:	4628      	mov	r0, r5
 80017ec:	f00a fd28 	bl	800c240 <_Bfree>
 80017f0:	4631      	mov	r1, r6
 80017f2:	4628      	mov	r0, r5
 80017f4:	f00a fd24 	bl	800c240 <_Bfree>
 80017f8:	e698      	b.n	800152c <_dtoa_r+0x6c4>
 80017fa:	2400      	movs	r4, #0
 80017fc:	4626      	mov	r6, r4
 80017fe:	e7e1      	b.n	80017c4 <_dtoa_r+0x95c>
 8001800:	46c2      	mov	sl, r8
 8001802:	4626      	mov	r6, r4
 8001804:	e596      	b.n	8001334 <_dtoa_r+0x4cc>
 8001806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001808:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80fd 	beq.w	8001a0c <_dtoa_r+0xba4>
 8001812:	2f00      	cmp	r7, #0
 8001814:	dd05      	ble.n	8001822 <_dtoa_r+0x9ba>
 8001816:	4631      	mov	r1, r6
 8001818:	463a      	mov	r2, r7
 800181a:	4628      	mov	r0, r5
 800181c:	f00a fe90 	bl	800c540 <__lshift>
 8001820:	4606      	mov	r6, r0
 8001822:	f1b8 0f00 	cmp.w	r8, #0
 8001826:	d05c      	beq.n	80018e2 <_dtoa_r+0xa7a>
 8001828:	6871      	ldr	r1, [r6, #4]
 800182a:	4628      	mov	r0, r5
 800182c:	f00a fcc8 	bl	800c1c0 <_Balloc>
 8001830:	4607      	mov	r7, r0
 8001832:	b928      	cbnz	r0, 8001840 <_dtoa_r+0x9d8>
 8001834:	4b80      	ldr	r3, [pc, #512]	; (8001a38 <_dtoa_r+0xbd0>)
 8001836:	4602      	mov	r2, r0
 8001838:	f240 21ea 	movw	r1, #746	; 0x2ea
 800183c:	f7ff bb28 	b.w	8000e90 <_dtoa_r+0x28>
 8001840:	6932      	ldr	r2, [r6, #16]
 8001842:	3202      	adds	r2, #2
 8001844:	0092      	lsls	r2, r2, #2
 8001846:	f106 010c 	add.w	r1, r6, #12
 800184a:	300c      	adds	r0, #12
 800184c:	f00d ff1e 	bl	800f68c <memcpy>
 8001850:	2201      	movs	r2, #1
 8001852:	4639      	mov	r1, r7
 8001854:	4628      	mov	r0, r5
 8001856:	f00a fe73 	bl	800c540 <__lshift>
 800185a:	9b03      	ldr	r3, [sp, #12]
 800185c:	3301      	adds	r3, #1
 800185e:	9308      	str	r3, [sp, #32]
 8001860:	9b03      	ldr	r3, [sp, #12]
 8001862:	444b      	add	r3, r9
 8001864:	930a      	str	r3, [sp, #40]	; 0x28
 8001866:	9b04      	ldr	r3, [sp, #16]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	46b0      	mov	r8, r6
 800186e:	9309      	str	r3, [sp, #36]	; 0x24
 8001870:	4606      	mov	r6, r0
 8001872:	9b08      	ldr	r3, [sp, #32]
 8001874:	4621      	mov	r1, r4
 8001876:	3b01      	subs	r3, #1
 8001878:	4658      	mov	r0, fp
 800187a:	9304      	str	r3, [sp, #16]
 800187c:	f00e f833 	bl	800f8e6 <quorem>
 8001880:	4603      	mov	r3, r0
 8001882:	3330      	adds	r3, #48	; 0x30
 8001884:	9006      	str	r0, [sp, #24]
 8001886:	4641      	mov	r1, r8
 8001888:	4658      	mov	r0, fp
 800188a:	930b      	str	r3, [sp, #44]	; 0x2c
 800188c:	f00e f8ff 	bl	800fa8e <__mcmp>
 8001890:	4632      	mov	r2, r6
 8001892:	4681      	mov	r9, r0
 8001894:	4621      	mov	r1, r4
 8001896:	4628      	mov	r0, r5
 8001898:	f00a fec2 	bl	800c620 <__mdiff>
 800189c:	68c2      	ldr	r2, [r0, #12]
 800189e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018a0:	4607      	mov	r7, r0
 80018a2:	bb02      	cbnz	r2, 80018e6 <_dtoa_r+0xa7e>
 80018a4:	4601      	mov	r1, r0
 80018a6:	4658      	mov	r0, fp
 80018a8:	f00e f8f1 	bl	800fa8e <__mcmp>
 80018ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018ae:	4602      	mov	r2, r0
 80018b0:	4639      	mov	r1, r7
 80018b2:	4628      	mov	r0, r5
 80018b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80018b8:	f00a fcc2 	bl	800c240 <_Bfree>
 80018bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80018be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80018c0:	9f08      	ldr	r7, [sp, #32]
 80018c2:	ea43 0102 	orr.w	r1, r3, r2
 80018c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018c8:	430b      	orrs	r3, r1
 80018ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018cc:	d10d      	bne.n	80018ea <_dtoa_r+0xa82>
 80018ce:	2b39      	cmp	r3, #57	; 0x39
 80018d0:	d029      	beq.n	8001926 <_dtoa_r+0xabe>
 80018d2:	f1b9 0f00 	cmp.w	r9, #0
 80018d6:	dd01      	ble.n	80018dc <_dtoa_r+0xa74>
 80018d8:	9b06      	ldr	r3, [sp, #24]
 80018da:	3331      	adds	r3, #49	; 0x31
 80018dc:	9a04      	ldr	r2, [sp, #16]
 80018de:	7013      	strb	r3, [r2, #0]
 80018e0:	e776      	b.n	80017d0 <_dtoa_r+0x968>
 80018e2:	4630      	mov	r0, r6
 80018e4:	e7b9      	b.n	800185a <_dtoa_r+0x9f2>
 80018e6:	2201      	movs	r2, #1
 80018e8:	e7e2      	b.n	80018b0 <_dtoa_r+0xa48>
 80018ea:	f1b9 0f00 	cmp.w	r9, #0
 80018ee:	db06      	blt.n	80018fe <_dtoa_r+0xa96>
 80018f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80018f2:	ea41 0909 	orr.w	r9, r1, r9
 80018f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80018f8:	ea59 0101 	orrs.w	r1, r9, r1
 80018fc:	d120      	bne.n	8001940 <_dtoa_r+0xad8>
 80018fe:	2a00      	cmp	r2, #0
 8001900:	ddec      	ble.n	80018dc <_dtoa_r+0xa74>
 8001902:	4659      	mov	r1, fp
 8001904:	2201      	movs	r2, #1
 8001906:	4628      	mov	r0, r5
 8001908:	9308      	str	r3, [sp, #32]
 800190a:	f00a fe19 	bl	800c540 <__lshift>
 800190e:	4621      	mov	r1, r4
 8001910:	4683      	mov	fp, r0
 8001912:	f00e f8bc 	bl	800fa8e <__mcmp>
 8001916:	2800      	cmp	r0, #0
 8001918:	9b08      	ldr	r3, [sp, #32]
 800191a:	dc02      	bgt.n	8001922 <_dtoa_r+0xaba>
 800191c:	d1de      	bne.n	80018dc <_dtoa_r+0xa74>
 800191e:	07da      	lsls	r2, r3, #31
 8001920:	d5dc      	bpl.n	80018dc <_dtoa_r+0xa74>
 8001922:	2b39      	cmp	r3, #57	; 0x39
 8001924:	d1d8      	bne.n	80018d8 <_dtoa_r+0xa70>
 8001926:	9a04      	ldr	r2, [sp, #16]
 8001928:	2339      	movs	r3, #57	; 0x39
 800192a:	7013      	strb	r3, [r2, #0]
 800192c:	463b      	mov	r3, r7
 800192e:	461f      	mov	r7, r3
 8001930:	3b01      	subs	r3, #1
 8001932:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8001936:	2a39      	cmp	r2, #57	; 0x39
 8001938:	d050      	beq.n	80019dc <_dtoa_r+0xb74>
 800193a:	3201      	adds	r2, #1
 800193c:	701a      	strb	r2, [r3, #0]
 800193e:	e747      	b.n	80017d0 <_dtoa_r+0x968>
 8001940:	2a00      	cmp	r2, #0
 8001942:	dd03      	ble.n	800194c <_dtoa_r+0xae4>
 8001944:	2b39      	cmp	r3, #57	; 0x39
 8001946:	d0ee      	beq.n	8001926 <_dtoa_r+0xabe>
 8001948:	3301      	adds	r3, #1
 800194a:	e7c7      	b.n	80018dc <_dtoa_r+0xa74>
 800194c:	9a08      	ldr	r2, [sp, #32]
 800194e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001950:	f802 3c01 	strb.w	r3, [r2, #-1]
 8001954:	428a      	cmp	r2, r1
 8001956:	d02a      	beq.n	80019ae <_dtoa_r+0xb46>
 8001958:	4659      	mov	r1, fp
 800195a:	2300      	movs	r3, #0
 800195c:	220a      	movs	r2, #10
 800195e:	4628      	mov	r0, r5
 8001960:	f00a fc90 	bl	800c284 <__multadd>
 8001964:	45b0      	cmp	r8, r6
 8001966:	4683      	mov	fp, r0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	f04f 020a 	mov.w	r2, #10
 8001970:	4641      	mov	r1, r8
 8001972:	4628      	mov	r0, r5
 8001974:	d107      	bne.n	8001986 <_dtoa_r+0xb1e>
 8001976:	f00a fc85 	bl	800c284 <__multadd>
 800197a:	4680      	mov	r8, r0
 800197c:	4606      	mov	r6, r0
 800197e:	9b08      	ldr	r3, [sp, #32]
 8001980:	3301      	adds	r3, #1
 8001982:	9308      	str	r3, [sp, #32]
 8001984:	e775      	b.n	8001872 <_dtoa_r+0xa0a>
 8001986:	f00a fc7d 	bl	800c284 <__multadd>
 800198a:	4631      	mov	r1, r6
 800198c:	4680      	mov	r8, r0
 800198e:	2300      	movs	r3, #0
 8001990:	220a      	movs	r2, #10
 8001992:	4628      	mov	r0, r5
 8001994:	f00a fc76 	bl	800c284 <__multadd>
 8001998:	4606      	mov	r6, r0
 800199a:	e7f0      	b.n	800197e <_dtoa_r+0xb16>
 800199c:	f1b9 0f00 	cmp.w	r9, #0
 80019a0:	9a03      	ldr	r2, [sp, #12]
 80019a2:	bfcc      	ite	gt
 80019a4:	464f      	movgt	r7, r9
 80019a6:	2701      	movle	r7, #1
 80019a8:	4417      	add	r7, r2
 80019aa:	f04f 0800 	mov.w	r8, #0
 80019ae:	4659      	mov	r1, fp
 80019b0:	2201      	movs	r2, #1
 80019b2:	4628      	mov	r0, r5
 80019b4:	9308      	str	r3, [sp, #32]
 80019b6:	f00a fdc3 	bl	800c540 <__lshift>
 80019ba:	4621      	mov	r1, r4
 80019bc:	4683      	mov	fp, r0
 80019be:	f00e f866 	bl	800fa8e <__mcmp>
 80019c2:	2800      	cmp	r0, #0
 80019c4:	dcb2      	bgt.n	800192c <_dtoa_r+0xac4>
 80019c6:	d102      	bne.n	80019ce <_dtoa_r+0xb66>
 80019c8:	9b08      	ldr	r3, [sp, #32]
 80019ca:	07db      	lsls	r3, r3, #31
 80019cc:	d4ae      	bmi.n	800192c <_dtoa_r+0xac4>
 80019ce:	463b      	mov	r3, r7
 80019d0:	461f      	mov	r7, r3
 80019d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80019d6:	2a30      	cmp	r2, #48	; 0x30
 80019d8:	d0fa      	beq.n	80019d0 <_dtoa_r+0xb68>
 80019da:	e6f9      	b.n	80017d0 <_dtoa_r+0x968>
 80019dc:	9a03      	ldr	r2, [sp, #12]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d1a5      	bne.n	800192e <_dtoa_r+0xac6>
 80019e2:	f10a 0a01 	add.w	sl, sl, #1
 80019e6:	2331      	movs	r3, #49	; 0x31
 80019e8:	e779      	b.n	80018de <_dtoa_r+0xa76>
 80019ea:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <_dtoa_r+0xbd4>)
 80019ec:	f7ff baa7 	b.w	8000f3e <_dtoa_r+0xd6>
 80019f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f47f aa80 	bne.w	8000ef8 <_dtoa_r+0x90>
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_dtoa_r+0xbd8>)
 80019fa:	f7ff baa0 	b.w	8000f3e <_dtoa_r+0xd6>
 80019fe:	f1b9 0f00 	cmp.w	r9, #0
 8001a02:	dc03      	bgt.n	8001a0c <_dtoa_r+0xba4>
 8001a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	f73f aecb 	bgt.w	80017a2 <_dtoa_r+0x93a>
 8001a0c:	9f03      	ldr	r7, [sp, #12]
 8001a0e:	4621      	mov	r1, r4
 8001a10:	4658      	mov	r0, fp
 8001a12:	f00d ff68 	bl	800f8e6 <quorem>
 8001a16:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8001a1a:	f807 3b01 	strb.w	r3, [r7], #1
 8001a1e:	9a03      	ldr	r2, [sp, #12]
 8001a20:	1aba      	subs	r2, r7, r2
 8001a22:	4591      	cmp	r9, r2
 8001a24:	ddba      	ble.n	800199c <_dtoa_r+0xb34>
 8001a26:	4659      	mov	r1, fp
 8001a28:	2300      	movs	r3, #0
 8001a2a:	220a      	movs	r2, #10
 8001a2c:	4628      	mov	r0, r5
 8001a2e:	f00a fc29 	bl	800c284 <__multadd>
 8001a32:	4683      	mov	fp, r0
 8001a34:	e7eb      	b.n	8001a0e <_dtoa_r+0xba6>
 8001a36:	bf00      	nop
 8001a38:	08011ab7 	.word	0x08011ab7
 8001a3c:	08011a15 	.word	0x08011a15
 8001a40:	08011a39 	.word	0x08011a39

08001a44 <event_cb>:
        return;
    }
}


static void event_cb(const struct device* dev, struct uart_event* evt, void* user_data) {
 8001a44:	b510      	push	{r4, lr}
    switch (evt->type) {
 8001a46:	780b      	ldrb	r3, [r1, #0]
 8001a48:	b113      	cbz	r3, 8001a50 <event_cb+0xc>
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d00d      	beq.n	8001a6a <event_cb+0x26>
            printk(" Data receive\n");
            break;
        case UART_RX_STOPPED:
            break;
    }
 8001a4e:	bd10      	pop	{r4, pc}
            printk(" Data send\n");
 8001a50:	4808      	ldr	r0, [pc, #32]	; (8001a74 <event_cb+0x30>)
 8001a52:	f00b fb78 	bl	800d146 <printk>
            uart_rx_enable(uart_dev, buf_rx, MAX_DATA_LEN_RX, 0);
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <event_cb+0x34>)
 8001a58:	6818      	ldr	r0, [r3, #0]
static inline int z_impl_uart_rx_enable(const struct device *dev,
					uint8_t *buf,
					size_t len, int32_t timeout)
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
 8001a5a:	6883      	ldr	r3, [r0, #8]
				(const struct uart_driver_api *)dev->api;

	return api->rx_enable(dev, buf, len, timeout);
 8001a5c:	68dc      	ldr	r4, [r3, #12]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a64:	4905      	ldr	r1, [pc, #20]	; (8001a7c <event_cb+0x38>)
 8001a66:	47a0      	blx	r4
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&dev, *(uintptr_t *)&buf, *(uintptr_t *)&len, *(uintptr_t *)&timeout, K_SYSCALL_UART_RX_ENABLE);
	}
#endif
	compiler_barrier();
	return z_impl_uart_rx_enable(dev, buf, len, timeout);
 8001a68:	e7f1      	b.n	8001a4e <event_cb+0xa>
            printk(" Data receive\n");
 8001a6a:	4805      	ldr	r0, [pc, #20]	; (8001a80 <event_cb+0x3c>)
 8001a6c:	f00b fb6b 	bl	800d146 <printk>
 8001a70:	e7ed      	b.n	8001a4e <event_cb+0xa>
 8001a72:	bf00      	nop
 8001a74:	080103b8 	.word	0x080103b8
 8001a78:	20000d68 	.word	0x20000d68
 8001a7c:	20000c68 	.word	0x20000c68
 8001a80:	080103c4 	.word	0x080103c4

08001a84 <main>:
void main(void) {
 8001a84:	b510      	push	{r4, lr}
 8001a86:	b092      	sub	sp, #72	; 0x48
    volatile int err = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	930b      	str	r3, [sp, #44]	; 0x2c
    struct uart_config uart_cfg = {0};
 8001a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8001a8e:	930a      	str	r3, [sp, #40]	; 0x28
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 8001a90:	4824      	ldr	r0, [pc, #144]	; (8001b24 <main+0xa0>)
 8001a92:	f008 f947 	bl	8009d24 <z_impl_device_get_binding>
    uart_dev = device_get_binding("UART_1");
 8001a96:	4b24      	ldr	r3, [pc, #144]	; (8001b28 <main+0xa4>)
 8001a98:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 8001a9a:	f00d f9b0 	bl	800edfe <z_device_is_ready>
    if (!device_is_ready(uart_dev)) {
 8001a9e:	b1c0      	cbz	r0, 8001ad2 <main+0x4e>
    uart_config_get(uart_dev, &uart_cfg);
 8001aa0:	4b21      	ldr	r3, [pc, #132]	; (8001b28 <main+0xa4>)
 8001aa2:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8001aa4:	6883      	ldr	r3, [r0, #8]
	if (api->config_get == NULL) {
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa8:	b10b      	cbz	r3, 8001aae <main+0x2a>
	return api->config_get(dev, cfg);
 8001aaa:	a909      	add	r1, sp, #36	; 0x24
 8001aac:	4798      	blx	r3
    uart_callback_set(uart_dev, event_cb, NULL);
 8001aae:	4b1e      	ldr	r3, [pc, #120]	; (8001b28 <main+0xa4>)
 8001ab0:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8001ab2:	6883      	ldr	r3, [r0, #8]
	if (api->callback_set == NULL) {
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	b113      	cbz	r3, 8001abe <main+0x3a>
	return api->callback_set(dev, callback, user_data);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	491c      	ldr	r1, [pc, #112]	; (8001b2c <main+0xa8>)
 8001abc:	4798      	blx	r3
    err = uart_tx(uart_dev, buf_tx, sizeof("Hello\n"), 0);
 8001abe:	4b1a      	ldr	r3, [pc, #104]	; (8001b28 <main+0xa4>)
 8001ac0:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8001ac2:	6883      	ldr	r3, [r0, #8]
	return api->tx(dev, buf, len, timeout);
 8001ac4:	685c      	ldr	r4, [r3, #4]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	2207      	movs	r2, #7
 8001aca:	4919      	ldr	r1, [pc, #100]	; (8001b30 <main+0xac>)
 8001acc:	47a0      	blx	r4
 8001ace:	900b      	str	r0, [sp, #44]	; 0x2c
    while(1);
 8001ad0:	e7fe      	b.n	8001ad0 <main+0x4c>
        LOG_DBG("Device not ready");
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	f8ad 3004 	strh.w	r3, [sp, #4]
 8001ad8:	2302      	movs	r3, #2
 8001ada:	f8ad 3006 	strh.w	r3, [sp, #6]
 8001ade:	4b15      	ldr	r3, [pc, #84]	; (8001b34 <main+0xb0>)
 8001ae0:	9310      	str	r3, [sp, #64]	; 0x40
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <main+0xb4>)
 8001ae4:	9311      	str	r3, [sp, #68]	; 0x44
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2203      	movs	r2, #3
 8001aec:	f88d 2000 	strb.w	r2, [sp]
 8001af0:	9a00      	ldr	r2, [sp, #0]
 8001af2:	920f      	str	r2, [sp, #60]	; 0x3c
 8001af4:	4619      	mov	r1, r3
 8001af6:	f363 0100 	bfi	r1, r3, #0, #1
 8001afa:	f363 0141 	bfi	r1, r3, #1, #1
 8001afe:	f363 0182 	bfi	r1, r3, #2, #1
 8001b02:	f363 01c5 	bfi	r1, r3, #3, #3
 8001b06:	2204      	movs	r2, #4
 8001b08:	f362 1188 	bfi	r1, r2, #6, #3
 8001b0c:	220c      	movs	r2, #12
 8001b0e:	f362 2152 	bfi	r1, r2, #9, #10
 8001b12:	f363 41de 	bfi	r1, r3, #19, #12
 8001b16:	f363 71df 	bfi	r1, r3, #31, #1
		arch_syscall_invoke4(*(uintptr_t *)&source, *(uintptr_t *)&desc, *(uintptr_t *)&package, *(uintptr_t *)&data, K_SYSCALL_Z_LOG_MSG2_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_static_create(source, desc, package, data);
 8001b1a:	aa0f      	add	r2, sp, #60	; 0x3c
 8001b1c:	4807      	ldr	r0, [pc, #28]	; (8001b3c <main+0xb8>)
 8001b1e:	f00b fe5f 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8001b22:	e7bd      	b.n	8001aa0 <main+0x1c>
 8001b24:	080103d4 	.word	0x080103d4
 8001b28:	20000d68 	.word	0x20000d68
 8001b2c:	08001a45 	.word	0x08001a45
 8001b30:	200002a0 	.word	0x200002a0
 8001b34:	080103dc 	.word	0x080103dc
 8001b38:	08010404 	.word	0x08010404
 8001b3c:	080101d0 	.word	0x080101d0

08001b40 <cbvprintf_package>:

#endif

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
 8001b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b44:	b089      	sub	sp, #36	; 0x24
 8001b46:	9202      	str	r2, [sp, #8]
	unsigned int i;
	const char *s;
	bool parsing = false;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
 8001b48:	f010 0a03 	ands.w	sl, r0, #3
 8001b4c:	f040 8215 	bne.w	8001f7a <cbvprintf_package+0x43a>
 8001b50:	4607      	mov	r7, r0
 8001b52:	468b      	mov	fp, r1
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
 8001b54:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
 8001b56:	b1e0      	cbz	r0, 8001b92 <cbvprintf_package+0x52>

	/*
	 * Otherwise we must ensure we can store at least
	 * thepointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
 8001b58:	b127      	cbz	r7, 8001b64 <cbvprintf_package+0x24>
 8001b5a:	1be2      	subs	r2, r4, r7
 8001b5c:	3204      	adds	r2, #4
 8001b5e:	455a      	cmp	r2, fp
 8001b60:	f200 820e 	bhi.w	8001f80 <cbvprintf_package+0x440>
	 * Here we branch directly into the code processing strings
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
 8001b64:	1e5d      	subs	r5, r3, #1
	unsigned int s_ro_cnt = 0; /* number of ro strings */
 8001b66:	f8cd a000 	str.w	sl, [sp]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
 8001b6a:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
 8001b6e:	f8cd a004 	str.w	sl, [sp, #4]
	bool parsing = false;
 8001b72:	2600      	movs	r6, #0
	align = VA_STACK_ALIGN(char *);
 8001b74:	f04f 0804 	mov.w	r8, #4
	size = sizeof(char *);
 8001b78:	46c1      	mov	r9, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
 8001b7a:	b107      	cbz	r7, 8001b7e <cbvprintf_package+0x3e>
				*(const char **)buf = s;
 8001b7c:	6023      	str	r3, [r4, #0]
	return ((addr >= (const char *)RO_START) &&
 8001b7e:	4ac6      	ldr	r2, [pc, #792]	; (8001e98 <cbvprintf_package+0x358>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	f0c0 815a 	bcc.w	8001e3a <cbvprintf_package+0x2fa>
 8001b86:	4ac5      	ldr	r2, [pc, #788]	; (8001e9c <cbvprintf_package+0x35c>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	f0c0 817f 	bcc.w	8001e8c <cbvprintf_package+0x34c>
 8001b8e:	2200      	movs	r2, #0
 8001b90:	e154      	b.n	8001e3c <cbvprintf_package+0x2fc>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
 8001b92:	f001 0b07 	and.w	fp, r1, #7
 8001b96:	445c      	add	r4, fp
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
 8001b98:	f1cb 0b08 	rsb	fp, fp, #8
 8001b9c:	e7dc      	b.n	8001b58 <cbvprintf_package+0x18>
			if (*fmt == '%') {
 8001b9e:	2b25      	cmp	r3, #37	; 0x25
 8001ba0:	d105      	bne.n	8001bae <cbvprintf_package+0x6e>
				parsing = true;
 8001ba2:	2601      	movs	r6, #1
				align = VA_STACK_ALIGN(int);
 8001ba4:	f04f 0804 	mov.w	r8, #4
				size = sizeof(int);
 8001ba8:	46c1      	mov	r9, r8
			continue;
 8001baa:	e000      	b.n	8001bae <cbvprintf_package+0x6e>
		switch (*fmt) {
 8001bac:	2600      	movs	r6, #0
 8001bae:	4665      	mov	r5, ip
	while (*++fmt != '\0') {
 8001bb0:	f105 0c01 	add.w	ip, r5, #1
 8001bb4:	786b      	ldrb	r3, [r5, #1]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 8184 	beq.w	8001ec4 <cbvprintf_package+0x384>
		if (!parsing) {
 8001bbc:	2e00      	cmp	r6, #0
 8001bbe:	d0ee      	beq.n	8001b9e <cbvprintf_package+0x5e>
		switch (*fmt) {
 8001bc0:	f1a3 0120 	sub.w	r1, r3, #32
 8001bc4:	295a      	cmp	r1, #90	; 0x5a
 8001bc6:	d8f1      	bhi.n	8001bac <cbvprintf_package+0x6c>
 8001bc8:	a201      	add	r2, pc, #4	; (adr r2, 8001bd0 <cbvprintf_package+0x90>)
 8001bca:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8001bce:	bf00      	nop
 8001bd0:	08001baf 	.word	0x08001baf
 8001bd4:	08001bad 	.word	0x08001bad
 8001bd8:	08001bad 	.word	0x08001bad
 8001bdc:	08001baf 	.word	0x08001baf
 8001be0:	08001bad 	.word	0x08001bad
 8001be4:	08001bad 	.word	0x08001bad
 8001be8:	08001bad 	.word	0x08001bad
 8001bec:	08001bad 	.word	0x08001bad
 8001bf0:	08001bad 	.word	0x08001bad
 8001bf4:	08001bad 	.word	0x08001bad
 8001bf8:	08001d5d 	.word	0x08001d5d
 8001bfc:	08001baf 	.word	0x08001baf
 8001c00:	08001bad 	.word	0x08001bad
 8001c04:	08001baf 	.word	0x08001baf
 8001c08:	08001baf 	.word	0x08001baf
 8001c0c:	08001bad 	.word	0x08001bad
 8001c10:	08001baf 	.word	0x08001baf
 8001c14:	08001baf 	.word	0x08001baf
 8001c18:	08001baf 	.word	0x08001baf
 8001c1c:	08001baf 	.word	0x08001baf
 8001c20:	08001baf 	.word	0x08001baf
 8001c24:	08001baf 	.word	0x08001baf
 8001c28:	08001baf 	.word	0x08001baf
 8001c2c:	08001baf 	.word	0x08001baf
 8001c30:	08001baf 	.word	0x08001baf
 8001c34:	08001baf 	.word	0x08001baf
 8001c38:	08001bad 	.word	0x08001bad
 8001c3c:	08001bad 	.word	0x08001bad
 8001c40:	08001bad 	.word	0x08001bad
 8001c44:	08001bad 	.word	0x08001bad
 8001c48:	08001bad 	.word	0x08001bad
 8001c4c:	08001bad 	.word	0x08001bad
 8001c50:	08001bad 	.word	0x08001bad
 8001c54:	08001dc5 	.word	0x08001dc5
 8001c58:	08001bad 	.word	0x08001bad
 8001c5c:	08001bad 	.word	0x08001bad
 8001c60:	08001bad 	.word	0x08001bad
 8001c64:	08001dc5 	.word	0x08001dc5
 8001c68:	08001dc5 	.word	0x08001dc5
 8001c6c:	08001dc5 	.word	0x08001dc5
 8001c70:	08001bad 	.word	0x08001bad
 8001c74:	08001bad 	.word	0x08001bad
 8001c78:	08001bad 	.word	0x08001bad
 8001c7c:	08001bad 	.word	0x08001bad
 8001c80:	08001baf 	.word	0x08001baf
 8001c84:	08001bad 	.word	0x08001bad
 8001c88:	08001bad 	.word	0x08001bad
 8001c8c:	08001bad 	.word	0x08001bad
 8001c90:	08001bad 	.word	0x08001bad
 8001c94:	08001bad 	.word	0x08001bad
 8001c98:	08001bad 	.word	0x08001bad
 8001c9c:	08001bad 	.word	0x08001bad
 8001ca0:	08001bad 	.word	0x08001bad
 8001ca4:	08001bad 	.word	0x08001bad
 8001ca8:	08001bad 	.word	0x08001bad
 8001cac:	08001bad 	.word	0x08001bad
 8001cb0:	08001d55 	.word	0x08001d55
 8001cb4:	08001bad 	.word	0x08001bad
 8001cb8:	08001bad 	.word	0x08001bad
 8001cbc:	08001bad 	.word	0x08001bad
 8001cc0:	08001bad 	.word	0x08001bad
 8001cc4:	08001bad 	.word	0x08001bad
 8001cc8:	08001bad 	.word	0x08001bad
 8001ccc:	08001bad 	.word	0x08001bad
 8001cd0:	08001bad 	.word	0x08001bad
 8001cd4:	08001dc5 	.word	0x08001dc5
 8001cd8:	08001bad 	.word	0x08001bad
 8001cdc:	08001d55 	.word	0x08001d55
 8001ce0:	08001d55 	.word	0x08001d55
 8001ce4:	08001dc5 	.word	0x08001dc5
 8001ce8:	08001dc5 	.word	0x08001dc5
 8001cec:	08001dc5 	.word	0x08001dc5
 8001cf0:	08001baf 	.word	0x08001baf
 8001cf4:	08001d55 	.word	0x08001d55
 8001cf8:	08001d3d 	.word	0x08001d3d
 8001cfc:	08001bad 	.word	0x08001bad
 8001d00:	08001baf 	.word	0x08001baf
 8001d04:	08001bad 	.word	0x08001bad
 8001d08:	08001e25 	.word	0x08001e25
 8001d0c:	08001d55 	.word	0x08001d55
 8001d10:	08001e25 	.word	0x08001e25
 8001d14:	08001bad 	.word	0x08001bad
 8001d18:	08001bad 	.word	0x08001bad
 8001d1c:	08001e25 	.word	0x08001e25
 8001d20:	08001d4d 	.word	0x08001d4d
 8001d24:	08001d55 	.word	0x08001d55
 8001d28:	08001bad 	.word	0x08001bad
 8001d2c:	08001bad 	.word	0x08001bad
 8001d30:	08001d55 	.word	0x08001d55
 8001d34:	08001bad 	.word	0x08001bad
 8001d38:	08001d45 	.word	0x08001d45
			align = VA_STACK_ALIGN(intmax_t);
 8001d3c:	f04f 0808 	mov.w	r8, #8
			size = sizeof(intmax_t);
 8001d40:	46c1      	mov	r9, r8
			continue;
 8001d42:	e734      	b.n	8001bae <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(size_t);
 8001d44:	f04f 0804 	mov.w	r8, #4
			size = sizeof(size_t);
 8001d48:	46c1      	mov	r9, r8
			continue;
 8001d4a:	e730      	b.n	8001bae <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(ptrdiff_t);
 8001d4c:	f04f 0804 	mov.w	r8, #4
			size = sizeof(ptrdiff_t);
 8001d50:	46c1      	mov	r9, r8
			continue;
 8001d52:	e72c      	b.n	8001bae <cbvprintf_package+0x6e>
			if (fmt[-1] == 'l') {
 8001d54:	782a      	ldrb	r2, [r5, #0]
 8001d56:	2a6c      	cmp	r2, #108	; 0x6c
 8001d58:	d026      	beq.n	8001da8 <cbvprintf_package+0x268>
			parsing = false;
 8001d5a:	2600      	movs	r6, #0
		buf = (void *) ROUND_UP(buf, align);
 8001d5c:	eb04 0208 	add.w	r2, r4, r8
 8001d60:	3a01      	subs	r2, #1
 8001d62:	f1c8 0100 	rsb	r1, r8, #0
 8001d66:	400a      	ands	r2, r1
 8001d68:	4614      	mov	r4, r2
		if (buf0 != NULL && BUF_OFFSET + size > len) {
 8001d6a:	b127      	cbz	r7, 8001d76 <cbvprintf_package+0x236>
 8001d6c:	1bd1      	subs	r1, r2, r7
 8001d6e:	4449      	add	r1, r9
 8001d70:	458b      	cmp	fp, r1
 8001d72:	f0c0 8108 	bcc.w	8001f86 <cbvprintf_package+0x446>
		if (*fmt == 's') {
 8001d76:	2b73      	cmp	r3, #115	; 0x73
 8001d78:	d059      	beq.n	8001e2e <cbvprintf_package+0x2ee>
				}

				s_idx++;
			}
			buf += sizeof(char *);
		} else if (size == sizeof(int)) {
 8001d7a:	f1b9 0f04 	cmp.w	r9, #4
 8001d7e:	f000 8099 	beq.w	8001eb4 <cbvprintf_package+0x374>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
 8001d82:	f1b9 0f08 	cmp.w	r9, #8
 8001d86:	f040 8107 	bne.w	8001f98 <cbvprintf_package+0x458>
			long long v = va_arg(ap, long long);
 8001d8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001d8c:	3307      	adds	r3, #7
 8001d8e:	f023 0307 	bic.w	r3, r3, #7
 8001d92:	f103 0108 	add.w	r1, r3, #8
 8001d96:	9112      	str	r1, [sp, #72]	; 0x48
 8001d98:	e9d3 0100 	ldrd	r0, r1, [r3]

			if (buf0 != NULL) {
 8001d9c:	b10f      	cbz	r7, 8001da2 <cbvprintf_package+0x262>
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
 8001d9e:	e9c2 0100 	strd	r0, r1, [r2]
				}
			}
			buf += sizeof(long long);
 8001da2:	f102 0408 	add.w	r4, r2, #8
 8001da6:	e702      	b.n	8001bae <cbvprintf_package+0x6e>
				if (fmt[-2] == 'l') {
 8001da8:	f81c 2c02 	ldrb.w	r2, [ip, #-2]
 8001dac:	2a6c      	cmp	r2, #108	; 0x6c
 8001dae:	d004      	beq.n	8001dba <cbvprintf_package+0x27a>
			parsing = false;
 8001db0:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long);
 8001db2:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long);
 8001db6:	46c1      	mov	r9, r8
 8001db8:	e7d0      	b.n	8001d5c <cbvprintf_package+0x21c>
			parsing = false;
 8001dba:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long long);
 8001dbc:	f04f 0808 	mov.w	r8, #8
					size = sizeof(long long);
 8001dc0:	46c1      	mov	r9, r8
 8001dc2:	e7cb      	b.n	8001d5c <cbvprintf_package+0x21c>
			if (fmt[-1] == 'L') {
 8001dc4:	782b      	ldrb	r3, [r5, #0]
 8001dc6:	2b4c      	cmp	r3, #76	; 0x4c
 8001dc8:	d01c      	beq.n	8001e04 <cbvprintf_package+0x2c4>
				v.d = va_arg(ap, double);
 8001dca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001dcc:	3307      	adds	r3, #7
 8001dce:	f023 0307 	bic.w	r3, r3, #7
 8001dd2:	f103 0208 	add.w	r2, r3, #8
 8001dd6:	9212      	str	r2, [sp, #72]	; 0x48
 8001dd8:	e9d3 0100 	ldrd	r0, r1, [r3]
			buf = (void *) ROUND_UP(buf, align);
 8001ddc:	1de2      	adds	r2, r4, #7
 8001dde:	f022 0207 	bic.w	r2, r2, #7
			if (buf0 != NULL) {
 8001de2:	b147      	cbz	r7, 8001df6 <cbvprintf_package+0x2b6>
				if (BUF_OFFSET + size > len) {
 8001de4:	1bd3      	subs	r3, r2, r7
 8001de6:	3308      	adds	r3, #8
 8001de8:	455b      	cmp	r3, fp
 8001dea:	d815      	bhi.n	8001e18 <cbvprintf_package+0x2d8>
				} else if (fmt[-1] == 'L') {
 8001dec:	782b      	ldrb	r3, [r5, #0]
 8001dee:	2b4c      	cmp	r3, #76	; 0x4c
 8001df0:	d015      	beq.n	8001e1e <cbvprintf_package+0x2de>
					*(double *)buf = v.d;
 8001df2:	e9c2 0100 	strd	r0, r1, [r2]
			buf += size;
 8001df6:	f102 0408 	add.w	r4, r2, #8
			parsing = false;
 8001dfa:	2600      	movs	r6, #0
			continue;
 8001dfc:	f04f 0808 	mov.w	r8, #8
 8001e00:	46c1      	mov	r9, r8
 8001e02:	e6d4      	b.n	8001bae <cbvprintf_package+0x6e>
				v.ld = va_arg(ap, long double);
 8001e04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001e06:	3307      	adds	r3, #7
 8001e08:	f023 0307 	bic.w	r3, r3, #7
 8001e0c:	f103 0208 	add.w	r2, r3, #8
 8001e10:	9212      	str	r2, [sp, #72]	; 0x48
 8001e12:	e9d3 0100 	ldrd	r0, r1, [r3]
				size = sizeof(long double);
 8001e16:	e7e1      	b.n	8001ddc <cbvprintf_package+0x29c>
					return -ENOSPC;
 8001e18:	f06f 001b 	mvn.w	r0, #27
 8001e1c:	e0aa      	b.n	8001f74 <cbvprintf_package+0x434>
					*(long double *)buf = v.ld;
 8001e1e:	e9c2 0100 	strd	r0, r1, [r2]
 8001e22:	e7e8      	b.n	8001df6 <cbvprintf_package+0x2b6>
			parsing = false;
 8001e24:	2600      	movs	r6, #0
			align = VA_STACK_ALIGN(void *);
 8001e26:	f04f 0804 	mov.w	r8, #4
			size = sizeof(void *);
 8001e2a:	46c1      	mov	r9, r8
 8001e2c:	e796      	b.n	8001d5c <cbvprintf_package+0x21c>
			s = va_arg(ap, char *);
 8001e2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001e30:	1d1a      	adds	r2, r3, #4
 8001e32:	9212      	str	r2, [sp, #72]	; 0x48
 8001e34:	681b      	ldr	r3, [r3, #0]
	while (*++fmt != '\0') {
 8001e36:	4665      	mov	r5, ip
 8001e38:	e69f      	b.n	8001b7a <cbvprintf_package+0x3a>
	return ((addr >= (const char *)RO_START) &&
 8001e3a:	2200      	movs	r2, #0
			bool do_all = !!(flags & CBPRINTF_PACKAGE_ADD_STRING_IDXS);
 8001e3c:	9902      	ldr	r1, [sp, #8]
 8001e3e:	f001 0101 	and.w	r1, r1, #1
			if (is_ro && !do_all) {
 8001e42:	4610      	mov	r0, r2
 8001e44:	b102      	cbz	r2, 8001e48 <cbvprintf_package+0x308>
 8001e46:	b1f9      	cbz	r1, 8001e88 <cbvprintf_package+0x348>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
 8001e48:	eba4 0c07 	sub.w	ip, r4, r7
 8001e4c:	ea4f 029c 	mov.w	r2, ip, lsr #2
				if (do_all && s_ptr_idx > STR_POS_MASK) {
 8001e50:	b119      	cbz	r1, 8001e5a <cbvprintf_package+0x31a>
 8001e52:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8001e56:	f080 8099 	bcs.w	8001f8c <cbvprintf_package+0x44c>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
 8001e5a:	9901      	ldr	r1, [sp, #4]
 8001e5c:	290f      	cmp	r1, #15
 8001e5e:	f200 8098 	bhi.w	8001f92 <cbvprintf_package+0x452>
				if (buf0 != NULL) {
 8001e62:	b1ef      	cbz	r7, 8001ea0 <cbvprintf_package+0x360>
					str_ptr_pos[s_idx] = s_ptr_idx;
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	ab08      	add	r3, sp, #32
 8001e68:	440b      	add	r3, r1
 8001e6a:	f803 2c10 	strb.w	r2, [r3, #-16]
					if (is_ro) {
 8001e6e:	b178      	cbz	r0, 8001e90 <cbvprintf_package+0x350>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
 8001e70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001e74:	ab08      	add	r3, sp, #32
 8001e76:	440b      	add	r3, r1
 8001e78:	f803 2c10 	strb.w	r2, [r3, #-16]
						s_ro_cnt++;
 8001e7c:	9b00      	ldr	r3, [sp, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	9300      	str	r3, [sp, #0]
				s_idx++;
 8001e82:	9b01      	ldr	r3, [sp, #4]
 8001e84:	3301      	adds	r3, #1
 8001e86:	9301      	str	r3, [sp, #4]
			buf += sizeof(char *);
 8001e88:	3404      	adds	r4, #4
 8001e8a:	e691      	b.n	8001bb0 <cbvprintf_package+0x70>
	return ((addr >= (const char *)RO_START) &&
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	e7d5      	b.n	8001e3c <cbvprintf_package+0x2fc>
						s_rw_cnt++;
 8001e90:	9b03      	ldr	r3, [sp, #12]
 8001e92:	3301      	adds	r3, #1
 8001e94:	9303      	str	r3, [sp, #12]
 8001e96:	e7f4      	b.n	8001e82 <cbvprintf_package+0x342>
 8001e98:	0800fd10 	.word	0x0800fd10
 8001e9c:	08011b7c 	.word	0x08011b7c
				} else if (is_ro) {
 8001ea0:	b110      	cbz	r0, 8001ea8 <cbvprintf_package+0x368>
					len += 1;
 8001ea2:	f10b 0b01 	add.w	fp, fp, #1
 8001ea6:	e7ec      	b.n	8001e82 <cbvprintf_package+0x342>
					len += strlen(s) + 1 + 1;
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe ffd4 	bl	8000e56 <strlen>
 8001eae:	1c83      	adds	r3, r0, #2
 8001eb0:	449b      	add	fp, r3
 8001eb2:	e7e6      	b.n	8001e82 <cbvprintf_package+0x342>
			int v = va_arg(ap, int);
 8001eb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001eb6:	1d19      	adds	r1, r3, #4
 8001eb8:	9112      	str	r1, [sp, #72]	; 0x48
 8001eba:	681b      	ldr	r3, [r3, #0]
			if (buf0 != NULL) {
 8001ebc:	b107      	cbz	r7, 8001ec0 <cbvprintf_package+0x380>
				*(int *)buf = v;
 8001ebe:	6013      	str	r3, [r2, #0]
			buf += sizeof(int);
 8001ec0:	1d14      	adds	r4, r2, #4
 8001ec2:	e674      	b.n	8001bae <cbvprintf_package+0x6e>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
 8001ec4:	1be3      	subs	r3, r4, r7
 8001ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eca:	d268      	bcs.n	8001f9e <cbvprintf_package+0x45e>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
 8001ecc:	b15f      	cbz	r7, 8001ee6 <cbvprintf_package+0x3a6>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
 8001ece:	2200      	movs	r2, #0
 8001ed0:	603a      	str	r2, [r7, #0]

	/* Record end of argument list and number of appended strings. */
	buf0[0] = BUF_OFFSET / sizeof(int);
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	703b      	strb	r3, [r7, #0]
	buf0[1] = s_rw_cnt;
 8001ed6:	9b03      	ldr	r3, [sp, #12]
 8001ed8:	707b      	strb	r3, [r7, #1]
	buf0[2] = s_ro_cnt;
 8001eda:	9b00      	ldr	r3, [sp, #0]
 8001edc:	70bb      	strb	r3, [r7, #2]

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
 8001ede:	b9d3      	cbnz	r3, 8001f16 <cbvprintf_package+0x3d6>
 8001ee0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8001ee4:	e039      	b.n	8001f5a <cbvprintf_package+0x41a>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
 8001ee6:	445b      	add	r3, fp
 8001ee8:	f1a3 0008 	sub.w	r0, r3, #8
 8001eec:	e042      	b.n	8001f74 <cbvprintf_package+0x434>
		for (i = 0; i < s_idx; i++) {
 8001eee:	3301      	adds	r3, #1
 8001ef0:	4298      	cmp	r0, r3
 8001ef2:	d913      	bls.n	8001f1c <cbvprintf_package+0x3dc>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
 8001ef4:	aa08      	add	r2, sp, #32
 8001ef6:	441a      	add	r2, r3
 8001ef8:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8001efc:	f912 2c10 	ldrsb.w	r2, [r2, #-16]
 8001f00:	2a00      	cmp	r2, #0
 8001f02:	daf4      	bge.n	8001eee <cbvprintf_package+0x3ae>
				continue;
			}

			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
 8001f04:	f001 017f 	and.w	r1, r1, #127	; 0x7f

			/* make sure it fits */
			if (BUF_OFFSET + 1 > len) {
 8001f08:	1be2      	subs	r2, r4, r7
 8001f0a:	3201      	adds	r2, #1
 8001f0c:	4593      	cmp	fp, r2
 8001f0e:	d349      	bcc.n	8001fa4 <cbvprintf_package+0x464>
				return -ENOSPC;
			}
			/* store the pointer position prefix */
			*buf++ = pos;
 8001f10:	f804 1b01 	strb.w	r1, [r4], #1
 8001f14:	e7eb      	b.n	8001eee <cbvprintf_package+0x3ae>
		for (i = 0; i < s_idx; i++) {
 8001f16:	4653      	mov	r3, sl
 8001f18:	9801      	ldr	r0, [sp, #4]
 8001f1a:	e7e9      	b.n	8001ef0 <cbvprintf_package+0x3b0>
 8001f1c:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8001f20:	e01b      	b.n	8001f5a <cbvprintf_package+0x41a>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
			continue;
		}

		/* retrieve the string pointer */
		s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
 8001f22:	ab08      	add	r3, sp, #32
 8001f24:	4453      	add	r3, sl
 8001f26:	f813 6c10 	ldrb.w	r6, [r3, #-16]
 8001f2a:	f857 8026 	ldr.w	r8, [r7, r6, lsl #2]
		/* clear the in-buffer pointer (less entropy if compressed) */
		*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
		/* find the string length including terminating '\0' */
		size = strlen(s) + 1;
 8001f34:	4640      	mov	r0, r8
 8001f36:	f7fe ff8e 	bl	8000e56 <strlen>
 8001f3a:	1c45      	adds	r5, r0, #1
		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
 8001f3c:	1be3      	subs	r3, r4, r7
 8001f3e:	442b      	add	r3, r5
 8001f40:	3301      	adds	r3, #1
 8001f42:	459b      	cmp	fp, r3
 8001f44:	d331      	bcc.n	8001faa <cbvprintf_package+0x46a>
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
 8001f46:	f804 6b01 	strb.w	r6, [r4], #1
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 8001f4a:	462a      	mov	r2, r5
 8001f4c:	4641      	mov	r1, r8
 8001f4e:	4620      	mov	r0, r4
 8001f50:	f00d fb9c 	bl	800f68c <memcpy>
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
		buf += size;
 8001f54:	442c      	add	r4, r5
	for (i = 0; i < s_idx; i++) {
 8001f56:	f10a 0a01 	add.w	sl, sl, #1
 8001f5a:	45d1      	cmp	r9, sl
 8001f5c:	d909      	bls.n	8001f72 <cbvprintf_package+0x432>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
 8001f5e:	9b00      	ldr	r3, [sp, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d0de      	beq.n	8001f22 <cbvprintf_package+0x3e2>
 8001f64:	ab08      	add	r3, sp, #32
 8001f66:	4453      	add	r3, sl
 8001f68:	f913 3c10 	ldrsb.w	r3, [r3, #-16]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	dad8      	bge.n	8001f22 <cbvprintf_package+0x3e2>
 8001f70:	e7f1      	b.n	8001f56 <cbvprintf_package+0x416>
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
 8001f72:	1be0      	subs	r0, r4, r7

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
 8001f74:	b009      	add	sp, #36	; 0x24
 8001f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EFAULT;
 8001f7a:	f06f 000d 	mvn.w	r0, #13
 8001f7e:	e7f9      	b.n	8001f74 <cbvprintf_package+0x434>
		return -ENOSPC;
 8001f80:	f06f 001b 	mvn.w	r0, #27
 8001f84:	e7f6      	b.n	8001f74 <cbvprintf_package+0x434>
			return -ENOSPC;
 8001f86:	f06f 001b 	mvn.w	r0, #27
 8001f8a:	e7f3      	b.n	8001f74 <cbvprintf_package+0x434>
					return -EINVAL;
 8001f8c:	f06f 0015 	mvn.w	r0, #21
 8001f90:	e7f0      	b.n	8001f74 <cbvprintf_package+0x434>
					return -EINVAL;
 8001f92:	f06f 0015 	mvn.w	r0, #21
 8001f96:	e7ed      	b.n	8001f74 <cbvprintf_package+0x434>
			return -EINVAL;
 8001f98:	f06f 0015 	mvn.w	r0, #21
 8001f9c:	e7ea      	b.n	8001f74 <cbvprintf_package+0x434>
		return -EINVAL;
 8001f9e:	f06f 0015 	mvn.w	r0, #21
 8001fa2:	e7e7      	b.n	8001f74 <cbvprintf_package+0x434>
				return -ENOSPC;
 8001fa4:	f06f 001b 	mvn.w	r0, #27
 8001fa8:	e7e4      	b.n	8001f74 <cbvprintf_package+0x434>
			return -ENOSPC;
 8001faa:	f06f 001b 	mvn.w	r0, #27
 8001fae:	e7e1      	b.n	8001f74 <cbvprintf_package+0x434>

08001fb0 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
 8001fb0:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
 8001fb2:	680b      	ldr	r3, [r1, #0]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 8001fb8:	4b01      	ldr	r3, [pc, #4]	; (8001fc0 <char_out+0x10>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4798      	blx	r3
}
 8001fbe:	bd08      	pop	{r3, pc}
 8001fc0:	200002ac 	.word	0x200002ac

08001fc4 <__printk_hook_install>:
	_char_out = fn;
 8001fc4:	4b01      	ldr	r3, [pc, #4]	; (8001fcc <__printk_hook_install+0x8>)
 8001fc6:	6018      	str	r0, [r3, #0]
}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	200002ac 	.word	0x200002ac

08001fd0 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
 8001fd0:	b500      	push	{lr}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
 8001fd8:	2100      	movs	r1, #0
 8001fda:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
 8001fdc:	a901      	add	r1, sp, #4
 8001fde:	4803      	ldr	r0, [pc, #12]	; (8001fec <vprintk+0x1c>)
 8001fe0:	f000 fa2c 	bl	800243c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 8001fe4:	b003      	add	sp, #12
 8001fe6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fea:	bf00      	nop
 8001fec:	08001fb1 	.word	0x08001fb1

08001ff0 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
 8001ff6:	9001      	str	r0, [sp, #4]
 8001ff8:	9102      	str	r1, [sp, #8]
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
 8001ffe:	a901      	add	r1, sp, #4
 8002000:	4805      	ldr	r0, [pc, #20]	; (8002018 <vsnprintk+0x28>)
 8002002:	f000 fa1b 	bl	800243c <cbvprintf>

	if (ctx.count < ctx.max) {
 8002006:	9b03      	ldr	r3, [sp, #12]
 8002008:	9a02      	ldr	r2, [sp, #8]
 800200a:	4293      	cmp	r3, r2
 800200c:	da01      	bge.n	8002012 <vsnprintk+0x22>
		str[ctx.count] = '\0';
 800200e:	2200      	movs	r2, #0
 8002010:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
 8002012:	9803      	ldr	r0, [sp, #12]
 8002014:	b004      	add	sp, #16
 8002016:	bd10      	pop	{r4, pc}
 8002018:	0800d117 	.word	0x0800d117

0800201c <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
 800201c:	4684      	mov	ip, r0
	const char *sp = *str;
 800201e:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
 8002020:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
 8002022:	e005      	b.n	8002030 <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
 8002024:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002028:	3201      	adds	r2, #1
 800202a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800202e:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 8002030:	7813      	ldrb	r3, [r2, #0]
 8002032:	4904      	ldr	r1, [pc, #16]	; (8002044 <extract_decimal+0x28>)
 8002034:	5c59      	ldrb	r1, [r3, r1]
 8002036:	f011 0f04 	tst.w	r1, #4
 800203a:	d1f3      	bne.n	8002024 <extract_decimal+0x8>
	}
	*str = sp;
 800203c:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	08011905 	.word	0x08011905

08002048 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
 8002048:	b570      	push	{r4, r5, r6, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	4604      	mov	r4, r0
	*conv = (struct conversion) {
 800204e:	2300      	movs	r3, #0
 8002050:	6003      	str	r3, [r0, #0]
 8002052:	6043      	str	r3, [r0, #4]
 8002054:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
 8002056:	784b      	ldrb	r3, [r1, #1]
 8002058:	2b25      	cmp	r3, #37	; 0x25
 800205a:	d002      	beq.n	8002062 <extract_conversion+0x1a>
 800205c:	1c4e      	adds	r6, r1, #1
	bool loop = true;
 800205e:	2501      	movs	r5, #1
 8002060:	e01f      	b.n	80020a2 <extract_conversion+0x5a>
		conv->specifier = *sp++;
 8002062:	1c88      	adds	r0, r1, #2
 8002064:	70e3      	strb	r3, [r4, #3]
		return sp;
 8002066:	e145      	b.n	80022f4 <extract_conversion+0x2ac>
			conv->flag_dash = true;
 8002068:	7823      	ldrb	r3, [r4, #0]
 800206a:	f043 0304 	orr.w	r3, r3, #4
 800206e:	7023      	strb	r3, [r4, #0]
		if (loop) {
 8002070:	b1b5      	cbz	r5, 80020a0 <extract_conversion+0x58>
			++sp;
 8002072:	3601      	adds	r6, #1
 8002074:	e014      	b.n	80020a0 <extract_conversion+0x58>
			conv->flag_plus = true;
 8002076:	7823      	ldrb	r3, [r4, #0]
 8002078:	f043 0308 	orr.w	r3, r3, #8
 800207c:	7023      	strb	r3, [r4, #0]
			break;
 800207e:	e7f7      	b.n	8002070 <extract_conversion+0x28>
			conv->flag_space = true;
 8002080:	7823      	ldrb	r3, [r4, #0]
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	7023      	strb	r3, [r4, #0]
			break;
 8002088:	e7f2      	b.n	8002070 <extract_conversion+0x28>
			conv->flag_hash = true;
 800208a:	7823      	ldrb	r3, [r4, #0]
 800208c:	f043 0320 	orr.w	r3, r3, #32
 8002090:	7023      	strb	r3, [r4, #0]
			break;
 8002092:	e7ed      	b.n	8002070 <extract_conversion+0x28>
			conv->flag_zero = true;
 8002094:	7823      	ldrb	r3, [r4, #0]
 8002096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800209a:	7023      	strb	r3, [r4, #0]
			break;
 800209c:	e7e8      	b.n	8002070 <extract_conversion+0x28>
		switch (*sp) {
 800209e:	2500      	movs	r5, #0
	} while (loop);
 80020a0:	b345      	cbz	r5, 80020f4 <extract_conversion+0xac>
		switch (*sp) {
 80020a2:	7833      	ldrb	r3, [r6, #0]
 80020a4:	3b20      	subs	r3, #32
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d8f9      	bhi.n	800209e <extract_conversion+0x56>
 80020aa:	a201      	add	r2, pc, #4	; (adr r2, 80020b0 <extract_conversion+0x68>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	08002081 	.word	0x08002081
 80020b4:	0800209f 	.word	0x0800209f
 80020b8:	0800209f 	.word	0x0800209f
 80020bc:	0800208b 	.word	0x0800208b
 80020c0:	0800209f 	.word	0x0800209f
 80020c4:	0800209f 	.word	0x0800209f
 80020c8:	0800209f 	.word	0x0800209f
 80020cc:	0800209f 	.word	0x0800209f
 80020d0:	0800209f 	.word	0x0800209f
 80020d4:	0800209f 	.word	0x0800209f
 80020d8:	0800209f 	.word	0x0800209f
 80020dc:	08002077 	.word	0x08002077
 80020e0:	0800209f 	.word	0x0800209f
 80020e4:	08002069 	.word	0x08002069
 80020e8:	0800209f 	.word	0x0800209f
 80020ec:	0800209f 	.word	0x0800209f
 80020f0:	08002095 	.word	0x08002095
	if (conv->flag_zero && conv->flag_dash) {
 80020f4:	7823      	ldrb	r3, [r4, #0]
 80020f6:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80020fa:	2b44      	cmp	r3, #68	; 0x44
 80020fc:	d05f      	beq.n	80021be <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
 80020fe:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
 8002100:	7823      	ldrb	r3, [r4, #0]
 8002102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002106:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
 8002108:	7833      	ldrb	r3, [r6, #0]
 800210a:	2b2a      	cmp	r3, #42	; 0x2a
 800210c:	d05c      	beq.n	80021c8 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
 800210e:	a801      	add	r0, sp, #4
 8002110:	f7ff ff84 	bl	800201c <extract_decimal>
	if (sp != wp) {
 8002114:	9b01      	ldr	r3, [sp, #4]
 8002116:	429e      	cmp	r6, r3
 8002118:	d00f      	beq.n	800213a <extract_conversion+0xf2>
		conv->width_present = true;
 800211a:	7823      	ldrb	r3, [r4, #0]
 800211c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002120:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
 8002122:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
 8002124:	b2db      	uxtb	r3, r3
 8002126:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
 800212a:	2800      	cmp	r0, #0
 800212c:	db54      	blt.n	80021d8 <extract_conversion+0x190>
 800212e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
 8002130:	4313      	orrs	r3, r2
 8002132:	7822      	ldrb	r2, [r4, #0]
 8002134:	f363 0241 	bfi	r2, r3, #1, #1
 8002138:	7022      	strb	r2, [r4, #0]
	return sp;
 800213a:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
 800213c:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b2e      	cmp	r3, #46	; 0x2e
 8002142:	bf14      	ite	ne
 8002144:	2300      	movne	r3, #0
 8002146:	2301      	moveq	r3, #1
 8002148:	7862      	ldrb	r2, [r4, #1]
 800214a:	f363 0241 	bfi	r2, r3, #1, #1
 800214e:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
 8002150:	2b00      	cmp	r3, #0
 8002152:	d043      	beq.n	80021dc <extract_conversion+0x194>
	++sp;
 8002154:	9b01      	ldr	r3, [sp, #4]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
 800215a:	785b      	ldrb	r3, [r3, #1]
 800215c:	2b2a      	cmp	r3, #42	; 0x2a
 800215e:	d03f      	beq.n	80021e0 <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
 8002160:	a801      	add	r0, sp, #4
 8002162:	f7ff ff5b 	bl	800201c <extract_decimal>
	conv->prec_value = prec;
 8002166:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
 8002168:	7823      	ldrb	r3, [r4, #0]
 800216a:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
 800216e:	2800      	cmp	r0, #0
 8002170:	db3e      	blt.n	80021f0 <extract_conversion+0x1a8>
 8002172:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
 8002174:	4313      	orrs	r3, r2
 8002176:	7822      	ldrb	r2, [r4, #0]
 8002178:	f363 0241 	bfi	r2, r3, #1, #1
 800217c:	7022      	strb	r2, [r4, #0]
	return sp;
 800217e:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
 8002180:	7803      	ldrb	r3, [r0, #0]
 8002182:	3b4c      	subs	r3, #76	; 0x4c
 8002184:	2b2e      	cmp	r3, #46	; 0x2e
 8002186:	f200 809d 	bhi.w	80022c4 <extract_conversion+0x27c>
 800218a:	e8df f003 	tbb	[pc, r3]
 800218e:	9b90      	.short	0x9b90
 8002190:	9b9b9b9b 	.word	0x9b9b9b9b
 8002194:	9b9b9b9b 	.word	0x9b9b9b9b
 8002198:	9b9b9b9b 	.word	0x9b9b9b9b
 800219c:	9b9b9b9b 	.word	0x9b9b9b9b
 80021a0:	9b9b9b9b 	.word	0x9b9b9b9b
 80021a4:	9b9b9b9b 	.word	0x9b9b9b9b
 80021a8:	9b339b9b 	.word	0x9b339b9b
 80021ac:	9b459b57 	.word	0x9b459b57
 80021b0:	9b9b9b9b 	.word	0x9b9b9b9b
 80021b4:	9b899b9b 	.word	0x9b899b9b
 80021b8:	9b9b9b9b 	.word	0x9b9b9b9b
 80021bc:	82          	.byte	0x82
 80021bd:	00          	.byte	0x00
		conv->flag_zero = false;
 80021be:	7823      	ldrb	r3, [r4, #0]
 80021c0:	f36f 1386 	bfc	r3, #6, #1
 80021c4:	7023      	strb	r3, [r4, #0]
 80021c6:	e79a      	b.n	80020fe <extract_conversion+0xb6>
		conv->width_star = true;
 80021c8:	7863      	ldrb	r3, [r4, #1]
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	7063      	strb	r3, [r4, #1]
		return ++sp;
 80021d0:	4633      	mov	r3, r6
 80021d2:	3301      	adds	r3, #1
 80021d4:	9301      	str	r3, [sp, #4]
 80021d6:	e7b1      	b.n	800213c <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
 80021d8:	2201      	movs	r2, #1
 80021da:	e7a9      	b.n	8002130 <extract_conversion+0xe8>
		return sp;
 80021dc:	9801      	ldr	r0, [sp, #4]
 80021de:	e7cf      	b.n	8002180 <extract_conversion+0x138>
		conv->prec_star = true;
 80021e0:	7863      	ldrb	r3, [r4, #1]
 80021e2:	f043 0304 	orr.w	r3, r3, #4
 80021e6:	7063      	strb	r3, [r4, #1]
		return ++sp;
 80021e8:	4610      	mov	r0, r2
 80021ea:	3001      	adds	r0, #1
 80021ec:	9001      	str	r0, [sp, #4]
 80021ee:	e7c7      	b.n	8002180 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
 80021f0:	2201      	movs	r2, #1
 80021f2:	e7bf      	b.n	8002174 <extract_conversion+0x12c>
		if (*++sp == 'h') {
 80021f4:	1c42      	adds	r2, r0, #1
 80021f6:	7843      	ldrb	r3, [r0, #1]
 80021f8:	2b68      	cmp	r3, #104	; 0x68
 80021fa:	d006      	beq.n	800220a <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
 80021fc:	7863      	ldrb	r3, [r4, #1]
 80021fe:	2102      	movs	r1, #2
 8002200:	f361 03c6 	bfi	r3, r1, #3, #4
 8002204:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
 8002206:	4610      	mov	r0, r2
 8002208:	e01e      	b.n	8002248 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
 800220a:	7863      	ldrb	r3, [r4, #1]
 800220c:	2201      	movs	r2, #1
 800220e:	f362 03c6 	bfi	r3, r2, #3, #4
 8002212:	7063      	strb	r3, [r4, #1]
			++sp;
 8002214:	3002      	adds	r0, #2
 8002216:	e017      	b.n	8002248 <extract_conversion+0x200>
		if (*++sp == 'l') {
 8002218:	1c42      	adds	r2, r0, #1
 800221a:	7843      	ldrb	r3, [r0, #1]
 800221c:	2b6c      	cmp	r3, #108	; 0x6c
 800221e:	d006      	beq.n	800222e <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
 8002220:	7863      	ldrb	r3, [r4, #1]
 8002222:	2103      	movs	r1, #3
 8002224:	f361 03c6 	bfi	r3, r1, #3, #4
 8002228:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
 800222a:	4610      	mov	r0, r2
 800222c:	e00c      	b.n	8002248 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
 800222e:	7863      	ldrb	r3, [r4, #1]
 8002230:	2204      	movs	r2, #4
 8002232:	f362 03c6 	bfi	r3, r2, #3, #4
 8002236:	7063      	strb	r3, [r4, #1]
			++sp;
 8002238:	3002      	adds	r0, #2
 800223a:	e005      	b.n	8002248 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
 800223c:	7863      	ldrb	r3, [r4, #1]
 800223e:	2205      	movs	r2, #5
 8002240:	f362 03c6 	bfi	r3, r2, #3, #4
 8002244:	7063      	strb	r3, [r4, #1]
		++sp;
 8002246:	3001      	adds	r0, #1
	conv->specifier = *sp++;
 8002248:	f810 3b01 	ldrb.w	r3, [r0], #1
 800224c:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
 800224e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8002252:	2a37      	cmp	r2, #55	; 0x37
 8002254:	d87d      	bhi.n	8002352 <extract_conversion+0x30a>
 8002256:	e8df f002 	tbb	[pc, r2]
 800225a:	7c5e      	.short	0x7c5e
 800225c:	5e5e7c7c 	.word	0x5e5e7c7c
 8002260:	7c7c7c5e 	.word	0x7c7c7c5e
 8002264:	7c7c7c7c 	.word	0x7c7c7c7c
 8002268:	7c7c7c7c 	.word	0x7c7c7c7c
 800226c:	7c7c7c7c 	.word	0x7c7c7c7c
 8002270:	7c7c4f7c 	.word	0x7c7c4f7c
 8002274:	7c7c7c7c 	.word	0x7c7c7c7c
 8002278:	7c5e7c7c 	.word	0x7c5e7c7c
 800227c:	5e5e3a4f 	.word	0x5e5e3a4f
 8002280:	7c3a7c5e 	.word	0x7c3a7c5e
 8002284:	657c7c7c 	.word	0x657c7c7c
 8002288:	7c7c714f 	.word	0x7c7c714f
 800228c:	7c4f7c71 	.word	0x7c4f7c71
 8002290:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
 8002292:	7863      	ldrb	r3, [r4, #1]
 8002294:	2206      	movs	r2, #6
 8002296:	f362 03c6 	bfi	r3, r2, #3, #4
 800229a:	7063      	strb	r3, [r4, #1]
		++sp;
 800229c:	3001      	adds	r0, #1
		break;
 800229e:	e7d3      	b.n	8002248 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
 80022a0:	7863      	ldrb	r3, [r4, #1]
 80022a2:	2207      	movs	r2, #7
 80022a4:	f362 03c6 	bfi	r3, r2, #3, #4
 80022a8:	7063      	strb	r3, [r4, #1]
		++sp;
 80022aa:	3001      	adds	r0, #1
		break;
 80022ac:	e7cc      	b.n	8002248 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
 80022ae:	7863      	ldrb	r3, [r4, #1]
 80022b0:	2208      	movs	r2, #8
 80022b2:	f362 03c6 	bfi	r3, r2, #3, #4
 80022b6:	7063      	strb	r3, [r4, #1]
		++sp;
 80022b8:	3001      	adds	r0, #1
		conv->unsupported = true;
 80022ba:	7823      	ldrb	r3, [r4, #0]
 80022bc:	f043 0302 	orr.w	r3, r3, #2
 80022c0:	7023      	strb	r3, [r4, #0]
		break;
 80022c2:	e7c1      	b.n	8002248 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
 80022c4:	7863      	ldrb	r3, [r4, #1]
 80022c6:	f36f 03c6 	bfc	r3, #3, #4
 80022ca:	7063      	strb	r3, [r4, #1]
		break;
 80022cc:	e7bc      	b.n	8002248 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
 80022ce:	78a2      	ldrb	r2, [r4, #2]
 80022d0:	2101      	movs	r1, #1
 80022d2:	f361 0202 	bfi	r2, r1, #0, #3
 80022d6:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 80022d8:	7862      	ldrb	r2, [r4, #1]
 80022da:	f002 0278 	and.w	r2, r2, #120	; 0x78
 80022de:	2a40      	cmp	r2, #64	; 0x40
 80022e0:	d010      	beq.n	8002304 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
 80022e2:	2b63      	cmp	r3, #99	; 0x63
 80022e4:	d013      	beq.n	800230e <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
 80022e6:	7823      	ldrb	r3, [r4, #0]
 80022e8:	f3c3 0240 	ubfx	r2, r3, #1, #1
 80022ec:	4315      	orrs	r5, r2
 80022ee:	f365 0341 	bfi	r3, r5, #1, #1
 80022f2:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
 80022f4:	b002      	add	sp, #8
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
 80022f8:	78a2      	ldrb	r2, [r4, #2]
 80022fa:	2102      	movs	r1, #2
 80022fc:	f361 0202 	bfi	r2, r1, #0, #3
 8002300:	70a2      	strb	r2, [r4, #2]
 8002302:	e7e9      	b.n	80022d8 <extract_conversion+0x290>
			conv->invalid = true;
 8002304:	7821      	ldrb	r1, [r4, #0]
 8002306:	f041 0101 	orr.w	r1, r1, #1
 800230a:	7021      	strb	r1, [r4, #0]
 800230c:	e7e9      	b.n	80022e2 <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
 800230e:	1e15      	subs	r5, r2, #0
 8002310:	bf18      	it	ne
 8002312:	2501      	movne	r5, #1
 8002314:	e7e7      	b.n	80022e6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
 8002316:	78a3      	ldrb	r3, [r4, #2]
 8002318:	2204      	movs	r2, #4
 800231a:	f362 0302 	bfi	r3, r2, #0, #3
 800231e:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
 8002320:	2501      	movs	r5, #1
			break;
 8002322:	e7e0      	b.n	80022e6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 8002324:	78a3      	ldrb	r3, [r4, #2]
 8002326:	2203      	movs	r2, #3
 8002328:	f362 0302 	bfi	r3, r2, #0, #3
 800232c:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 800232e:	7863      	ldrb	r3, [r4, #1]
 8002330:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8002334:	2b40      	cmp	r3, #64	; 0x40
 8002336:	d1d6      	bne.n	80022e6 <extract_conversion+0x29e>
			unsupported = true;
 8002338:	2501      	movs	r5, #1
 800233a:	e7d4      	b.n	80022e6 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 800233c:	78a3      	ldrb	r3, [r4, #2]
 800233e:	2203      	movs	r2, #3
 8002340:	f362 0302 	bfi	r3, r2, #0, #3
 8002344:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
 8002346:	7863      	ldrb	r3, [r4, #1]
 8002348:	f013 0f78 	tst.w	r3, #120	; 0x78
 800234c:	d0cb      	beq.n	80022e6 <extract_conversion+0x29e>
			unsupported = true;
 800234e:	2501      	movs	r5, #1
 8002350:	e7c9      	b.n	80022e6 <extract_conversion+0x29e>
		conv->invalid = true;
 8002352:	7823      	ldrb	r3, [r4, #0]
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	7023      	strb	r3, [r4, #0]
		break;
 800235a:	e7c4      	b.n	80022e6 <extract_conversion+0x29e>

0800235c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
 800235c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002360:	b083      	sub	sp, #12
 8002362:	4604      	mov	r4, r0
 8002364:	460d      	mov	r5, r1
 8002366:	9201      	str	r2, [sp, #4]
 8002368:	469a      	mov	sl, r3
 800236a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
 800236c:	78d3      	ldrb	r3, [r2, #3]
 800236e:	4a32      	ldr	r2, [pc, #200]	; (8002438 <encode_uint+0xdc>)
 8002370:	f813 b002 	ldrb.w	fp, [r3, r2]
 8002374:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
 8002378:	2b6f      	cmp	r3, #111	; 0x6f
 800237a:	d00f      	beq.n	800239c <encode_uint+0x40>
 800237c:	d906      	bls.n	800238c <encode_uint+0x30>
 800237e:	2b70      	cmp	r3, #112	; 0x70
 8002380:	d00f      	beq.n	80023a2 <encode_uint+0x46>
 8002382:	2b78      	cmp	r3, #120	; 0x78
 8002384:	d110      	bne.n	80023a8 <encode_uint+0x4c>
		return 16;
 8002386:	f04f 0910 	mov.w	r9, #16
 800238a:	e023      	b.n	80023d4 <encode_uint+0x78>
	switch (specifier) {
 800238c:	2b58      	cmp	r3, #88	; 0x58
 800238e:	d002      	beq.n	8002396 <encode_uint+0x3a>
 8002390:	f04f 090a 	mov.w	r9, #10
 8002394:	e01e      	b.n	80023d4 <encode_uint+0x78>
		return 16;
 8002396:	f04f 0910 	mov.w	r9, #16
 800239a:	e01b      	b.n	80023d4 <encode_uint+0x78>
		return 8;
 800239c:	f04f 0908 	mov.w	r9, #8
 80023a0:	e018      	b.n	80023d4 <encode_uint+0x78>
		return 16;
 80023a2:	f04f 0910 	mov.w	r9, #16
 80023a6:	e015      	b.n	80023d4 <encode_uint+0x78>
	switch (specifier) {
 80023a8:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
 80023ac:	e012      	b.n	80023d4 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	3230      	adds	r2, #48	; 0x30
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
 80023b8:	463a      	mov	r2, r7
 80023ba:	4643      	mov	r3, r8
 80023bc:	4620      	mov	r0, r4
 80023be:	4629      	mov	r1, r5
 80023c0:	f7fe fb0c 	bl	80009dc <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
 80023c4:	42bc      	cmp	r4, r7
 80023c6:	f175 0300 	sbcs.w	r3, r5, #0
 80023ca:	d319      	bcc.n	8002400 <encode_uint+0xa4>
 80023cc:	4556      	cmp	r6, sl
 80023ce:	d917      	bls.n	8002400 <encode_uint+0xa4>
		value /= radix;
 80023d0:	4604      	mov	r4, r0
 80023d2:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
 80023d4:	f04f 0800 	mov.w	r8, #0
 80023d8:	464f      	mov	r7, r9
 80023da:	464a      	mov	r2, r9
 80023dc:	4643      	mov	r3, r8
 80023de:	4620      	mov	r0, r4
 80023e0:	4629      	mov	r1, r5
 80023e2:	f7fe fafb 	bl	80009dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80023e6:	2a09      	cmp	r2, #9
 80023e8:	d9e1      	bls.n	80023ae <encode_uint+0x52>
 80023ea:	f1bb 0f01 	cmp.w	fp, #1
 80023ee:	d003      	beq.n	80023f8 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 80023f0:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80023f2:	3257      	adds	r2, #87	; 0x57
 80023f4:	b2d2      	uxtb	r2, r2
 80023f6:	e7dd      	b.n	80023b4 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 80023f8:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80023fa:	3237      	adds	r2, #55	; 0x37
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	e7d9      	b.n	80023b4 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
 8002400:	9b01      	ldr	r3, [sp, #4]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	f013 0f20 	tst.w	r3, #32
 8002408:	d005      	beq.n	8002416 <encode_uint+0xba>
		if (radix == 8) {
 800240a:	f1b9 0f08 	cmp.w	r9, #8
 800240e:	d006      	beq.n	800241e <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
 8002410:	f1b9 0f10 	cmp.w	r9, #16
 8002414:	d009      	beq.n	800242a <encode_uint+0xce>
			;
		}
	}

	return bp;
}
 8002416:	4630      	mov	r0, r6
 8002418:	b003      	add	sp, #12
 800241a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
 800241e:	9a01      	ldr	r2, [sp, #4]
 8002420:	7893      	ldrb	r3, [r2, #2]
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	7093      	strb	r3, [r2, #2]
 8002428:	e7f5      	b.n	8002416 <encode_uint+0xba>
			conv->altform_0c = true;
 800242a:	9a01      	ldr	r2, [sp, #4]
 800242c:	7893      	ldrb	r3, [r2, #2]
 800242e:	f043 0310 	orr.w	r3, r3, #16
 8002432:	7093      	strb	r3, [r2, #2]
 8002434:	e7ef      	b.n	8002416 <encode_uint+0xba>
 8002436:	bf00      	nop
 8002438:	08011905 	.word	0x08011905

0800243c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	b091      	sub	sp, #68	; 0x44
 8002442:	4606      	mov	r6, r0
 8002444:	460d      	mov	r5, r1
 8002446:	4691      	mov	r9, r2
 8002448:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 800244a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 800244c:	f899 0000 	ldrb.w	r0, [r9]
 8002450:	2800      	cmp	r0, #0
 8002452:	f000 82d5 	beq.w	8002a00 <cbvprintf+0x5c4>
		if (*fp != '%') {
 8002456:	2825      	cmp	r0, #37	; 0x25
 8002458:	d008      	beq.n	800246c <cbvprintf+0x30>
			OUTC(*fp++);
 800245a:	f109 0901 	add.w	r9, r9, #1
 800245e:	4629      	mov	r1, r5
 8002460:	47b0      	blx	r6
 8002462:	2800      	cmp	r0, #0
 8002464:	f2c0 82cd 	blt.w	8002a02 <cbvprintf+0x5c6>
 8002468:	3401      	adds	r4, #1
			continue;
 800246a:	e7ef      	b.n	800244c <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
 800246c:	2300      	movs	r3, #0
 800246e:	9304      	str	r3, [sp, #16]
 8002470:	9305      	str	r3, [sp, #20]
 8002472:	9306      	str	r3, [sp, #24]
 8002474:	9307      	str	r3, [sp, #28]
 8002476:	9308      	str	r3, [sp, #32]
 8002478:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
 800247a:	4649      	mov	r1, r9
 800247c:	a806      	add	r0, sp, #24
 800247e:	f7ff fde3 	bl	8002048 <extract_conversion>
 8002482:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
 8002484:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002488:	f013 0f01 	tst.w	r3, #1
 800248c:	f000 8097 	beq.w	80025be <cbvprintf+0x182>
			width = va_arg(ap, int);
 8002490:	9b03      	ldr	r3, [sp, #12]
 8002492:	1d1a      	adds	r2, r3, #4
 8002494:	9203      	str	r2, [sp, #12]
 8002496:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
 8002498:	2f00      	cmp	r7, #0
 800249a:	f2c0 8088 	blt.w	80025ae <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
 800249e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80024a2:	f013 0f04 	tst.w	r3, #4
 80024a6:	f000 809c 	beq.w	80025e2 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
 80024aa:	9b03      	ldr	r3, [sp, #12]
 80024ac:	1d1a      	adds	r2, r3, #4
 80024ae:	9203      	str	r2, [sp, #12]
 80024b0:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
 80024b4:	f1ba 0f00 	cmp.w	sl, #0
 80024b8:	f2c0 808a 	blt.w	80025d0 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
 80024c0:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
 80024c2:	f89d 301a 	ldrb.w	r3, [sp, #26]
 80024c6:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
 80024ca:	f89d 1019 	ldrb.w	r1, [sp, #25]
 80024ce:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	f000 808e 	beq.w	80025f4 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
 80024d8:	2b02      	cmp	r3, #2
 80024da:	f000 80d3 	beq.w	8002684 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
 80024de:	2b04      	cmp	r3, #4
 80024e0:	f000 8124 	beq.w	800272c <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	f000 813b 	beq.w	8002760 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
 80024ea:	f89d 8018 	ldrb.w	r8, [sp, #24]
 80024ee:	f018 0b03 	ands.w	fp, r8, #3
 80024f2:	f040 813b 	bne.w	800276c <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
 80024f6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80024fa:	3b25      	subs	r3, #37	; 0x25
 80024fc:	2b53      	cmp	r3, #83	; 0x53
 80024fe:	f200 81e6 	bhi.w	80028ce <cbvprintf+0x492>
 8002502:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002506:	0140      	.short	0x0140
 8002508:	01e401e4 	.word	0x01e401e4
 800250c:	01e401e4 	.word	0x01e401e4
 8002510:	01e401e4 	.word	0x01e401e4
 8002514:	01e401e4 	.word	0x01e401e4
 8002518:	01e401e4 	.word	0x01e401e4
 800251c:	01e401e4 	.word	0x01e401e4
 8002520:	01e401e4 	.word	0x01e401e4
 8002524:	01e401e4 	.word	0x01e401e4
 8002528:	01e401e4 	.word	0x01e401e4
 800252c:	01e401e4 	.word	0x01e401e4
 8002530:	01e401e4 	.word	0x01e401e4
 8002534:	01e401e4 	.word	0x01e401e4
 8002538:	01e401e4 	.word	0x01e401e4
 800253c:	01e401e4 	.word	0x01e401e4
 8002540:	01e401e4 	.word	0x01e401e4
 8002544:	01e401e4 	.word	0x01e401e4
 8002548:	01e401e4 	.word	0x01e401e4
 800254c:	01e401e4 	.word	0x01e401e4
 8002550:	01e401e4 	.word	0x01e401e4
 8002554:	01e401e4 	.word	0x01e401e4
 8002558:	01e401e4 	.word	0x01e401e4
 800255c:	01e401e4 	.word	0x01e401e4
 8002560:	01e401e4 	.word	0x01e401e4
 8002564:	01e401e4 	.word	0x01e401e4
 8002568:	01e401e4 	.word	0x01e401e4
 800256c:	01e40181 	.word	0x01e40181
 8002570:	01e401e4 	.word	0x01e401e4
 8002574:	01e401e4 	.word	0x01e401e4
 8002578:	01e401e4 	.word	0x01e401e4
 800257c:	01e401e4 	.word	0x01e401e4
 8002580:	015e01e4 	.word	0x015e01e4
 8002584:	01e40167 	.word	0x01e40167
 8002588:	01e401e4 	.word	0x01e401e4
 800258c:	016701e4 	.word	0x016701e4
 8002590:	01e401e4 	.word	0x01e401e4
 8002594:	01e401e4 	.word	0x01e401e4
 8002598:	018101be 	.word	0x018101be
 800259c:	01e401a2 	.word	0x01e401a2
 80025a0:	014d01e4 	.word	0x014d01e4
 80025a4:	018101e4 	.word	0x018101e4
 80025a8:	01e401e4 	.word	0x01e401e4
 80025ac:	0181      	.short	0x0181
				conv->flag_dash = true;
 80025ae:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80025b2:	f043 0304 	orr.w	r3, r3, #4
 80025b6:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
 80025ba:	427f      	negs	r7, r7
 80025bc:	e76f      	b.n	800249e <cbvprintf+0x62>
		} else if (conv->width_present) {
 80025be:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	db02      	blt.n	80025cc <cbvprintf+0x190>
		int width = -1;
 80025c6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80025ca:	e768      	b.n	800249e <cbvprintf+0x62>
			width = conv->width_value;
 80025cc:	9f07      	ldr	r7, [sp, #28]
 80025ce:	e766      	b.n	800249e <cbvprintf+0x62>
				conv->prec_present = false;
 80025d0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80025d4:	f36f 0341 	bfc	r3, #1, #1
 80025d8:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
 80025dc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80025e0:	e76c      	b.n	80024bc <cbvprintf+0x80>
		} else if (conv->prec_present) {
 80025e2:	f013 0f02 	tst.w	r3, #2
 80025e6:	d002      	beq.n	80025ee <cbvprintf+0x1b2>
			precision = conv->prec_value;
 80025e8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80025ec:	e766      	b.n	80024bc <cbvprintf+0x80>
		int precision = -1;
 80025ee:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80025f2:	e763      	b.n	80024bc <cbvprintf+0x80>
			switch (length_mod) {
 80025f4:	1ecb      	subs	r3, r1, #3
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d804      	bhi.n	8002604 <cbvprintf+0x1c8>
 80025fa:	e8df f003 	tbb	[pc, r3]
 80025fe:	1d0b      	.short	0x1d0b
 8002600:	3529      	.short	0x3529
 8002602:	35          	.byte	0x35
 8002603:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
 8002604:	9b03      	ldr	r3, [sp, #12]
 8002606:	1d1a      	adds	r2, r3, #4
 8002608:	9203      	str	r2, [sp, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	17da      	asrs	r2, r3, #31
 800260e:	9304      	str	r3, [sp, #16]
 8002610:	9205      	str	r2, [sp, #20]
				break;
 8002612:	e006      	b.n	8002622 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
 8002614:	9b03      	ldr	r3, [sp, #12]
 8002616:	1d1a      	adds	r2, r3, #4
 8002618:	9203      	str	r2, [sp, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	17da      	asrs	r2, r3, #31
 800261e:	9304      	str	r3, [sp, #16]
 8002620:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
 8002622:	2901      	cmp	r1, #1
 8002624:	d028      	beq.n	8002678 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
 8002626:	2902      	cmp	r1, #2
 8002628:	f47f af5f 	bne.w	80024ea <cbvprintf+0xae>
				value->sint = (short)value->sint;
 800262c:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8002630:	17da      	asrs	r2, r3, #31
 8002632:	9304      	str	r3, [sp, #16]
 8002634:	9205      	str	r2, [sp, #20]
 8002636:	e758      	b.n	80024ea <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
 8002638:	9b03      	ldr	r3, [sp, #12]
 800263a:	3307      	adds	r3, #7
 800263c:	f023 0307 	bic.w	r3, r3, #7
 8002640:	f103 0208 	add.w	r2, r3, #8
 8002644:	9203      	str	r2, [sp, #12]
 8002646:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 800264a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 800264e:	e7e8      	b.n	8002622 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
 8002650:	9b03      	ldr	r3, [sp, #12]
 8002652:	3307      	adds	r3, #7
 8002654:	f023 0307 	bic.w	r3, r3, #7
 8002658:	f103 0208 	add.w	r2, r3, #8
 800265c:	9203      	str	r2, [sp, #12]
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8002662:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8002666:	e7dc      	b.n	8002622 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8002668:	9b03      	ldr	r3, [sp, #12]
 800266a:	1d1a      	adds	r2, r3, #4
 800266c:	9203      	str	r2, [sp, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	17da      	asrs	r2, r3, #31
				value->sint =
 8002672:	9304      	str	r3, [sp, #16]
 8002674:	9205      	str	r2, [sp, #20]
				break;
 8002676:	e7d4      	b.n	8002622 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
 8002678:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800267c:	9304      	str	r3, [sp, #16]
 800267e:	2300      	movs	r3, #0
 8002680:	9305      	str	r3, [sp, #20]
 8002682:	e732      	b.n	80024ea <cbvprintf+0xae>
			switch (length_mod) {
 8002684:	1ecb      	subs	r3, r1, #3
 8002686:	2b04      	cmp	r3, #4
 8002688:	d804      	bhi.n	8002694 <cbvprintf+0x258>
 800268a:	e8df f003 	tbb	[pc, r3]
 800268e:	1f0b      	.short	0x1f0b
 8002690:	4135      	.short	0x4135
 8002692:	41          	.byte	0x41
 8002693:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
 8002694:	9b03      	ldr	r3, [sp, #12]
 8002696:	1d1a      	adds	r2, r3, #4
 8002698:	9203      	str	r2, [sp, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	9304      	str	r3, [sp, #16]
 800269e:	2300      	movs	r3, #0
 80026a0:	9305      	str	r3, [sp, #20]
				break;
 80026a2:	e01e      	b.n	80026e2 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
 80026a4:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
 80026a8:	2b63      	cmp	r3, #99	; 0x63
 80026aa:	d007      	beq.n	80026bc <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
 80026ac:	9b03      	ldr	r3, [sp, #12]
 80026ae:	1d1a      	adds	r2, r3, #4
 80026b0:	9203      	str	r2, [sp, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	9304      	str	r3, [sp, #16]
 80026b6:	2300      	movs	r3, #0
 80026b8:	9305      	str	r3, [sp, #20]
 80026ba:	e012      	b.n	80026e2 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
 80026bc:	9b03      	ldr	r3, [sp, #12]
 80026be:	1d1a      	adds	r2, r3, #4
 80026c0:	9203      	str	r2, [sp, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	9304      	str	r3, [sp, #16]
 80026c6:	2300      	movs	r3, #0
 80026c8:	9305      	str	r3, [sp, #20]
 80026ca:	e00a      	b.n	80026e2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
 80026cc:	9b03      	ldr	r3, [sp, #12]
 80026ce:	3307      	adds	r3, #7
 80026d0:	f023 0307 	bic.w	r3, r3, #7
 80026d4:	f103 0208 	add.w	r2, r3, #8
 80026d8:	9203      	str	r2, [sp, #12]
 80026da:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 80026de:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
 80026e2:	2901      	cmp	r1, #1
 80026e4:	d01c      	beq.n	8002720 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
 80026e6:	2902      	cmp	r1, #2
 80026e8:	f47f aeff 	bne.w	80024ea <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
 80026ec:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 80026f0:	9304      	str	r3, [sp, #16]
 80026f2:	2300      	movs	r3, #0
 80026f4:	9305      	str	r3, [sp, #20]
 80026f6:	e6f8      	b.n	80024ea <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
 80026f8:	9b03      	ldr	r3, [sp, #12]
 80026fa:	3307      	adds	r3, #7
 80026fc:	f023 0307 	bic.w	r3, r3, #7
 8002700:	f103 0208 	add.w	r2, r3, #8
 8002704:	9203      	str	r2, [sp, #12]
 8002706:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 800270a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 800270e:	e7e8      	b.n	80026e2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
 8002710:	9b03      	ldr	r3, [sp, #12]
 8002712:	1d1a      	adds	r2, r3, #4
 8002714:	9203      	str	r2, [sp, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
				value->uint =
 8002718:	9304      	str	r3, [sp, #16]
 800271a:	2300      	movs	r3, #0
 800271c:	9305      	str	r3, [sp, #20]
				break;
 800271e:	e7e0      	b.n	80026e2 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
 8002720:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8002724:	9304      	str	r3, [sp, #16]
 8002726:	2300      	movs	r3, #0
 8002728:	9305      	str	r3, [sp, #20]
 800272a:	e6de      	b.n	80024ea <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
 800272c:	2908      	cmp	r1, #8
 800272e:	d00b      	beq.n	8002748 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
 8002730:	9b03      	ldr	r3, [sp, #12]
 8002732:	3307      	adds	r3, #7
 8002734:	f023 0307 	bic.w	r3, r3, #7
 8002738:	f103 0208 	add.w	r2, r3, #8
 800273c:	9203      	str	r2, [sp, #12]
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002746:	e6d0      	b.n	80024ea <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
 8002748:	9b03      	ldr	r3, [sp, #12]
 800274a:	3307      	adds	r3, #7
 800274c:	f023 0307 	bic.w	r3, r3, #7
 8002750:	f103 0208 	add.w	r2, r3, #8
 8002754:	9203      	str	r2, [sp, #12]
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800275e:	e6c4      	b.n	80024ea <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
 8002760:	9b03      	ldr	r3, [sp, #12]
 8002762:	1d1a      	adds	r2, r3, #4
 8002764:	9203      	str	r2, [sp, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	9304      	str	r3, [sp, #16]
 800276a:	e6be      	b.n	80024ea <cbvprintf+0xae>
			OUTS(sp, fp);
 800276c:	9f02      	ldr	r7, [sp, #8]
 800276e:	463b      	mov	r3, r7
 8002770:	464a      	mov	r2, r9
 8002772:	4629      	mov	r1, r5
 8002774:	4630      	mov	r0, r6
 8002776:	f00a fd0c 	bl	800d192 <outs>
 800277a:	2800      	cmp	r0, #0
 800277c:	f2c0 8141 	blt.w	8002a02 <cbvprintf+0x5c6>
 8002780:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
 8002782:	46b9      	mov	r9, r7
			continue;
 8002784:	e662      	b.n	800244c <cbvprintf+0x10>
		case '%':
			OUTC('%');
 8002786:	4629      	mov	r1, r5
 8002788:	2025      	movs	r0, #37	; 0x25
 800278a:	47b0      	blx	r6
 800278c:	2800      	cmp	r0, #0
 800278e:	f2c0 8138 	blt.w	8002a02 <cbvprintf+0x5c6>
 8002792:	3401      	adds	r4, #1
		char sign = 0;
 8002794:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8002796:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 800279a:	f04f 0900 	mov.w	r9, #0
			break;
 800279e:	e09b      	b.n	80028d8 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
 80027a0:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
 80027a4:	f1ba 0f00 	cmp.w	sl, #0
 80027a8:	db07      	blt.n	80027ba <cbvprintf+0x37e>
				len = strnlen(bps, precision);
 80027aa:	4651      	mov	r1, sl
 80027ac:	4648      	mov	r0, r9
 80027ae:	f00d f88e 	bl	800f8ce <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
 80027b2:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
 80027b6:	46d8      	mov	r8, fp
			precision = -1;

			break;
 80027b8:	e08e      	b.n	80028d8 <cbvprintf+0x49c>
				len = strlen(bps);
 80027ba:	4648      	mov	r0, r9
 80027bc:	f7fe fb4b 	bl	8000e56 <strlen>
 80027c0:	e7f7      	b.n	80027b2 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 80027c2:	9b04      	ldr	r3, [sp, #16]
 80027c4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
 80027c8:	46d8      	mov	r8, fp
			bpe = buf + 1;
 80027ca:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
 80027ce:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
 80027d2:	e081      	b.n	80028d8 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
 80027d4:	f018 0f08 	tst.w	r8, #8
 80027d8:	d105      	bne.n	80027e6 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
 80027da:	f018 0810 	ands.w	r8, r8, #16
 80027de:	d004      	beq.n	80027ea <cbvprintf+0x3ae>
				sign = ' ';
 80027e0:	f04f 0820 	mov.w	r8, #32
 80027e4:	e001      	b.n	80027ea <cbvprintf+0x3ae>
				sign = '+';
 80027e6:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
 80027ea:	9a04      	ldr	r2, [sp, #16]
 80027ec:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	db02      	blt.n	80027f8 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
 80027f2:	9204      	str	r2, [sp, #16]
 80027f4:	9305      	str	r3, [sp, #20]
 80027f6:	e008      	b.n	800280a <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
 80027f8:	4252      	negs	r2, r2
 80027fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80027fe:	9204      	str	r2, [sp, #16]
 8002800:	9305      	str	r3, [sp, #20]
				sign = '-';
 8002802:	f04f 082d 	mov.w	r8, #45	; 0x2d
 8002806:	e000      	b.n	800280a <cbvprintf+0x3ce>
		switch (conv->specifier) {
 8002808:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
 800280a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	ab0a      	add	r3, sp, #40	; 0x28
 8002812:	aa06      	add	r2, sp, #24
 8002814:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002818:	f7ff fda0 	bl	800235c <encode_uint>
 800281c:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
 800281e:	f1ba 0f00 	cmp.w	sl, #0
 8002822:	f2c0 8088 	blt.w	8002936 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
 8002826:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800282a:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
 800282e:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8002832:	f36f 1286 	bfc	r2, #6, #1
 8002836:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
 800283a:	459a      	cmp	sl, r3
 800283c:	d97e      	bls.n	800293c <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
 800283e:	ebaa 0303 	sub.w	r3, sl, r3
 8002842:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
 8002844:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002848:	e046      	b.n	80028d8 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
 800284a:	9804      	ldr	r0, [sp, #16]
 800284c:	b928      	cbnz	r0, 800285a <cbvprintf+0x41e>
		char sign = 0;
 800284e:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
 8002850:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8002a08 <cbvprintf+0x5cc>
			bps = "(nil)";
 8002854:	f1aa 0905 	sub.w	r9, sl, #5
 8002858:	e03e      	b.n	80028d8 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 800285a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	ab0a      	add	r3, sp, #40	; 0x28
 8002862:	aa06      	add	r2, sp, #24
 8002864:	2100      	movs	r1, #0
 8002866:	f7ff fd79 	bl	800235c <encode_uint>
 800286a:	4681      	mov	r9, r0
				conv->altform_0c = true;
 800286c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002870:	f043 0310 	orr.w	r3, r3, #16
 8002874:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
 8002878:	2378      	movs	r3, #120	; 0x78
 800287a:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
 800287e:	46d8      	mov	r8, fp
				goto prec_int_pad0;
 8002880:	e7cd      	b.n	800281e <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
 8002882:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
 8002884:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002888:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 800288c:	2b07      	cmp	r3, #7
 800288e:	d806      	bhi.n	800289e <cbvprintf+0x462>
 8002890:	e8df f003 	tbb	[pc, r3]
 8002894:	0f0d0b04 	.word	0x0f0d0b04
 8002898:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
 800289c:	6014      	str	r4, [r2, #0]
		char sign = 0;
 800289e:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 80028a0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 80028a4:	f04f 0900 	mov.w	r9, #0
}
 80028a8:	e016      	b.n	80028d8 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
 80028aa:	7014      	strb	r4, [r2, #0]
		break;
 80028ac:	e7f7      	b.n	800289e <cbvprintf+0x462>
		*(short *)dp = (short)count;
 80028ae:	8014      	strh	r4, [r2, #0]
		break;
 80028b0:	e7f5      	b.n	800289e <cbvprintf+0x462>
		*(long *)dp = (long)count;
 80028b2:	6014      	str	r4, [r2, #0]
		break;
 80028b4:	e7f3      	b.n	800289e <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
 80028b6:	17e3      	asrs	r3, r4, #31
 80028b8:	6014      	str	r4, [r2, #0]
 80028ba:	6053      	str	r3, [r2, #4]
		break;
 80028bc:	e7ef      	b.n	800289e <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
 80028be:	17e3      	asrs	r3, r4, #31
 80028c0:	6014      	str	r4, [r2, #0]
 80028c2:	6053      	str	r3, [r2, #4]
		break;
 80028c4:	e7eb      	b.n	800289e <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
 80028c6:	6014      	str	r4, [r2, #0]
		break;
 80028c8:	e7e9      	b.n	800289e <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 80028ca:	6014      	str	r4, [r2, #0]
		break;
 80028cc:	e7e7      	b.n	800289e <cbvprintf+0x462>
		switch (conv->specifier) {
 80028ce:	46d8      	mov	r8, fp
 80028d0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 80028d4:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
 80028d8:	f1b9 0f00 	cmp.w	r9, #0
 80028dc:	f000 808d 	beq.w	80029fa <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
 80028e0:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
 80028e4:	f1b8 0f00 	cmp.w	r8, #0
 80028e8:	d000      	beq.n	80028ec <cbvprintf+0x4b0>
			nj_len += 1U;
 80028ea:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
 80028ec:	f89d 101a 	ldrb.w	r1, [sp, #26]
 80028f0:	f011 0f10 	tst.w	r1, #16
 80028f4:	d025      	beq.n	8002942 <cbvprintf+0x506>
			nj_len += 2U;
 80028f6:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
 80028f8:	9b07      	ldr	r3, [sp, #28]
 80028fa:	4413      	add	r3, r2
		if (conv->pad_fp) {
 80028fc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002900:	d001      	beq.n	8002906 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
 8002902:	9a08      	ldr	r2, [sp, #32]
 8002904:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
 8002906:	2f00      	cmp	r7, #0
 8002908:	dd31      	ble.n	800296e <cbvprintf+0x532>
			width -= (int)nj_len;
 800290a:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
 800290c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002910:	f013 0f04 	tst.w	r3, #4
 8002914:	d12b      	bne.n	800296e <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
 8002916:	f013 0f40 	tst.w	r3, #64	; 0x40
 800291a:	d017      	beq.n	800294c <cbvprintf+0x510>
					if (sign != 0) {
 800291c:	f1b8 0f00 	cmp.w	r8, #0
 8002920:	d017      	beq.n	8002952 <cbvprintf+0x516>
						OUTC(sign);
 8002922:	4629      	mov	r1, r5
 8002924:	4640      	mov	r0, r8
 8002926:	47b0      	blx	r6
 8002928:	2800      	cmp	r0, #0
 800292a:	db6a      	blt.n	8002a02 <cbvprintf+0x5c6>
 800292c:	3401      	adds	r4, #1
						sign = 0;
 800292e:	46d8      	mov	r8, fp
					}
					pad = '0';
 8002930:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8002934:	e00f      	b.n	8002956 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
 8002936:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 800293a:	e7cd      	b.n	80028d8 <cbvprintf+0x49c>
 800293c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8002940:	e7ca      	b.n	80028d8 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
 8002942:	f011 0f08 	tst.w	r1, #8
 8002946:	d0d7      	beq.n	80028f8 <cbvprintf+0x4bc>
			nj_len += 1U;
 8002948:	3201      	adds	r2, #1
 800294a:	e7d5      	b.n	80028f8 <cbvprintf+0x4bc>
				char pad = ' ';
 800294c:	f04f 0b20 	mov.w	fp, #32
 8002950:	e001      	b.n	8002956 <cbvprintf+0x51a>
					pad = '0';
 8002952:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8002956:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
 8002958:	1e5f      	subs	r7, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	dd07      	ble.n	800296e <cbvprintf+0x532>
					OUTC(pad);
 800295e:	4629      	mov	r1, r5
 8002960:	4658      	mov	r0, fp
 8002962:	47b0      	blx	r6
 8002964:	2800      	cmp	r0, #0
 8002966:	db4c      	blt.n	8002a02 <cbvprintf+0x5c6>
 8002968:	3401      	adds	r4, #1
				while (width-- > 0) {
 800296a:	463b      	mov	r3, r7
 800296c:	e7f4      	b.n	8002958 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
 800296e:	f1b8 0f00 	cmp.w	r8, #0
 8002972:	d005      	beq.n	8002980 <cbvprintf+0x544>
			OUTC(sign);
 8002974:	4629      	mov	r1, r5
 8002976:	4640      	mov	r0, r8
 8002978:	47b0      	blx	r6
 800297a:	2800      	cmp	r0, #0
 800297c:	db41      	blt.n	8002a02 <cbvprintf+0x5c6>
 800297e:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
 8002980:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002984:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8002988:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800298c:	4313      	orrs	r3, r2
 800298e:	d005      	beq.n	800299c <cbvprintf+0x560>
				OUTC('0');
 8002990:	4629      	mov	r1, r5
 8002992:	2030      	movs	r0, #48	; 0x30
 8002994:	47b0      	blx	r6
 8002996:	2800      	cmp	r0, #0
 8002998:	db33      	blt.n	8002a02 <cbvprintf+0x5c6>
 800299a:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
 800299c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 80029a0:	f013 0f10 	tst.w	r3, #16
 80029a4:	d006      	beq.n	80029b4 <cbvprintf+0x578>
				OUTC(conv->specifier);
 80029a6:	4629      	mov	r1, r5
 80029a8:	f89d 001b 	ldrb.w	r0, [sp, #27]
 80029ac:	47b0      	blx	r6
 80029ae:	2800      	cmp	r0, #0
 80029b0:	db27      	blt.n	8002a02 <cbvprintf+0x5c6>
 80029b2:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
 80029b4:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
 80029b6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	dd07      	ble.n	80029ce <cbvprintf+0x592>
				OUTC('0');
 80029be:	4629      	mov	r1, r5
 80029c0:	2030      	movs	r0, #48	; 0x30
 80029c2:	47b0      	blx	r6
 80029c4:	2800      	cmp	r0, #0
 80029c6:	db1c      	blt.n	8002a02 <cbvprintf+0x5c6>
 80029c8:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
 80029ca:	4643      	mov	r3, r8
 80029cc:	e7f3      	b.n	80029b6 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
 80029ce:	4653      	mov	r3, sl
 80029d0:	464a      	mov	r2, r9
 80029d2:	4629      	mov	r1, r5
 80029d4:	4630      	mov	r0, r6
 80029d6:	f00a fbdc 	bl	800d192 <outs>
 80029da:	2800      	cmp	r0, #0
 80029dc:	db11      	blt.n	8002a02 <cbvprintf+0x5c6>
 80029de:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
 80029e0:	2f00      	cmp	r7, #0
 80029e2:	dd07      	ble.n	80029f4 <cbvprintf+0x5b8>
			OUTC(' ');
 80029e4:	4629      	mov	r1, r5
 80029e6:	2020      	movs	r0, #32
 80029e8:	47b0      	blx	r6
 80029ea:	2800      	cmp	r0, #0
 80029ec:	db09      	blt.n	8002a02 <cbvprintf+0x5c6>
 80029ee:	3401      	adds	r4, #1
			--width;
 80029f0:	3f01      	subs	r7, #1
 80029f2:	e7f5      	b.n	80029e0 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
 80029f4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80029f8:	e528      	b.n	800244c <cbvprintf+0x10>
 80029fa:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80029fe:	e525      	b.n	800244c <cbvprintf+0x10>
		}
	}

	return count;
 8002a00:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
 8002a02:	b011      	add	sp, #68	; 0x44
 8002a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a08:	08010411 	.word	0x08010411

08002a0c <stm32l4_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8002a0c:	f04f 0210 	mov.w	r2, #16
 8002a10:	f3ef 8311 	mrs	r3, BASEPRI
 8002a14:	f382 8812 	msr	BASEPRI_MAX, r2
 8002a18:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8002a1c:	f383 8811 	msr	BASEPRI, r3
 8002a20:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 8002a24:	4b02      	ldr	r3, [pc, #8]	; (8002a30 <stm32l4_init+0x24>)
 8002a26:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <stm32l4_init+0x28>)
 8002a28:	601a      	str	r2, [r3, #0]

	return 0;
}
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20000360 	.word	0x20000360
 8002a34:	003d0900 	.word	0x003d0900

08002a38 <thread_set>:
		}
	}
}

static void thread_set(k_tid_t process_tid)
{
 8002a38:	b508      	push	{r3, lr}
	proc_tid = process_tid;
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <thread_set+0x1c>)
 8002a3c:	6018      	str	r0, [r3, #0]

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		return;
	}

	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
 8002a3e:	b118      	cbz	r0, 8002a48 <thread_set+0x10>
	    process_tid &&
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <thread_set+0x20>)
 8002a42:	681b      	ldr	r3, [r3, #0]
	    process_tid &&
 8002a44:	2b09      	cmp	r3, #9
 8002a46:	dc00      	bgt.n	8002a4a <thread_set+0x12>
		k_sem_give(&log_process_thread_sem);
	}
}
 8002a48:	bd08      	pop	{r3, pc}
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
 8002a4a:	4804      	ldr	r0, [pc, #16]	; (8002a5c <thread_set+0x24>)
 8002a4c:	f007 fcae 	bl	800a3ac <z_impl_k_sem_give>
}
 8002a50:	e7fa      	b.n	8002a48 <thread_set+0x10>
 8002a52:	bf00      	nop
 8002a54:	20000db8 	.word	0x20000db8
 8002a58:	20000d6c 	.word	0x20000d6c
 8002a5c:	200005ec 	.word	0x200005ec

08002a60 <log_process_thread_timer_expiry_fn>:

	return 0;
}

static void log_process_thread_timer_expiry_fn(struct k_timer *timer)
{
 8002a60:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
 8002a62:	4802      	ldr	r0, [pc, #8]	; (8002a6c <log_process_thread_timer_expiry_fn+0xc>)
 8002a64:	f007 fca2 	bl	800a3ac <z_impl_k_sem_give>
	k_sem_give(&log_process_thread_sem);
}
 8002a68:	bd08      	pop	{r3, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200005ec 	.word	0x200005ec

08002a70 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
 8002a70:	b530      	push	{r4, r5, lr}
 8002a72:	b089      	sub	sp, #36	; 0x24
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
 8002a74:	2200      	movs	r2, #0
 8002a76:	490f      	ldr	r1, [pc, #60]	; (8002ab4 <enable_logger+0x44>)
 8002a78:	480f      	ldr	r0, [pc, #60]	; (8002ab8 <enable_logger+0x48>)
 8002a7a:	f00c fd62 	bl	800f542 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 8002a7e:	4d0f      	ldr	r5, [pc, #60]	; (8002abc <enable_logger+0x4c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	2300      	movs	r3, #0
 8002a84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002a88:	2400      	movs	r4, #0
 8002a8a:	9404      	str	r4, [sp, #16]
 8002a8c:	230e      	movs	r3, #14
 8002a8e:	9303      	str	r3, [sp, #12]
 8002a90:	9402      	str	r4, [sp, #8]
 8002a92:	9401      	str	r4, [sp, #4]
 8002a94:	9400      	str	r4, [sp, #0]
 8002a96:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <enable_logger+0x50>)
 8002a98:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002a9c:	4909      	ldr	r1, [pc, #36]	; (8002ac4 <enable_logger+0x54>)
 8002a9e:	4628      	mov	r0, r5
 8002aa0:	f00c fa10 	bl	800eec4 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
 8002aa4:	4908      	ldr	r1, [pc, #32]	; (8002ac8 <enable_logger+0x58>)
 8002aa6:	4628      	mov	r0, r5
 8002aa8:	f00c f9f8 	bl	800ee9c <z_impl_k_thread_name_set>
	} else {
		log_init();
	}

	return 0;
}
 8002aac:	4620      	mov	r0, r4
 8002aae:	b009      	add	sp, #36	; 0x24
 8002ab0:	bd30      	pop	{r4, r5, pc}
 8002ab2:	bf00      	nop
 8002ab4:	08002a61 	.word	0x08002a61
 8002ab8:	20000a08 	.word	0x20000a08
 8002abc:	20000a40 	.word	0x20000a40
 8002ac0:	08002e65 	.word	0x08002e65
 8002ac4:	200013a0 	.word	0x200013a0
 8002ac8:	08010418 	.word	0x08010418

08002acc <log_init>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8002acc:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <log_init+0x64>)
 8002ace:	f3bf 8f5b 	dmb	ish
 8002ad2:	e853 2f00 	ldrex	r2, [r3]
 8002ad6:	1c51      	adds	r1, r2, #1
 8002ad8:	e843 1000 	strex	r0, r1, [r3]
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d1f8      	bne.n	8002ad2 <log_init+0x6>
 8002ae0:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
 8002ae4:	bb1a      	cbnz	r2, 8002b2e <log_init+0x62>
{
 8002ae6:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < log_backend_count_get(); i++) {
 8002ae8:	2400      	movs	r4, #0
 8002aea:	e009      	b.n	8002b00 <log_init+0x34>
					   backend->cb->ctx,
 8002aec:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <log_init+0x68>)
 8002aee:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8002af2:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
 8002af4:	2204      	movs	r2, #4
 8002af6:	6819      	ldr	r1, [r3, #0]
 8002af8:	4628      	mov	r0, r5
 8002afa:	f000 f9d9 	bl	8002eb0 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
 8002afe:	3401      	adds	r4, #1
 8002b00:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <log_init+0x6c>)
 8002b02:	4a0c      	ldr	r2, [pc, #48]	; (8002b34 <log_init+0x68>)
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8002b0a:	da0f      	bge.n	8002b2c <log_init+0x60>
		const struct log_backend *backend = log_backend_get(i);
 8002b0c:	4626      	mov	r6, r4
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(uint32_t idx)
{
	return &__log_backends_start[idx];
 8002b0e:	4d09      	ldr	r5, [pc, #36]	; (8002b34 <log_init+0x68>)
 8002b10:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
 8002b14:	7b2b      	ldrb	r3, [r5, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f1      	beq.n	8002afe <log_init+0x32>
			if (backend->api->init != NULL) {
 8002b1a:	0123      	lsls	r3, r4, #4
 8002b1c:	4a05      	ldr	r2, [pc, #20]	; (8002b34 <log_init+0x68>)
 8002b1e:	58d3      	ldr	r3, [r2, r3]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0e2      	beq.n	8002aec <log_init+0x20>
				backend->api->init(backend);
 8002b26:	4628      	mov	r0, r5
 8002b28:	4798      	blx	r3
 8002b2a:	e7df      	b.n	8002aec <log_init+0x20>
}
 8002b2c:	bd70      	pop	{r4, r5, r6, pc}
 8002b2e:	4770      	bx	lr
 8002b30:	20000d74 	.word	0x20000d74
 8002b34:	08010200 	.word	0x08010200
 8002b38:	08010210 	.word	0x08010210

08002b3c <log_set_timestamp_func>:
	if (timestamp_getter == NULL) {
 8002b3c:	b138      	cbz	r0, 8002b4e <log_set_timestamp_func+0x12>
{
 8002b3e:	b508      	push	{r3, lr}
	timestamp_func = timestamp_getter;
 8002b40:	4a04      	ldr	r2, [pc, #16]	; (8002b54 <log_set_timestamp_func+0x18>)
 8002b42:	6010      	str	r0, [r2, #0]
	log_output_timestamp_freq_set(freq);
 8002b44:	4608      	mov	r0, r1
 8002b46:	f000 fba3 	bl	8003290 <log_output_timestamp_freq_set>
	return 0;
 8002b4a:	2000      	movs	r0, #0
}
 8002b4c:	bd08      	pop	{r3, pc}
		return -EINVAL;
 8002b4e:	f06f 0015 	mvn.w	r0, #21
}
 8002b52:	4770      	bx	lr
 8002b54:	200002b0 	.word	0x200002b0

08002b58 <z_log_notify_backend_enabled>:
{
 8002b58:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
 8002b5a:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <z_log_notify_backend_enabled+0x18>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	b11b      	cbz	r3, 8002b68 <z_log_notify_backend_enabled+0x10>
	backend_attached = true;
 8002b60:	4b03      	ldr	r3, [pc, #12]	; (8002b70 <z_log_notify_backend_enabled+0x18>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
}
 8002b66:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8002b68:	4802      	ldr	r0, [pc, #8]	; (8002b74 <z_log_notify_backend_enabled+0x1c>)
 8002b6a:	f007 fc1f 	bl	800a3ac <z_impl_k_sem_give>
}
 8002b6e:	e7f7      	b.n	8002b60 <z_log_notify_backend_enabled+0x8>
 8002b70:	2000137c 	.word	0x2000137c
 8002b74:	200005ec 	.word	0x200005ec

08002b78 <z_log_dropped>:
 8002b78:	4b0d      	ldr	r3, [pc, #52]	; (8002bb0 <z_log_dropped+0x38>)
 8002b7a:	f3bf 8f5b 	dmb	ish
 8002b7e:	e853 2f00 	ldrex	r2, [r3]
 8002b82:	3201      	adds	r2, #1
 8002b84:	e843 2100 	strex	r1, r2, [r3]
 8002b88:	2900      	cmp	r1, #0
 8002b8a:	d1f8      	bne.n	8002b7e <z_log_dropped+0x6>
 8002b8c:	f3bf 8f5b 	dmb	ish
	if (buffered) {
 8002b90:	b900      	cbnz	r0, 8002b94 <z_log_dropped+0x1c>
}
 8002b92:	4770      	bx	lr
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8002b94:	4b07      	ldr	r3, [pc, #28]	; (8002bb4 <z_log_dropped+0x3c>)
 8002b96:	f3bf 8f5b 	dmb	ish
 8002b9a:	e853 2f00 	ldrex	r2, [r3]
 8002b9e:	3a01      	subs	r2, #1
 8002ba0:	e843 2100 	strex	r1, r2, [r3]
 8002ba4:	2900      	cmp	r1, #0
 8002ba6:	d1f8      	bne.n	8002b9a <z_log_dropped+0x22>
 8002ba8:	f3bf 8f5b 	dmb	ish
 8002bac:	e7f1      	b.n	8002b92 <z_log_dropped+0x1a>
 8002bae:	bf00      	nop
 8002bb0:	20000d70 	.word	0x20000d70
 8002bb4:	20000d6c 	.word	0x20000d6c

08002bb8 <z_log_dropped_read_and_clear>:
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8002bb8:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <z_log_dropped_read_and_clear+0x1c>)
}
 8002bba:	2000      	movs	r0, #0
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	f3bf 8f5b 	dmb	ish
 8002bc2:	e853 0f00 	ldrex	r0, [r3]
 8002bc6:	e843 2100 	strex	r1, r2, [r3]
 8002bca:	2900      	cmp	r1, #0
 8002bcc:	d1f9      	bne.n	8002bc2 <z_log_dropped_read_and_clear+0xa>
 8002bce:	f3bf 8f5b 	dmb	ish
 8002bd2:	4770      	bx	lr
 8002bd4:	20000d70 	.word	0x20000d70

08002bd8 <dropped_notify>:
{
 8002bd8:	b538      	push	{r3, r4, r5, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
 8002bda:	f7ff ffed 	bl	8002bb8 <z_log_dropped_read_and_clear>
 8002bde:	4605      	mov	r5, r0
	for (int i = 0; i < log_backend_count_get(); i++) {
 8002be0:	2400      	movs	r4, #0
 8002be2:	e000      	b.n	8002be6 <dropped_notify+0xe>
 8002be4:	3401      	adds	r4, #1
 8002be6:	4b0b      	ldr	r3, [pc, #44]	; (8002c14 <dropped_notify+0x3c>)
 8002be8:	4a0b      	ldr	r2, [pc, #44]	; (8002c18 <dropped_notify+0x40>)
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8002bf0:	da0f      	bge.n	8002c12 <dropped_notify+0x3a>
 8002bf2:	4809      	ldr	r0, [pc, #36]	; (8002c18 <dropped_notify+0x40>)
 8002bf4:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
 8002bf8:	6843      	ldr	r3, [r0, #4]
 8002bfa:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f1      	beq.n	8002be4 <dropped_notify+0xc>
	if (backend->api->dropped != NULL) {
 8002c00:	0123      	lsls	r3, r4, #4
 8002c02:	4a05      	ldr	r2, [pc, #20]	; (8002c18 <dropped_notify+0x40>)
 8002c04:	58d3      	ldr	r3, [r2, r3]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d0eb      	beq.n	8002be4 <dropped_notify+0xc>
		backend->api->dropped(backend, cnt);
 8002c0c:	4629      	mov	r1, r5
 8002c0e:	4798      	blx	r3
 8002c10:	e7e8      	b.n	8002be4 <dropped_notify+0xc>
}
 8002c12:	bd38      	pop	{r3, r4, r5, pc}
 8002c14:	08010210 	.word	0x08010210
 8002c18:	08010200 	.word	0x08010200

08002c1c <z_log_dropped_pending>:
	return dropped_cnt > 0;
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <z_log_dropped_pending+0x10>)
 8002c1e:	6818      	ldr	r0, [r3, #0]
}
 8002c20:	2800      	cmp	r0, #0
 8002c22:	bfd4      	ite	le
 8002c24:	2000      	movle	r0, #0
 8002c26:	2001      	movgt	r0, #1
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000d70 	.word	0x20000d70

08002c30 <z_log_msg2_init>:
{
 8002c30:	b508      	push	{r3, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
 8002c32:	4902      	ldr	r1, [pc, #8]	; (8002c3c <z_log_msg2_init+0xc>)
 8002c34:	4802      	ldr	r0, [pc, #8]	; (8002c40 <z_log_msg2_init+0x10>)
 8002c36:	f00a fb78 	bl	800d32a <mpsc_pbuf_init>
}
 8002c3a:	bd08      	pop	{r3, pc}
 8002c3c:	08010424 	.word	0x08010424
 8002c40:	20000d78 	.word	0x20000d78

08002c44 <log_core_init>:
{
 8002c44:	b508      	push	{r3, lr}
	panic_mode = false;
 8002c46:	2300      	movs	r3, #0
 8002c48:	4a05      	ldr	r2, [pc, #20]	; (8002c60 <log_core_init+0x1c>)
 8002c4a:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
 8002c4c:	4a05      	ldr	r2, [pc, #20]	; (8002c64 <log_core_init+0x20>)
 8002c4e:	6013      	str	r3, [r2, #0]
	log_set_timestamp_func(_timestamp_func, freq);
 8002c50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c54:	4804      	ldr	r0, [pc, #16]	; (8002c68 <log_core_init+0x24>)
 8002c56:	f7ff ff71 	bl	8002b3c <log_set_timestamp_func>
		z_log_msg2_init();
 8002c5a:	f7ff ffe9 	bl	8002c30 <z_log_msg2_init>
}
 8002c5e:	bd08      	pop	{r3, pc}
 8002c60:	2000137d 	.word	0x2000137d
 8002c64:	20000d70 	.word	0x20000d70
 8002c68:	0800d693 	.word	0x0800d693

08002c6c <z_log_msg2_alloc>:
{
 8002c6c:	b508      	push	{r3, lr}
 8002c6e:	4601      	mov	r1, r0
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
 8002c70:	2200      	movs	r2, #0
 8002c72:	2300      	movs	r3, #0
 8002c74:	4801      	ldr	r0, [pc, #4]	; (8002c7c <z_log_msg2_alloc+0x10>)
 8002c76:	f00a fb7d 	bl	800d374 <mpsc_pbuf_alloc>
}
 8002c7a:	bd08      	pop	{r3, pc}
 8002c7c:	20000d78 	.word	0x20000d78

08002c80 <z_log_msg2_claim>:
{
 8002c80:	b508      	push	{r3, lr}
	return (union log_msg2_generic *)mpsc_pbuf_claim(&log_buffer);
 8002c82:	4802      	ldr	r0, [pc, #8]	; (8002c8c <z_log_msg2_claim+0xc>)
 8002c84:	f00a fc33 	bl	800d4ee <mpsc_pbuf_claim>
}
 8002c88:	bd08      	pop	{r3, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20000d78 	.word	0x20000d78

08002c90 <z_log_msg2_free>:
{
 8002c90:	b508      	push	{r3, lr}
 8002c92:	4601      	mov	r1, r0
	mpsc_pbuf_free(&log_buffer, (union mpsc_pbuf_generic *)msg);
 8002c94:	4801      	ldr	r0, [pc, #4]	; (8002c9c <z_log_msg2_free+0xc>)
 8002c96:	f00a fc9b 	bl	800d5d0 <mpsc_pbuf_free>
}
 8002c9a:	bd08      	pop	{r3, pc}
 8002c9c:	20000d78 	.word	0x20000d78

08002ca0 <msg_process>:
{
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca2:	4606      	mov	r6, r0
	if (!bypass) {
 8002ca4:	b9e9      	cbnz	r1, 8002ce2 <msg_process+0x42>
		for (int i = 0; i < log_backend_count_get(); i++) {
 8002ca6:	2400      	movs	r4, #0
 8002ca8:	e000      	b.n	8002cac <msg_process+0xc>
 8002caa:	3401      	adds	r4, #1
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <msg_process+0x4c>)
 8002cae:	4a10      	ldr	r2, [pc, #64]	; (8002cf0 <msg_process+0x50>)
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8002cb6:	da14      	bge.n	8002ce2 <msg_process+0x42>
	return &__log_backends_start[idx];
 8002cb8:	4d0d      	ldr	r5, [pc, #52]	; (8002cf0 <msg_process+0x50>)
 8002cba:	eb05 1504 	add.w	r5, r5, r4, lsl #4
	return backend->cb->active;
 8002cbe:	686b      	ldr	r3, [r5, #4]
 8002cc0:	795b      	ldrb	r3, [r3, #5]
			if (log_backend_is_active(backend) &&
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f1      	beq.n	8002caa <msg_process+0xa>
			    msg_filter_check(backend, msg)) {
 8002cc6:	4631      	mov	r1, r6
 8002cc8:	4628      	mov	r0, r5
 8002cca:	f00a fce0 	bl	800d68e <msg_filter_check>
			if (log_backend_is_active(backend) &&
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	d0eb      	beq.n	8002caa <msg_process+0xa>
	backend->api->process(backend, msg);
 8002cd2:	0127      	lsls	r7, r4, #4
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <msg_process+0x50>)
 8002cd6:	59db      	ldr	r3, [r3, r7]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4631      	mov	r1, r6
 8002cdc:	4628      	mov	r0, r5
 8002cde:	4798      	blx	r3
}
 8002ce0:	e7e3      	b.n	8002caa <msg_process+0xa>
		z_log_msg2_free(msg.msg2);
 8002ce2:	4630      	mov	r0, r6
 8002ce4:	f7ff ffd4 	bl	8002c90 <z_log_msg2_free>
}
 8002ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cea:	bf00      	nop
 8002cec:	08010210 	.word	0x08010210
 8002cf0:	08010200 	.word	0x08010200

08002cf4 <z_log_msg2_pending>:
{
 8002cf4:	b508      	push	{r3, lr}
	return mpsc_pbuf_is_pending(&log_buffer);
 8002cf6:	4802      	ldr	r0, [pc, #8]	; (8002d00 <z_log_msg2_pending+0xc>)
 8002cf8:	f00a fca7 	bl	800d64a <mpsc_pbuf_is_pending>
}
 8002cfc:	bd08      	pop	{r3, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000d78 	.word	0x20000d78

08002d04 <z_impl_log_process>:
{
 8002d04:	b510      	push	{r4, lr}
 8002d06:	4604      	mov	r4, r0
	if (!backend_attached && !bypass) {
 8002d08:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <z_impl_log_process+0x4c>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	b903      	cbnz	r3, 8002d10 <z_impl_log_process+0xc>
 8002d0e:	b1d0      	cbz	r0, 8002d46 <z_impl_log_process+0x42>
	msg = get_msg();
 8002d10:	f00a fccc 	bl	800d6ac <get_msg>
	if (msg.msg) {
 8002d14:	4603      	mov	r3, r0
 8002d16:	b180      	cbz	r0, 8002d3a <z_impl_log_process+0x36>
		if (!bypass) {
 8002d18:	b95c      	cbnz	r4, 8002d32 <z_impl_log_process+0x2e>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8002d1a:	4a0e      	ldr	r2, [pc, #56]	; (8002d54 <z_impl_log_process+0x50>)
 8002d1c:	f3bf 8f5b 	dmb	ish
 8002d20:	e852 1f00 	ldrex	r1, [r2]
 8002d24:	3901      	subs	r1, #1
 8002d26:	e842 1000 	strex	r0, r1, [r2]
 8002d2a:	2800      	cmp	r0, #0
 8002d2c:	d1f8      	bne.n	8002d20 <z_impl_log_process+0x1c>
 8002d2e:	f3bf 8f5b 	dmb	ish
		msg_process(msg, bypass);
 8002d32:	4621      	mov	r1, r4
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff ffb3 	bl	8002ca0 <msg_process>
	if (!bypass && z_log_dropped_pending()) {
 8002d3a:	b914      	cbnz	r4, 8002d42 <z_impl_log_process+0x3e>
 8002d3c:	f7ff ff6e 	bl	8002c1c <z_log_dropped_pending>
 8002d40:	b910      	cbnz	r0, 8002d48 <z_impl_log_process+0x44>
	return next_pending();
 8002d42:	f00a fcb7 	bl	800d6b4 <next_pending>
}
 8002d46:	bd10      	pop	{r4, pc}
		dropped_notify();
 8002d48:	f7ff ff46 	bl	8002bd8 <dropped_notify>
 8002d4c:	e7f9      	b.n	8002d42 <z_impl_log_process+0x3e>
 8002d4e:	bf00      	nop
 8002d50:	2000137c 	.word	0x2000137c
 8002d54:	20000d6c 	.word	0x20000d6c

08002d58 <z_log_msg_post_finalize>:
{
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	b082      	sub	sp, #8
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <z_log_msg_post_finalize+0x7c>)
 8002d5e:	f3bf 8f5b 	dmb	ish
 8002d62:	e853 2f00 	ldrex	r2, [r3]
 8002d66:	1c51      	adds	r1, r2, #1
 8002d68:	e843 1000 	strex	r0, r1, [r3]
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	d1f8      	bne.n	8002d62 <z_log_msg_post_finalize+0xa>
 8002d70:	f3bf 8f5b 	dmb	ish
	if (panic_mode) {
 8002d74:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <z_log_msg_post_finalize+0x80>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	b93b      	cbnz	r3, 8002d8a <z_log_msg_post_finalize+0x32>
	} else if (proc_tid != NULL && cnt == 0) {
 8002d7a:	4b18      	ldr	r3, [pc, #96]	; (8002ddc <z_log_msg_post_finalize+0x84>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	b103      	cbz	r3, 8002d82 <z_log_msg_post_finalize+0x2a>
 8002d80:	b19a      	cbz	r2, 8002daa <z_log_msg_post_finalize+0x52>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 8002d82:	2a0a      	cmp	r2, #10
 8002d84:	d01c      	beq.n	8002dc0 <z_log_msg_post_finalize+0x68>
}
 8002d86:	b002      	add	sp, #8
 8002d88:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 8002d8a:	f04f 0310 	mov.w	r3, #16
 8002d8e:	f3ef 8411 	mrs	r4, BASEPRI
 8002d92:	f383 8812 	msr	BASEPRI_MAX, r3
 8002d96:	f3bf 8f6f 	isb	sy
		/* coverity[OVERRUN] */
		return (bool) arch_syscall_invoke1(*(uintptr_t *)&bypass, K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process(bypass);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f7ff ffb2 	bl	8002d04 <z_impl_log_process>
	__asm__ volatile(
 8002da0:	f384 8811 	msr	BASEPRI, r4
 8002da4:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 8002da8:	e7ed      	b.n	8002d86 <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_start(timer, duration, period);
 8002daa:	2200      	movs	r2, #0
 8002dac:	2300      	movs	r3, #0
 8002dae:	e9cd 2300 	strd	r2, r3, [sp]
 8002db2:	f242 7210 	movw	r2, #10000	; 0x2710
 8002db6:	2300      	movs	r3, #0
 8002db8:	4809      	ldr	r0, [pc, #36]	; (8002de0 <z_log_msg_post_finalize+0x88>)
 8002dba:	f008 fa97 	bl	800b2ec <z_impl_k_timer_start>
	} else if (proc_tid != NULL && cnt == 0) {
 8002dbe:	e7e2      	b.n	8002d86 <z_log_msg_post_finalize+0x2e>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0e0      	beq.n	8002d86 <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_stop(timer);
 8002dc4:	4806      	ldr	r0, [pc, #24]	; (8002de0 <z_log_msg_post_finalize+0x88>)
 8002dc6:	f00c fbc8 	bl	800f55a <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
 8002dca:	4806      	ldr	r0, [pc, #24]	; (8002de4 <z_log_msg_post_finalize+0x8c>)
 8002dcc:	f007 faee 	bl	800a3ac <z_impl_k_sem_give>
}
 8002dd0:	e7d9      	b.n	8002d86 <z_log_msg_post_finalize+0x2e>
 8002dd2:	bf00      	nop
 8002dd4:	20000d6c 	.word	0x20000d6c
 8002dd8:	2000137d 	.word	0x2000137d
 8002ddc:	20000db8 	.word	0x20000db8
 8002de0:	20000a08 	.word	0x20000a08
 8002de4:	200005ec 	.word	0x200005ec

08002de8 <z_log_msg2_commit>:
{
 8002de8:	b510      	push	{r4, lr}
 8002dea:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <z_log_msg2_commit+0x1c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4798      	blx	r3
 8002df2:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
 8002df4:	4621      	mov	r1, r4
 8002df6:	4804      	ldr	r0, [pc, #16]	; (8002e08 <z_log_msg2_commit+0x20>)
 8002df8:	f00a fb53 	bl	800d4a2 <mpsc_pbuf_commit>
	z_log_msg_post_finalize();
 8002dfc:	f7ff ffac 	bl	8002d58 <z_log_msg_post_finalize>
}
 8002e00:	bd10      	pop	{r4, pc}
 8002e02:	bf00      	nop
 8002e04:	200002b0 	.word	0x200002b0
 8002e08:	20000d78 	.word	0x20000d78

08002e0c <z_impl_log_panic>:
	if (panic_mode) {
 8002e0c:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <z_impl_log_panic+0x4c>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	b103      	cbz	r3, 8002e14 <z_impl_log_panic+0x8>
 8002e12:	4770      	bx	lr
{
 8002e14:	b510      	push	{r4, lr}
	log_init();
 8002e16:	f7ff fe59 	bl	8002acc <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
 8002e1a:	2400      	movs	r4, #0
 8002e1c:	e000      	b.n	8002e20 <z_impl_log_panic+0x14>
 8002e1e:	3401      	adds	r4, #1
 8002e20:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <z_impl_log_panic+0x50>)
 8002e22:	4a0f      	ldr	r2, [pc, #60]	; (8002e60 <z_impl_log_panic+0x54>)
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8002e2a:	da0c      	bge.n	8002e46 <z_impl_log_panic+0x3a>
	return &__log_backends_start[idx];
 8002e2c:	480c      	ldr	r0, [pc, #48]	; (8002e60 <z_impl_log_panic+0x54>)
 8002e2e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
 8002e32:	6843      	ldr	r3, [r0, #4]
 8002e34:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f1      	beq.n	8002e1e <z_impl_log_panic+0x12>
	backend->api->panic(backend);
 8002e3a:	0123      	lsls	r3, r4, #4
 8002e3c:	4a08      	ldr	r2, [pc, #32]	; (8002e60 <z_impl_log_panic+0x54>)
 8002e3e:	58d3      	ldr	r3, [r2, r3]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	4798      	blx	r3
}
 8002e44:	e7eb      	b.n	8002e1e <z_impl_log_panic+0x12>
 8002e46:	2000      	movs	r0, #0
 8002e48:	f7ff ff5c 	bl	8002d04 <z_impl_log_process>
		while (log_process(false) == true) {
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	d1fa      	bne.n	8002e46 <z_impl_log_panic+0x3a>
	panic_mode = true;
 8002e50:	4b01      	ldr	r3, [pc, #4]	; (8002e58 <z_impl_log_panic+0x4c>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	701a      	strb	r2, [r3, #0]
}
 8002e56:	bd10      	pop	{r4, pc}
 8002e58:	2000137d 	.word	0x2000137d
 8002e5c:	08010210 	.word	0x08010210
 8002e60:	08010200 	.word	0x08010200

08002e64 <log_process_thread_func>:
{
 8002e64:	b508      	push	{r3, lr}
	log_init();
 8002e66:	f7ff fe31 	bl	8002acc <log_init>
	return z_impl_z_current_get();
 8002e6a:	f008 f819 	bl	800aea0 <z_impl_z_current_get>
	thread_set(k_current_get());
 8002e6e:	f7ff fde3 	bl	8002a38 <thread_set>
 8002e72:	2000      	movs	r0, #0
 8002e74:	f7ff ff46 	bl	8002d04 <z_impl_log_process>
		if (log_process(false) == false) {
 8002e78:	2800      	cmp	r0, #0
 8002e7a:	d1fa      	bne.n	8002e72 <log_process_thread_func+0xe>
	return z_impl_k_sem_take(sem, timeout);
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e84:	4801      	ldr	r0, [pc, #4]	; (8002e8c <log_process_thread_func+0x28>)
 8002e86:	f007 fab9 	bl	800a3fc <z_impl_k_sem_take>
 8002e8a:	e7f2      	b.n	8002e72 <log_process_thread_func+0xe>
 8002e8c:	200005ec 	.word	0x200005ec

08002e90 <log_source_name_get>:
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 8002e90:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <log_source_name_get+0x18>)
 8002e92:	4a06      	ldr	r2, [pc, #24]	; (8002eac <log_source_name_get+0x1c>)
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
 8002e9a:	d202      	bcs.n	8002ea2 <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
 8002e9c:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
 8002ea0:	4770      	bx	lr
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 8002ea2:	2000      	movs	r0, #0
}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	08010200 	.word	0x08010200
 8002eac:	080101a0 	.word	0x080101a0

08002eb0 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
 8002eb0:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
 8002eb2:	4b07      	ldr	r3, [pc, #28]	; (8002ed0 <log_backend_enable+0x20>)
 8002eb4:	1ac3      	subs	r3, r0, r3
 8002eb6:	111b      	asrs	r3, r3, #4
 8002eb8:	3301      	adds	r3, #1
	backend->cb->id = id;
 8002eba:	6842      	ldr	r2, [r0, #4]
 8002ebc:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
 8002ebe:	6843      	ldr	r3, [r0, #4]
 8002ec0:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
 8002ec2:	6843      	ldr	r3, [r0, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	715a      	strb	r2, [r3, #5]

	log_backend_id_set(backend, id);
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
 8002ec8:	f7ff fe46 	bl	8002b58 <z_log_notify_backend_enabled>
}
 8002ecc:	bd08      	pop	{r3, pc}
 8002ece:	bf00      	nop
 8002ed0:	08010200 	.word	0x08010200

08002ed4 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
 8002ed4:	b40e      	push	{r1, r2, r3}
 8002ed6:	b500      	push	{lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	4601      	mov	r1, r0
 8002edc:	ab03      	add	r3, sp, #12
 8002ede:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
 8002ee2:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
 8002ee4:	4803      	ldr	r0, [pc, #12]	; (8002ef4 <print_formatted+0x20>)
 8002ee6:	f7ff faa9 	bl	800243c <cbvprintf>
	va_end(args);

	return length;
}
 8002eea:	b002      	add	sp, #8
 8002eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ef0:	b003      	add	sp, #12
 8002ef2:	4770      	bx	lr
 8002ef4:	0800d75b 	.word	0x0800d75b

08002ef8 <timestamp_print>:
	output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, uint32_t timestamp)
{
 8002ef8:	b530      	push	{r4, r5, lr}
 8002efa:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
 8002efc:	f011 0f44 	tst.w	r1, #68	; 0x44
 8002f00:	d005      	beq.n	8002f0e <timestamp_print+0x16>
		length = print_formatted(output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <timestamp_print+0x74>)
 8002f04:	681c      	ldr	r4, [r3, #0]
 8002f06:	b934      	cbnz	r4, 8002f16 <timestamp_print+0x1e>
			length = print_formatted(output,
						 "[%02u:%02u:%02u.%03u,%03u] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
 8002f08:	2000      	movs	r0, #0
	}

	return length;
}
 8002f0a:	b005      	add	sp, #20
 8002f0c:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
 8002f0e:	4918      	ldr	r1, [pc, #96]	; (8002f70 <timestamp_print+0x78>)
 8002f10:	f7ff ffe0 	bl	8002ed4 <print_formatted>
 8002f14:	e7f9      	b.n	8002f0a <timestamp_print+0x12>
		timestamp /= timestamp_div;
 8002f16:	4b17      	ldr	r3, [pc, #92]	; (8002f74 <timestamp_print+0x7c>)
 8002f18:	6819      	ldr	r1, [r3, #0]
 8002f1a:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
 8002f1e:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
 8002f22:	4a15      	ldr	r2, [pc, #84]	; (8002f78 <timestamp_print+0x80>)
 8002f24:	fba2 320c 	umull	r3, r2, r2, ip
 8002f28:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
 8002f2a:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
 8002f2e:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
 8002f32:	4b12      	ldr	r3, [pc, #72]	; (8002f7c <timestamp_print+0x84>)
 8002f34:	fba3 530e 	umull	r5, r3, r3, lr
 8002f38:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
 8002f3a:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
 8002f3e:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
 8002f42:	fb0c f101 	mul.w	r1, ip, r1
 8002f46:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
 8002f4a:	fb05 1114 	mls	r1, r5, r4, r1
 8002f4e:	fb0c f101 	mul.w	r1, ip, r1
 8002f52:	fbb1 f1f4 	udiv	r1, r1, r4
			length = print_formatted(output,
 8002f56:	9102      	str	r1, [sp, #8]
 8002f58:	9501      	str	r5, [sp, #4]
 8002f5a:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 8002f5e:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
 8002f62:	9100      	str	r1, [sp, #0]
 8002f64:	4906      	ldr	r1, [pc, #24]	; (8002f80 <timestamp_print+0x88>)
 8002f66:	f7ff ffb5 	bl	8002ed4 <print_formatted>
 8002f6a:	e7ce      	b.n	8002f0a <timestamp_print+0x12>
 8002f6c:	20000dbc 	.word	0x20000dbc
 8002f70:	08010438 	.word	0x08010438
 8002f74:	20000dc0 	.word	0x20000dc0
 8002f78:	91a2b3c5 	.word	0x91a2b3c5
 8002f7c:	88888889 	.word	0x88888889
 8002f80:	08010444 	.word	0x08010444

08002f84 <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
 8002f84:	b161      	cbz	r1, 8002fa0 <color_print+0x1c>
{
 8002f86:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 8002f88:	b12a      	cbz	r2, 8002f96 <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
 8002f8a:	4a06      	ldr	r2, [pc, #24]	; (8002fa4 <color_print+0x20>)
 8002f8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f90:	b912      	cbnz	r2, 8002f98 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 8002f92:	4a05      	ldr	r2, [pc, #20]	; (8002fa8 <color_print+0x24>)
 8002f94:	e000      	b.n	8002f98 <color_print+0x14>
 8002f96:	4a04      	ldr	r2, [pc, #16]	; (8002fa8 <color_print+0x24>)
		print_formatted(output, "%s", log_color);
 8002f98:	4904      	ldr	r1, [pc, #16]	; (8002fac <color_print+0x28>)
 8002f9a:	f7ff ff9b 	bl	8002ed4 <print_formatted>
	}
}
 8002f9e:	bd08      	pop	{r3, pc}
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	080104bc 	.word	0x080104bc
 8002fa8:	08010460 	.word	0x08010460
 8002fac:	08010468 	.word	0x08010468

08002fb0 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
 8002fb0:	f011 0f10 	tst.w	r1, #16
 8002fb4:	d10b      	bne.n	8002fce <newline_print+0x1e>
{
 8002fb6:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
 8002fb8:	f011 0f20 	tst.w	r1, #32
 8002fbc:	d003      	beq.n	8002fc6 <newline_print+0x16>
		print_formatted(ctx, "\n");
 8002fbe:	4904      	ldr	r1, [pc, #16]	; (8002fd0 <newline_print+0x20>)
 8002fc0:	f7ff ff88 	bl	8002ed4 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
 8002fc4:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
 8002fc6:	4903      	ldr	r1, [pc, #12]	; (8002fd4 <newline_print+0x24>)
 8002fc8:	f7ff ff84 	bl	8002ed4 <print_formatted>
 8002fcc:	e7fa      	b.n	8002fc4 <newline_print+0x14>
 8002fce:	4770      	bx	lr
 8002fd0:	080109c4 	.word	0x080109c4
 8002fd4:	0801046c 	.word	0x0801046c

08002fd8 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
 8002fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fdc:	4605      	mov	r5, r0
 8002fde:	460f      	mov	r7, r1
 8002fe0:	4616      	mov	r6, r2
 8002fe2:	4698      	mov	r8, r3
	newline_print(output, flags);
 8002fe4:	9906      	ldr	r1, [sp, #24]
 8002fe6:	f7ff ffe3 	bl	8002fb0 <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
 8002fea:	2400      	movs	r4, #0
 8002fec:	4544      	cmp	r4, r8
 8002fee:	da05      	bge.n	8002ffc <hexdump_line_print+0x24>
		print_formatted(output, " ");
 8002ff0:	4924      	ldr	r1, [pc, #144]	; (8003084 <hexdump_line_print+0xac>)
 8002ff2:	4628      	mov	r0, r5
 8002ff4:	f7ff ff6e 	bl	8002ed4 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
 8002ff8:	3401      	adds	r4, #1
 8002ffa:	e7f7      	b.n	8002fec <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8002ffc:	2400      	movs	r4, #0
 8002ffe:	e009      	b.n	8003014 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 8003000:	4920      	ldr	r1, [pc, #128]	; (8003084 <hexdump_line_print+0xac>)
 8003002:	4628      	mov	r0, r5
 8003004:	f7ff ff66 	bl	8002ed4 <print_formatted>
 8003008:	e00b      	b.n	8003022 <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
 800300a:	491f      	ldr	r1, [pc, #124]	; (8003088 <hexdump_line_print+0xb0>)
 800300c:	4628      	mov	r0, r5
 800300e:	f7ff ff61 	bl	8002ed4 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003012:	3401      	adds	r4, #1
 8003014:	2c0f      	cmp	r4, #15
 8003016:	dc0c      	bgt.n	8003032 <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
 8003018:	2c00      	cmp	r4, #0
 800301a:	dd02      	ble.n	8003022 <hexdump_line_print+0x4a>
 800301c:	f014 0f07 	tst.w	r4, #7
 8003020:	d0ee      	beq.n	8003000 <hexdump_line_print+0x28>
		if (i < length) {
 8003022:	42b4      	cmp	r4, r6
 8003024:	d2f1      	bcs.n	800300a <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
 8003026:	5d3a      	ldrb	r2, [r7, r4]
 8003028:	4918      	ldr	r1, [pc, #96]	; (800308c <hexdump_line_print+0xb4>)
 800302a:	4628      	mov	r0, r5
 800302c:	f7ff ff52 	bl	8002ed4 <print_formatted>
 8003030:	e7ef      	b.n	8003012 <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
 8003032:	4917      	ldr	r1, [pc, #92]	; (8003090 <hexdump_line_print+0xb8>)
 8003034:	4628      	mov	r0, r5
 8003036:	f7ff ff4d 	bl	8002ed4 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 800303a:	2400      	movs	r4, #0
 800303c:	e009      	b.n	8003052 <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 800303e:	4911      	ldr	r1, [pc, #68]	; (8003084 <hexdump_line_print+0xac>)
 8003040:	4628      	mov	r0, r5
 8003042:	f7ff ff47 	bl	8002ed4 <print_formatted>
 8003046:	e00b      	b.n	8003060 <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
 8003048:	4912      	ldr	r1, [pc, #72]	; (8003094 <hexdump_line_print+0xbc>)
 800304a:	4628      	mov	r0, r5
 800304c:	f7ff ff42 	bl	8002ed4 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8003050:	3401      	adds	r4, #1
 8003052:	2c0f      	cmp	r4, #15
 8003054:	dc13      	bgt.n	800307e <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
 8003056:	2c00      	cmp	r4, #0
 8003058:	dd02      	ble.n	8003060 <hexdump_line_print+0x88>
 800305a:	f014 0f07 	tst.w	r4, #7
 800305e:	d0ee      	beq.n	800303e <hexdump_line_print+0x66>
		if (i < length) {
 8003060:	42b4      	cmp	r4, r6
 8003062:	d207      	bcs.n	8003074 <hexdump_line_print+0x9c>
			char c = (char)data[i];
 8003064:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
 8003066:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <hexdump_line_print+0xc0>)
 8003068:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
 800306a:	f013 0f97 	tst.w	r3, #151	; 0x97
 800306e:	d1eb      	bne.n	8003048 <hexdump_line_print+0x70>
 8003070:	222e      	movs	r2, #46	; 0x2e
 8003072:	e7e9      	b.n	8003048 <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
 8003074:	4903      	ldr	r1, [pc, #12]	; (8003084 <hexdump_line_print+0xac>)
 8003076:	4628      	mov	r0, r5
 8003078:	f7ff ff2c 	bl	8002ed4 <print_formatted>
 800307c:	e7e8      	b.n	8003050 <hexdump_line_print+0x78>
		}
	}
}
 800307e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003082:	bf00      	nop
 8003084:	08010494 	.word	0x08010494
 8003088:	08010478 	.word	0x08010478
 800308c:	08010470 	.word	0x08010470
 8003090:	0801047c 	.word	0x0801047c
 8003094:	08010480 	.word	0x08010480
 8003098:	08011905 	.word	0x08011905

0800309c <ids_print>:
{
 800309c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030a0:	4680      	mov	r8, r0
 80030a2:	4616      	mov	r6, r2
 80030a4:	461d      	mov	r5, r3
 80030a6:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
 80030aa:	b959      	cbnz	r1, 80030c4 <ids_print+0x28>
	int total = 0;
 80030ac:	2400      	movs	r4, #0
	if (source_id >= 0) {
 80030ae:	2f00      	cmp	r7, #0
 80030b0:	db1c      	blt.n	80030ec <ids_print+0x50>
		total += print_formatted(output,
 80030b2:	b186      	cbz	r6, 80030d6 <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
 80030b4:	2301      	movs	r3, #1
 80030b6:	9a07      	ldr	r2, [sp, #28]
 80030b8:	4093      	lsls	r3, r2
				(func_on &&
 80030ba:	f013 0f10 	tst.w	r3, #16
 80030be:	d118      	bne.n	80030f2 <ids_print+0x56>
		total += print_formatted(output,
 80030c0:	4e0d      	ldr	r6, [pc, #52]	; (80030f8 <ids_print+0x5c>)
 80030c2:	e009      	b.n	80030d8 <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
 80030c4:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <ids_print+0x60>)
 80030c6:	9a07      	ldr	r2, [sp, #28]
 80030c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80030cc:	490c      	ldr	r1, [pc, #48]	; (8003100 <ids_print+0x64>)
 80030ce:	f7ff ff01 	bl	8002ed4 <print_formatted>
 80030d2:	4604      	mov	r4, r0
 80030d4:	e7eb      	b.n	80030ae <ids_print+0x12>
		total += print_formatted(output,
 80030d6:	4e08      	ldr	r6, [pc, #32]	; (80030f8 <ids_print+0x5c>)
 80030d8:	4639      	mov	r1, r7
 80030da:	4628      	mov	r0, r5
 80030dc:	f7ff fed8 	bl	8002e90 <log_source_name_get>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4631      	mov	r1, r6
 80030e4:	4640      	mov	r0, r8
 80030e6:	f7ff fef5 	bl	8002ed4 <print_formatted>
 80030ea:	4404      	add	r4, r0
}
 80030ec:	4620      	mov	r0, r4
 80030ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
 80030f2:	4e04      	ldr	r6, [pc, #16]	; (8003104 <ids_print+0x68>)
 80030f4:	e7f0      	b.n	80030d8 <ids_print+0x3c>
 80030f6:	bf00      	nop
 80030f8:	08010484 	.word	0x08010484
 80030fc:	080104f8 	.word	0x080104f8
 8003100:	08010490 	.word	0x08010490
 8003104:	0801048c 	.word	0x0801048c

08003108 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, uint32_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
 8003108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800310c:	b085      	sub	sp, #20
 800310e:	4605      	mov	r5, r0
 8003110:	460c      	mov	r4, r1
 8003112:	4616      	mov	r6, r2
 8003114:	9303      	str	r3, [sp, #12]
 8003116:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
 800311a:	f001 0b02 	and.w	fp, r1, #2
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
 800311e:	f001 0a01 	and.w	sl, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
 8003122:	f3c1 09c0 	ubfx	r9, r1, #3, #1
	const char *tag = z_log_get_tag();
 8003126:	f00a fac9 	bl	800d6bc <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
 800312a:	b1e8      	cbz	r0, 8003168 <prefix_print+0x60>
 800312c:	4602      	mov	r2, r0
		length += print_formatted(output, "%s ", tag);
 800312e:	4913      	ldr	r1, [pc, #76]	; (800317c <prefix_print+0x74>)
 8003130:	4628      	mov	r0, r5
 8003132:	f7ff fecf 	bl	8002ed4 <print_formatted>
 8003136:	4607      	mov	r7, r0
	}

	if (stamp) {
 8003138:	f1bb 0f00 	cmp.w	fp, #0
 800313c:	d116      	bne.n	800316c <prefix_print+0x64>
			output, "%s - - - - ",
			output->control_block->hostname ?
			output->control_block->hostname :
			"zephyr");
	} else {
		color_prefix(output, colors_on, level);
 800313e:	4642      	mov	r2, r8
 8003140:	4651      	mov	r1, sl
 8003142:	4628      	mov	r0, r5
 8003144:	f00a fac9 	bl	800d6da <color_prefix>
	}

	length += ids_print(output, level_on, func_on,
 8003148:	f8cd 8004 	str.w	r8, [sp, #4]
 800314c:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8003156:	4632      	mov	r2, r6
 8003158:	4649      	mov	r1, r9
 800315a:	4628      	mov	r0, r5
 800315c:	f7ff ff9e 	bl	800309c <ids_print>
			domain_id, source_id, level);


	return length;
}
 8003160:	4438      	add	r0, r7
 8003162:	b005      	add	sp, #20
 8003164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
 8003168:	2700      	movs	r7, #0
 800316a:	e7e5      	b.n	8003138 <prefix_print+0x30>
		length += timestamp_print(output, flags, timestamp);
 800316c:	9a03      	ldr	r2, [sp, #12]
 800316e:	4621      	mov	r1, r4
 8003170:	4628      	mov	r0, r5
 8003172:	f7ff fec1 	bl	8002ef8 <timestamp_print>
 8003176:	4407      	add	r7, r0
 8003178:	e7e1      	b.n	800313e <prefix_print+0x36>
 800317a:	bf00      	nop
 800317c:	08010498 	.word	0x08010498

08003180 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
 8003180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003184:	b085      	sub	sp, #20
 8003186:	4606      	mov	r6, r0
 8003188:	460c      	mov	r4, r1
 800318a:	4617      	mov	r7, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
 800318c:	688b      	ldr	r3, [r1, #8]
	return msg->hdr.desc.level;
 800318e:	880a      	ldrh	r2, [r1, #0]
 8003190:	f3c2 1882 	ubfx	r8, r2, #6, #3
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYST) {
		log_output_msg2_syst_process(output, msg, flags);
		return;
	}

	if (!raw_string) {
 8003194:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
 8003198:	d035      	beq.n	8003206 <log_output_msg2_process+0x86>
	return msg->hdr.source;
 800319a:	684a      	ldr	r2, [r1, #4]
	return msg->hdr.desc.domain;
 800319c:	7809      	ldrb	r1, [r1, #0]
 800319e:	f3c1 01c2 	ubfx	r1, r1, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
 80031a2:	b36a      	cbz	r2, 8003200 <log_output_msg2_process+0x80>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
 80031a4:	4820      	ldr	r0, [pc, #128]	; (8003228 <log_output_msg2_process+0xa8>)
 80031a6:	1a12      	subs	r2, r2, r0
 80031a8:	f342 02cf 	sbfx	r2, r2, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
 80031ac:	9202      	str	r2, [sp, #8]
 80031ae:	9101      	str	r1, [sp, #4]
 80031b0:	f8cd 8000 	str.w	r8, [sp]
 80031b4:	2200      	movs	r2, #0
 80031b6:	4639      	mov	r1, r7
 80031b8:	4630      	mov	r0, r6
 80031ba:	f7ff ffa5 	bl	8003108 <prefix_print>
 80031be:	4681      	mov	r9, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
 80031c0:	4625      	mov	r5, r4
 80031c2:	f855 3b0c 	ldr.w	r3, [r5], #12
 80031c6:	f3c3 2349 	ubfx	r3, r3, #9, #10
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
 80031ca:	b143      	cbz	r3, 80031de <log_output_msg2_process+0x5e>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 80031cc:	f1b8 0f00 	cmp.w	r8, #0
 80031d0:	d11c      	bne.n	800320c <log_output_msg2_process+0x8c>
 80031d2:	4816      	ldr	r0, [pc, #88]	; (800322c <log_output_msg2_process+0xac>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
 80031d4:	462b      	mov	r3, r5
 80031d6:	4632      	mov	r2, r6
 80031d8:	4915      	ldr	r1, [pc, #84]	; (8003230 <log_output_msg2_process+0xb0>)
 80031da:	f009 ff6d 	bl	800d0b8 <cbpprintf_external>
	*len = msg->hdr.desc.data_len;
 80031de:	8862      	ldrh	r2, [r4, #2]
 80031e0:	f3c2 02cb 	ubfx	r2, r2, #3, #12
	return msg->data + msg->hdr.desc.package_len;
 80031e4:	6821      	ldr	r1, [r4, #0]
 80031e6:	f3c1 2149 	ubfx	r1, r1, #9, #10
 80031ea:	4429      	add	r1, r5
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
 80031ec:	b982      	cbnz	r2, 8003210 <log_output_msg2_process+0x90>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
 80031ee:	f1b8 0f00 	cmp.w	r8, #0
 80031f2:	d113      	bne.n	800321c <log_output_msg2_process+0x9c>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
 80031f4:	4630      	mov	r0, r6
 80031f6:	f00a faa3 	bl	800d740 <log_output_flush>
}
 80031fa:	b005      	add	sp, #20
 80031fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		int16_t source_id = source ?
 8003200:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003204:	e7d2      	b.n	80031ac <log_output_msg2_process+0x2c>
		prefix_offset = 0;
 8003206:	f04f 0900 	mov.w	r9, #0
 800320a:	e7d9      	b.n	80031c0 <log_output_msg2_process+0x40>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 800320c:	4809      	ldr	r0, [pc, #36]	; (8003234 <log_output_msg2_process+0xb4>)
 800320e:	e7e1      	b.n	80031d4 <log_output_msg2_process+0x54>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
 8003210:	9700      	str	r7, [sp, #0]
 8003212:	464b      	mov	r3, r9
 8003214:	4630      	mov	r0, r6
 8003216:	f00a fa78 	bl	800d70a <log_msg2_hexdump>
 800321a:	e7e8      	b.n	80031ee <log_output_msg2_process+0x6e>
		postfix_print(output, flags, level);
 800321c:	4642      	mov	r2, r8
 800321e:	4639      	mov	r1, r7
 8003220:	4630      	mov	r0, r6
 8003222:	f00a fa66 	bl	800d6f2 <postfix_print>
 8003226:	e7e5      	b.n	80031f4 <log_output_msg2_process+0x74>
 8003228:	080101a0 	.word	0x080101a0
 800322c:	0800d793 	.word	0x0800d793
 8003230:	0800243d 	.word	0x0800243d
 8003234:	0800d75b 	.word	0x0800d75b

08003238 <log_output_dropped_process>:
	postfix_print(output, flags, level);
	log_output_flush(output);
}

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
 8003238:	b570      	push	{r4, r5, r6, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	4604      	mov	r4, r0
	char buf[5];
	int len;
	static const char prefix[] = DROPPED_COLOR_PREFIX "--- ";
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;
 800323e:	6805      	ldr	r5, [r0, #0]

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
 8003240:	f242 730f 	movw	r3, #9999	; 0x270f
 8003244:	428b      	cmp	r3, r1
 8003246:	bf28      	it	cs
 8003248:	460b      	movcs	r3, r1
 800324a:	4a0e      	ldr	r2, [pc, #56]	; (8003284 <log_output_dropped_process+0x4c>)
 800324c:	2105      	movs	r1, #5
 800324e:	4668      	mov	r0, sp
 8003250:	f009 ff87 	bl	800d162 <snprintk>
 8003254:	4606      	mov	r6, r0

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
		     output->control_block->ctx);
 8003256:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	220b      	movs	r2, #11
 800325c:	490a      	ldr	r1, [pc, #40]	; (8003288 <log_output_dropped_process+0x50>)
 800325e:	4628      	mov	r0, r5
 8003260:	f00a fa2e 	bl	800d6c0 <buffer_write>
	buffer_write(outf, buf, len, output->control_block->ctx);
 8003264:	6863      	ldr	r3, [r4, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4632      	mov	r2, r6
 800326a:	4669      	mov	r1, sp
 800326c:	4628      	mov	r0, r5
 800326e:	f00a fa27 	bl	800d6c0 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
		     output->control_block->ctx);
 8003272:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	221b      	movs	r2, #27
 8003278:	4904      	ldr	r1, [pc, #16]	; (800328c <log_output_dropped_process+0x54>)
 800327a:	4628      	mov	r0, r5
 800327c:	f00a fa20 	bl	800d6c0 <buffer_write>
}
 8003280:	b002      	add	sp, #8
 8003282:	bd70      	pop	{r4, r5, r6, pc}
 8003284:	08010a94 	.word	0x08010a94
 8003288:	080104ec 	.word	0x080104ec
 800328c:	080104d0 	.word	0x080104d0

08003290 <log_output_timestamp_freq_set>:

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
 8003290:	4b07      	ldr	r3, [pc, #28]	; (80032b0 <log_output_timestamp_freq_set+0x20>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
 8003296:	e004      	b.n	80032a2 <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
 8003298:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
 800329a:	4a05      	ldr	r2, [pc, #20]	; (80032b0 <log_output_timestamp_freq_set+0x20>)
 800329c:	6813      	ldr	r3, [r2, #0]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
 80032a2:	4b04      	ldr	r3, [pc, #16]	; (80032b4 <log_output_timestamp_freq_set+0x24>)
 80032a4:	4298      	cmp	r0, r3
 80032a6:	d8f7      	bhi.n	8003298 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <log_output_timestamp_freq_set+0x28>)
 80032aa:	6018      	str	r0, [r3, #0]
}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000dc0 	.word	0x20000dc0
 80032b4:	000f4240 	.word	0x000f4240
 80032b8:	20000dbc 	.word	0x20000dbc

080032bc <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	4606      	mov	r6, r0
 80032c0:	460d      	mov	r5, r1
		dict_char_out_hex(data, length);
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
 80032c2:	2400      	movs	r4, #0
 80032c4:	e006      	b.n	80032d4 <char_out+0x18>
			uart_poll_out(uart_dev, data[i]);
 80032c6:	4b05      	ldr	r3, [pc, #20]	; (80032dc <char_out+0x20>)
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	5d31      	ldrb	r1, [r6, r4]
	const struct uart_driver_api *api =
 80032cc:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
 80032d2:	3401      	adds	r4, #1
 80032d4:	42ac      	cmp	r4, r5
 80032d6:	d3f6      	bcc.n	80032c6 <char_out+0xa>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
 80032d8:	4628      	mov	r0, r5
 80032da:	bd70      	pop	{r4, r5, r6, pc}
 80032dc:	20000dd8 	.word	0x20000dd8

080032e0 <log_backend_uart_init>:
	}
}

static void log_backend_uart_init(struct log_backend const *const backend)
{
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 80032e0:	4b01      	ldr	r3, [pc, #4]	; (80032e8 <log_backend_uart_init+0x8>)
 80032e2:	4a02      	ldr	r2, [pc, #8]	; (80032ec <log_backend_uart_init+0xc>)
 80032e4:	601a      	str	r2, [r3, #0]
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
 80032e6:	4770      	bx	lr
 80032e8:	20000dd8 	.word	0x20000dd8
 80032ec:	0800fe90 	.word	0x0800fe90

080032f0 <panic>:

static void panic(struct log_backend const *const backend)
{
 80032f0:	b508      	push	{r3, lr}
	in_panic = true;
 80032f2:	4b03      	ldr	r3, [pc, #12]	; (8003300 <panic+0x10>)
 80032f4:	2201      	movs	r2, #1
 80032f6:	701a      	strb	r2, [r3, #0]
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
 80032f8:	4802      	ldr	r0, [pc, #8]	; (8003304 <panic+0x14>)
 80032fa:	f00a fa21 	bl	800d740 <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
 80032fe:	bd08      	pop	{r3, pc}
 8003300:	2000137e 	.word	0x2000137e
 8003304:	08010548 	.word	0x08010548

08003308 <dropped>:

static void dropped(const struct log_backend *const backend, uint32_t cnt)
{
 8003308:	b508      	push	{r3, lr}
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
 800330a:	4802      	ldr	r0, [pc, #8]	; (8003314 <dropped+0xc>)
 800330c:	f7ff ff94 	bl	8003238 <log_output_dropped_process>
	if (IS_ENABLED(CONFIG_LOG_BACKEND_UART_OUTPUT_DICTIONARY)) {
		log_dict_output_dropped_process(&log_output_uart, cnt);
	} else {
		log_backend_std_dropped(&log_output_uart, cnt);
	}
}
 8003310:	bd08      	pop	{r3, pc}
 8003312:	bf00      	nop
 8003314:	08010548 	.word	0x08010548

08003318 <process>:
{
 8003318:	b508      	push	{r3, lr}
		log_output_msg2_process(&log_output_uart, &msg->log, flags);
 800331a:	220f      	movs	r2, #15
 800331c:	4801      	ldr	r0, [pc, #4]	; (8003324 <process+0xc>)
 800331e:	f7ff ff2f 	bl	8003180 <log_output_msg2_process>
}
 8003322:	bd08      	pop	{r3, pc}
 8003324:	08010548 	.word	0x08010548

08003328 <__do_init_array_aux>:

/**
 * @brief Execute initialization routines referenced in .init_array section
 */
void __do_init_array_aux(void)
{
 8003328:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
 800332a:	4c04      	ldr	r4, [pc, #16]	; (800333c <__do_init_array_aux+0x14>)
 800332c:	e002      	b.n	8003334 <__do_init_array_aux+0xc>
		func < __init_array_end;
		func++) {
		(*func)();
 800332e:	f854 3b04 	ldr.w	r3, [r4], #4
 8003332:	4798      	blx	r3
	for (func_ptr *func = __init_array_start;
 8003334:	4b02      	ldr	r3, [pc, #8]	; (8003340 <__do_init_array_aux+0x18>)
 8003336:	429c      	cmp	r4, r3
 8003338:	d3f9      	bcc.n	800332e <__do_init_array_aux+0x6>
	}
}
 800333a:	bd10      	pop	{r4, pc}
 800333c:	080101a0 	.word	0x080101a0
 8003340:	080101a0 	.word	0x080101a0

08003344 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
 8003344:	4b06      	ldr	r3, [pc, #24]	; (8003360 <__do_global_ctors_aux+0x1c>)
 8003346:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
 8003348:	b14b      	cbz	r3, 800335e <__do_global_ctors_aux+0x1a>
{
 800334a:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
 800334c:	1e5c      	subs	r4, r3, #1
 800334e:	4a04      	ldr	r2, [pc, #16]	; (8003360 <__do_global_ctors_aux+0x1c>)
 8003350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003354:	4798      	blx	r3
 8003356:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
 8003358:	2c00      	cmp	r4, #0
 800335a:	d1f7      	bne.n	800334c <__do_global_ctors_aux+0x8>
	}
}
 800335c:	bd10      	pop	{r4, pc}
 800335e:	4770      	bx	lr
 8003360:	08010198 	.word	0x08010198

08003364 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8003364:	4901      	ldr	r1, [pc, #4]	; (800336c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8003366:	2210      	movs	r2, #16
	str	r2, [r1]
 8003368:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 800336a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 800336c:	e000ed10 	.word	0xe000ed10

08003370 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8003370:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8003372:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8003374:	f380 8811 	msr	BASEPRI, r0
	isb
 8003378:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 800337c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8003380:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8003382:	b662      	cpsie	i
	isb
 8003384:	f3bf 8f6f 	isb	sy

	bx	lr
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop

0800338c <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
 800338c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003390:	b096      	sub	sp, #88	; 0x58
 8003392:	af00      	add	r7, sp, #0
 8003394:	4605      	mov	r5, r0
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 8003396:	2301      	movs	r3, #1
 8003398:	813b      	strh	r3, [r7, #8]
 800339a:	466c      	mov	r4, sp
 800339c:	b088      	sub	sp, #32
 800339e:	466b      	mov	r3, sp
 80033a0:	f113 020c 	adds.w	r2, r3, #12
 80033a4:	f000 80ca 	beq.w	800353c <esf_dump+0x1b0>
 80033a8:	2114      	movs	r1, #20
 80033aa:	2001      	movs	r0, #1
 80033ac:	8138      	strh	r0, [r7, #8]
 80033ae:	b11a      	cbz	r2, 80033b8 <esf_dump+0x2c>
 80033b0:	2904      	cmp	r1, #4
 80033b2:	dd01      	ble.n	80033b8 <esf_dump+0x2c>
 80033b4:	4867      	ldr	r0, [pc, #412]	; (8003554 <esf_dump+0x1c8>)
 80033b6:	6118      	str	r0, [r3, #16]
 80033b8:	6828      	ldr	r0, [r5, #0]
 80033ba:	b112      	cbz	r2, 80033c2 <esf_dump+0x36>
 80033bc:	2908      	cmp	r1, #8
 80033be:	dd00      	ble.n	80033c2 <esf_dump+0x36>
 80033c0:	6158      	str	r0, [r3, #20]
 80033c2:	6868      	ldr	r0, [r5, #4]
 80033c4:	b112      	cbz	r2, 80033cc <esf_dump+0x40>
 80033c6:	290c      	cmp	r1, #12
 80033c8:	dd00      	ble.n	80033cc <esf_dump+0x40>
 80033ca:	6198      	str	r0, [r3, #24]
 80033cc:	68a8      	ldr	r0, [r5, #8]
 80033ce:	b112      	cbz	r2, 80033d6 <esf_dump+0x4a>
 80033d0:	2910      	cmp	r1, #16
 80033d2:	dd00      	ble.n	80033d6 <esf_dump+0x4a>
 80033d4:	61d8      	str	r0, [r3, #28]
 80033d6:	2913      	cmp	r1, #19
 80033d8:	f340 80b3 	ble.w	8003542 <esf_dump+0x1b6>
 80033dc:	2014      	movs	r0, #20
 80033de:	b12a      	cbz	r2, 80033ec <esf_dump+0x60>
 80033e0:	2100      	movs	r1, #0
 80033e2:	6079      	str	r1, [r7, #4]
 80033e4:	2105      	movs	r1, #5
 80033e6:	7139      	strb	r1, [r7, #4]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	60d9      	str	r1, [r3, #12]
 80033ec:	2100      	movs	r1, #0
 80033ee:	f36f 0100 	bfc	r1, #0, #1
 80033f2:	f36f 0141 	bfc	r1, #1, #1
 80033f6:	f36f 0182 	bfc	r1, #2, #1
 80033fa:	f36f 01c5 	bfc	r1, #3, #3
 80033fe:	2601      	movs	r6, #1
 8003400:	f366 1188 	bfi	r1, r6, #6, #3
 8003404:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8003408:	f363 2152 	bfi	r1, r3, #9, #10
 800340c:	f36f 41de 	bfc	r1, #19, #12
 8003410:	f36f 71df 	bfc	r1, #31, #1
 8003414:	2300      	movs	r3, #0
 8003416:	4850      	ldr	r0, [pc, #320]	; (8003558 <esf_dump+0x1cc>)
 8003418:	f00a f9e2 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 800341c:	46a5      	mov	sp, r4
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 800341e:	813e      	strh	r6, [r7, #8]
 8003420:	466c      	mov	r4, sp
 8003422:	b088      	sub	sp, #32
 8003424:	466b      	mov	r3, sp
 8003426:	f113 020c 	adds.w	r2, r3, #12
 800342a:	f000 808d 	beq.w	8003548 <esf_dump+0x1bc>
 800342e:	2114      	movs	r1, #20
 8003430:	2001      	movs	r0, #1
 8003432:	8138      	strh	r0, [r7, #8]
 8003434:	b11a      	cbz	r2, 800343e <esf_dump+0xb2>
 8003436:	2904      	cmp	r1, #4
 8003438:	dd01      	ble.n	800343e <esf_dump+0xb2>
 800343a:	4848      	ldr	r0, [pc, #288]	; (800355c <esf_dump+0x1d0>)
 800343c:	6118      	str	r0, [r3, #16]
 800343e:	68e8      	ldr	r0, [r5, #12]
 8003440:	b112      	cbz	r2, 8003448 <esf_dump+0xbc>
 8003442:	2908      	cmp	r1, #8
 8003444:	dd00      	ble.n	8003448 <esf_dump+0xbc>
 8003446:	6158      	str	r0, [r3, #20]
 8003448:	6928      	ldr	r0, [r5, #16]
 800344a:	b112      	cbz	r2, 8003452 <esf_dump+0xc6>
 800344c:	290c      	cmp	r1, #12
 800344e:	dd00      	ble.n	8003452 <esf_dump+0xc6>
 8003450:	6198      	str	r0, [r3, #24]
 8003452:	6968      	ldr	r0, [r5, #20]
 8003454:	b112      	cbz	r2, 800345c <esf_dump+0xd0>
 8003456:	2910      	cmp	r1, #16
 8003458:	dd00      	ble.n	800345c <esf_dump+0xd0>
 800345a:	61d8      	str	r0, [r3, #28]
 800345c:	2913      	cmp	r1, #19
 800345e:	dd76      	ble.n	800354e <esf_dump+0x1c2>
 8003460:	2014      	movs	r0, #20
 8003462:	b12a      	cbz	r2, 8003470 <esf_dump+0xe4>
 8003464:	2100      	movs	r1, #0
 8003466:	6079      	str	r1, [r7, #4]
 8003468:	2105      	movs	r1, #5
 800346a:	7139      	strb	r1, [r7, #4]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	60d9      	str	r1, [r3, #12]
 8003470:	2100      	movs	r1, #0
 8003472:	f36f 0100 	bfc	r1, #0, #1
 8003476:	f36f 0141 	bfc	r1, #1, #1
 800347a:	f36f 0182 	bfc	r1, #2, #1
 800347e:	f36f 01c5 	bfc	r1, #3, #3
 8003482:	2601      	movs	r6, #1
 8003484:	f366 1188 	bfi	r1, r6, #6, #3
 8003488:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 800348c:	f363 2152 	bfi	r1, r3, #9, #10
 8003490:	f36f 41de 	bfc	r1, #19, #12
 8003494:	f36f 71df 	bfc	r1, #31, #1
 8003498:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8003558 <esf_dump+0x1cc>
 800349c:	2300      	movs	r3, #0
 800349e:	4640      	mov	r0, r8
 80034a0:	f00a f99e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80034a4:	46a5      	mov	sp, r4
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
 80034a6:	813e      	strh	r6, [r7, #8]
 80034a8:	69eb      	ldr	r3, [r5, #28]
 80034aa:	4a2d      	ldr	r2, [pc, #180]	; (8003560 <esf_dump+0x1d4>)
 80034ac:	63ba      	str	r2, [r7, #56]	; 0x38
 80034ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034b0:	2400      	movs	r4, #0
 80034b2:	607c      	str	r4, [r7, #4]
 80034b4:	f04f 0a03 	mov.w	sl, #3
 80034b8:	f887 a004 	strb.w	sl, [r7, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	637b      	str	r3, [r7, #52]	; 0x34
 80034c0:	4621      	mov	r1, r4
 80034c2:	f364 0100 	bfi	r1, r4, #0, #1
 80034c6:	f364 0141 	bfi	r1, r4, #1, #1
 80034ca:	f364 0182 	bfi	r1, r4, #2, #1
 80034ce:	f364 01c5 	bfi	r1, r4, #3, #3
 80034d2:	f366 1188 	bfi	r1, r6, #6, #3
 80034d6:	f04f 090c 	mov.w	r9, #12
 80034da:	f369 2152 	bfi	r1, r9, #9, #10
 80034de:	f364 41de 	bfi	r1, r4, #19, #12
 80034e2:	f364 71df 	bfi	r1, r4, #31, #1
 80034e6:	4623      	mov	r3, r4
 80034e8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80034ec:	4640      	mov	r0, r8
 80034ee:	f00a f977 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
 80034f2:	813e      	strh	r6, [r7, #8]
 80034f4:	69ab      	ldr	r3, [r5, #24]
 80034f6:	4a1b      	ldr	r2, [pc, #108]	; (8003564 <esf_dump+0x1d8>)
 80034f8:	653a      	str	r2, [r7, #80]	; 0x50
 80034fa:	657b      	str	r3, [r7, #84]	; 0x54
 80034fc:	607c      	str	r4, [r7, #4]
 80034fe:	f887 a004 	strb.w	sl, [r7, #4]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003506:	4621      	mov	r1, r4
 8003508:	f364 0100 	bfi	r1, r4, #0, #1
 800350c:	f364 0141 	bfi	r1, r4, #1, #1
 8003510:	f364 0182 	bfi	r1, r4, #2, #1
 8003514:	f364 01c5 	bfi	r1, r4, #3, #3
 8003518:	f366 1188 	bfi	r1, r6, #6, #3
 800351c:	f369 2152 	bfi	r1, r9, #9, #10
 8003520:	f364 41de 	bfi	r1, r4, #19, #12
 8003524:	f364 71df 	bfi	r1, r4, #31, #1
 8003528:	4623      	mov	r3, r4
 800352a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800352e:	4640      	mov	r0, r8
 8003530:	f00a f956 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		esf->basic.pc);
}
 8003534:	3758      	adds	r7, #88	; 0x58
 8003536:	46bd      	mov	sp, r7
 8003538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 800353c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003540:	e733      	b.n	80033aa <esf_dump+0x1e>
 8003542:	f06f 001b 	mvn.w	r0, #27
 8003546:	e74a      	b.n	80033de <esf_dump+0x52>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8003548:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800354c:	e770      	b.n	8003430 <esf_dump+0xa4>
 800354e:	f06f 001b 	mvn.w	r0, #27
 8003552:	e786      	b.n	8003462 <esf_dump+0xd6>
 8003554:	08010558 	.word	0x08010558
 8003558:	080101c8 	.word	0x080101c8
 800355c:	08010588 	.word	0x08010588
 8003560:	080105b8 	.word	0x080105b8
 8003564:	080105c8 	.word	0x080105c8

08003568 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8003568:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 800356a:	2800      	cmp	r0, #0
 800356c:	db07      	blt.n	800357e <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800356e:	f000 021f 	and.w	r2, r0, #31
 8003572:	0940      	lsrs	r0, r0, #5
 8003574:	2301      	movs	r3, #1
 8003576:	4093      	lsls	r3, r2
 8003578:	4a01      	ldr	r2, [pc, #4]	; (8003580 <arch_irq_enable+0x18>)
 800357a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800357e:	4770      	bx	lr
 8003580:	e000e100 	.word	0xe000e100

08003584 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
 8003584:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8003586:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003588:	2800      	cmp	r0, #0
 800358a:	db08      	blt.n	800359e <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358c:	0109      	lsls	r1, r1, #4
 800358e:	b2c9      	uxtb	r1, r1
 8003590:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003594:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003598:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
 800359c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359e:	f000 000f 	and.w	r0, r0, #15
 80035a2:	0109      	lsls	r1, r1, #4
 80035a4:	b2c9      	uxtb	r1, r1
 80035a6:	4b01      	ldr	r3, [pc, #4]	; (80035ac <z_arm_irq_priority_set+0x28>)
 80035a8:	5419      	strb	r1, [r3, r0]
}
 80035aa:	4770      	bx	lr
 80035ac:	e000ed14 	.word	0xe000ed14

080035b0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 80035b0:	bf30      	wfi
    b z_SysNmiOnReset
 80035b2:	f7ff bffd 	b.w	80035b0 <z_SysNmiOnReset>
 80035b6:	bf00      	nop

080035b8 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 80035b8:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 80035ba:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <z_arm_prep_c+0x40>)
 80035bc:	4a0f      	ldr	r2, [pc, #60]	; (80035fc <z_arm_prep_c+0x44>)
 80035be:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80035c2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80035c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035c8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 80035cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80035d0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80035d8:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 80035dc:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80035e0:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80035e4:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 80035e8:	f006 fd32 	bl	800a050 <z_bss_zero>
	z_data_copy();
 80035ec:	f007 fcaa 	bl	800af44 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 80035f0:	f000 feae 	bl	8004350 <z_arm_interrupt_init>
	z_cstart();
 80035f4:	f006 fd38 	bl	800a068 <z_cstart>
 80035f8:	e000ed00 	.word	0xe000ed00
 80035fc:	08000000 	.word	0x08000000

08003600 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8003600:	4a09      	ldr	r2, [pc, #36]	; (8003628 <arch_swap+0x28>)
 8003602:	6893      	ldr	r3, [r2, #8]
 8003604:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
 8003606:	4909      	ldr	r1, [pc, #36]	; (800362c <arch_swap+0x2c>)
 8003608:	6809      	ldr	r1, [r1, #0]
 800360a:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800360c:	4908      	ldr	r1, [pc, #32]	; (8003630 <arch_swap+0x30>)
 800360e:	684b      	ldr	r3, [r1, #4]
 8003610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003614:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
 8003616:	2300      	movs	r3, #0
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8003620:	6893      	ldr	r3, [r2, #8]
}
 8003622:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	20001320 	.word	0x20001320
 800362c:	08011754 	.word	0x08011754
 8003630:	e000ed00 	.word	0xe000ed00

08003634 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8003634:	4912      	ldr	r1, [pc, #72]	; (8003680 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8003636:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8003638:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 800363c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 800363e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8003642:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8003646:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8003648:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 800364c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8003650:	4f0c      	ldr	r7, [pc, #48]	; (8003684 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8003652:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8003656:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8003658:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 800365a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 800365c:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
 800365e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8003660:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8003662:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8003666:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8003668:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 800366a:	f000 fec5 	bl	80043f8 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 800366e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8003672:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8003676:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 800367a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 800367e:	4770      	bx	lr
    ldr r1, =_kernel
 8003680:	20001320 	.word	0x20001320
    ldr v4, =_SCS_ICSR
 8003684:	e000ed04 	.word	0xe000ed04

08003688 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8003688:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 800368c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 800368e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8003692:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8003696:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8003698:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 800369c:	2902      	cmp	r1, #2
    beq _oops
 800369e:	d0ff      	beq.n	80036a0 <_oops>

080036a0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 80036a0:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 80036a2:	f00a f916 	bl	800d8d2 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 80036a6:	bd01      	pop	{r0, pc}

080036a8 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
 80036a8:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 80036aa:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
 80036ae:	490d      	ldr	r1, [pc, #52]	; (80036e4 <arch_new_thread+0x3c>)
 80036b0:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
 80036b4:	f021 0101 	bic.w	r1, r1, #1
 80036b8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
 80036bc:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 80036c0:	9b01      	ldr	r3, [sp, #4]
 80036c2:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
 80036c6:	9b02      	ldr	r3, [sp, #8]
 80036c8:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 80036cc:	9b03      	ldr	r3, [sp, #12]
 80036ce:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 80036d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036d6:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
 80036da:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 80036dc:	2300      	movs	r3, #0
 80036de:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 80036e0:	bc10      	pop	{r4}
 80036e2:	4770      	bx	lr
 80036e4:	0800d17f 	.word	0x0800d17f

080036e8 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 80036e8:	4b11      	ldr	r3, [pc, #68]	; (8003730 <z_check_thread_stack_fail+0x48>)
 80036ea:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
 80036ec:	b1ea      	cbz	r2, 800372a <z_check_thread_stack_fail+0x42>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 80036ee:	f110 0f16 	cmn.w	r0, #22
 80036f2:	d010      	beq.n	8003716 <z_check_thread_stack_fail+0x2e>
 80036f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
 80036f6:	f1a3 0c20 	sub.w	ip, r3, #32
 80036fa:	4584      	cmp	ip, r0
 80036fc:	d805      	bhi.n	800370a <z_check_thread_stack_fail+0x22>
 80036fe:	4283      	cmp	r3, r0
 8003700:	d905      	bls.n	800370e <z_check_thread_stack_fail+0x26>
 8003702:	428b      	cmp	r3, r1
 8003704:	d805      	bhi.n	8003712 <z_check_thread_stack_fail+0x2a>
 8003706:	2100      	movs	r1, #0
 8003708:	e00a      	b.n	8003720 <z_check_thread_stack_fail+0x38>
 800370a:	2100      	movs	r1, #0
 800370c:	e008      	b.n	8003720 <z_check_thread_stack_fail+0x38>
 800370e:	2100      	movs	r1, #0
 8003710:	e006      	b.n	8003720 <z_check_thread_stack_fail+0x38>
 8003712:	2101      	movs	r1, #1
 8003714:	e004      	b.n	8003720 <z_check_thread_stack_fail+0x38>
 8003716:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8003718:	428b      	cmp	r3, r1
 800371a:	bf94      	ite	ls
 800371c:	2100      	movls	r1, #0
 800371e:	2101      	movhi	r1, #1
 8003720:	b909      	cbnz	r1, 8003726 <z_check_thread_stack_fail+0x3e>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8003722:	2000      	movs	r0, #0
}
 8003724:	4770      	bx	lr
		return thread->stack_info.start;
 8003726:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003728:	4770      	bx	lr
		return 0;
 800372a:	2000      	movs	r0, #0
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20001320 	.word	0x20001320

08003734 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8003734:	b508      	push	{r3, lr}
 8003736:	460d      	mov	r5, r1
 8003738:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 800373a:	4b08      	ldr	r3, [pc, #32]	; (800375c <arch_switch_to_main_thread+0x28>)
 800373c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 800373e:	f000 fe5b 	bl	80043f8 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8003742:	4620      	mov	r0, r4
 8003744:	f385 8809 	msr	PSP, r5
 8003748:	2100      	movs	r1, #0
 800374a:	b663      	cpsie	if
 800374c:	f381 8811 	msr	BASEPRI, r1
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	2200      	movs	r2, #0
 8003756:	2300      	movs	r3, #0
 8003758:	f009 fd11 	bl	800d17e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 800375c:	20001320 	.word	0x20001320

08003760 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8003760:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8003762:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8003766:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 800376a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 800376e:	4904      	ldr	r1, [pc, #16]	; (8003780 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8003770:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8003772:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8003774:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8003776:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 800377a:	4902      	ldr	r1, [pc, #8]	; (8003784 <_isr_wrapper+0x24>)
	bx r1
 800377c:	4708      	bx	r1
 800377e:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8003780:	0800fef0 	.word	0x0800fef0
	ldr r1, =z_arm_int_exit
 8003784:	08003789 	.word	0x08003789

08003788 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 8003788:	4b04      	ldr	r3, [pc, #16]	; (800379c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 800378a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 800378c:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 800378e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8003790:	d003      	beq.n	800379a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8003792:	4903      	ldr	r1, [pc, #12]	; (80037a0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8003794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 8003798:	600a      	str	r2, [r1, #0]

0800379a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 800379a:	4770      	bx	lr
	ldr r3, =_kernel
 800379c:	20001320 	.word	0x20001320
	ldr r1, =_SCS_ICSR
 80037a0:	e000ed04 	.word	0xe000ed04

080037a4 <reserved_exception>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
 80037a4:	b500      	push	{lr}
 80037a6:	b085      	sub	sp, #20
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
 80037a8:	290f      	cmp	r1, #15
 80037aa:	dc0f      	bgt.n	80037cc <reserved_exception+0x28>
 80037ac:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <reserved_exception+0x2c>)
 80037ae:	3910      	subs	r1, #16
 80037b0:	9103      	str	r1, [sp, #12]
 80037b2:	9302      	str	r3, [sp, #8]
 80037b4:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <reserved_exception+0x30>)
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	2000      	movs	r0, #0
 80037ba:	9000      	str	r0, [sp, #0]
 80037bc:	4603      	mov	r3, r0
 80037be:	2201      	movs	r2, #1
 80037c0:	4905      	ldr	r1, [pc, #20]	; (80037d8 <reserved_exception+0x34>)
 80037c2:	f00a f89a 	bl	800d8fa <z_log_msg2_runtime_create>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
 80037c6:	b005      	add	sp, #20
 80037c8:	f85d fb04 	ldr.w	pc, [sp], #4
	PR_FAULT_INFO("***** %s %d) *****",
 80037cc:	4b03      	ldr	r3, [pc, #12]	; (80037dc <reserved_exception+0x38>)
 80037ce:	e7ee      	b.n	80037ae <reserved_exception+0xa>
 80037d0:	08010614 	.word	0x08010614
 80037d4:	0801062c 	.word	0x0801062c
 80037d8:	080101c8 	.word	0x080101c8
 80037dc:	080105f8 	.word	0x080105f8

080037e0 <bus_fault>:
{
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	b0ba      	sub	sp, #232	; 0xe8
 80037e4:	4605      	mov	r5, r0
 80037e6:	460e      	mov	r6, r1
 80037e8:	4614      	mov	r4, r2
	PR_FAULT_INFO("***** BUS FAULT *****");
 80037ea:	2201      	movs	r2, #1
 80037ec:	f8ad 2008 	strh.w	r2, [sp, #8]
 80037f0:	4ba8      	ldr	r3, [pc, #672]	; (8003a94 <bus_fault+0x2b4>)
 80037f2:	930e      	str	r3, [sp, #56]	; 0x38
 80037f4:	2300      	movs	r3, #0
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	2102      	movs	r1, #2
 80037fa:	f88d 1004 	strb.w	r1, [sp, #4]
 80037fe:	9901      	ldr	r1, [sp, #4]
 8003800:	910d      	str	r1, [sp, #52]	; 0x34
 8003802:	4619      	mov	r1, r3
 8003804:	f363 0100 	bfi	r1, r3, #0, #1
 8003808:	f363 0141 	bfi	r1, r3, #1, #1
 800380c:	f363 0182 	bfi	r1, r3, #2, #1
 8003810:	f363 01c5 	bfi	r1, r3, #3, #3
 8003814:	f362 1188 	bfi	r1, r2, #6, #3
 8003818:	2208      	movs	r2, #8
 800381a:	f362 2152 	bfi	r1, r2, #9, #10
 800381e:	f363 41de 	bfi	r1, r3, #19, #12
 8003822:	f363 71df 	bfi	r1, r3, #31, #1
 8003826:	aa0d      	add	r2, sp, #52	; 0x34
 8003828:	489b      	ldr	r0, [pc, #620]	; (8003a98 <bus_fault+0x2b8>)
 800382a:	f009 ffd9 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 800382e:	4b9b      	ldr	r3, [pc, #620]	; (8003a9c <bus_fault+0x2bc>)
 8003830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003832:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003836:	d128      	bne.n	800388a <bus_fault+0xaa>
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8003838:	4b98      	ldr	r3, [pc, #608]	; (8003a9c <bus_fault+0x2bc>)
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003840:	d146      	bne.n	80038d0 <bus_fault+0xf0>
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8003842:	4b96      	ldr	r3, [pc, #600]	; (8003a9c <bus_fault+0x2bc>)
 8003844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003846:	f413 7f00 	tst.w	r3, #512	; 0x200
 800384a:	d164      	bne.n	8003916 <bus_fault+0x136>
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 800384c:	4b93      	ldr	r3, [pc, #588]	; (8003a9c <bus_fault+0x2bc>)
 800384e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003850:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003854:	f040 80b4 	bne.w	80039c0 <bus_fault+0x1e0>
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 8003858:	4b90      	ldr	r3, [pc, #576]	; (8003a9c <bus_fault+0x2bc>)
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003860:	f040 80d1 	bne.w	8003a06 <bus_fault+0x226>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 8003864:	4b8d      	ldr	r3, [pc, #564]	; (8003a9c <bus_fault+0x2bc>)
 8003866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003868:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800386c:	f040 80ee 	bne.w	8003a4c <bus_fault+0x26c>
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8003870:	4a8a      	ldr	r2, [pc, #552]	; (8003a9c <bus_fault+0x2bc>)
 8003872:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003874:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8003878:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 800387a:	2101      	movs	r1, #1
 800387c:	4628      	mov	r0, r5
 800387e:	f00a f83a 	bl	800d8f6 <memory_fault_recoverable>
 8003882:	7020      	strb	r0, [r4, #0]
}
 8003884:	2000      	movs	r0, #0
 8003886:	b03a      	add	sp, #232	; 0xe8
 8003888:	bd70      	pop	{r4, r5, r6, pc}
		PR_FAULT_INFO("  Stacking error");
 800388a:	2201      	movs	r2, #1
 800388c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003890:	4b83      	ldr	r3, [pc, #524]	; (8003aa0 <bus_fault+0x2c0>)
 8003892:	9314      	str	r3, [sp, #80]	; 0x50
 8003894:	2300      	movs	r3, #0
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	2102      	movs	r1, #2
 800389a:	f88d 1004 	strb.w	r1, [sp, #4]
 800389e:	9901      	ldr	r1, [sp, #4]
 80038a0:	9113      	str	r1, [sp, #76]	; 0x4c
 80038a2:	4619      	mov	r1, r3
 80038a4:	f363 0100 	bfi	r1, r3, #0, #1
 80038a8:	f363 0141 	bfi	r1, r3, #1, #1
 80038ac:	f363 0182 	bfi	r1, r3, #2, #1
 80038b0:	f363 01c5 	bfi	r1, r3, #3, #3
 80038b4:	f362 1188 	bfi	r1, r2, #6, #3
 80038b8:	2208      	movs	r2, #8
 80038ba:	f362 2152 	bfi	r1, r2, #9, #10
 80038be:	f363 41de 	bfi	r1, r3, #19, #12
 80038c2:	f363 71df 	bfi	r1, r3, #31, #1
 80038c6:	aa13      	add	r2, sp, #76	; 0x4c
 80038c8:	4873      	ldr	r0, [pc, #460]	; (8003a98 <bus_fault+0x2b8>)
 80038ca:	f009 ff89 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80038ce:	e7b3      	b.n	8003838 <bus_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 80038d0:	2201      	movs	r2, #1
 80038d2:	f8ad 2008 	strh.w	r2, [sp, #8]
 80038d6:	4b73      	ldr	r3, [pc, #460]	; (8003aa4 <bus_fault+0x2c4>)
 80038d8:	931a      	str	r3, [sp, #104]	; 0x68
 80038da:	2300      	movs	r3, #0
 80038dc:	9301      	str	r3, [sp, #4]
 80038de:	2102      	movs	r1, #2
 80038e0:	f88d 1004 	strb.w	r1, [sp, #4]
 80038e4:	9901      	ldr	r1, [sp, #4]
 80038e6:	9119      	str	r1, [sp, #100]	; 0x64
 80038e8:	4619      	mov	r1, r3
 80038ea:	f363 0100 	bfi	r1, r3, #0, #1
 80038ee:	f363 0141 	bfi	r1, r3, #1, #1
 80038f2:	f363 0182 	bfi	r1, r3, #2, #1
 80038f6:	f363 01c5 	bfi	r1, r3, #3, #3
 80038fa:	f362 1188 	bfi	r1, r2, #6, #3
 80038fe:	2208      	movs	r2, #8
 8003900:	f362 2152 	bfi	r1, r2, #9, #10
 8003904:	f363 41de 	bfi	r1, r3, #19, #12
 8003908:	f363 71df 	bfi	r1, r3, #31, #1
 800390c:	aa19      	add	r2, sp, #100	; 0x64
 800390e:	4862      	ldr	r0, [pc, #392]	; (8003a98 <bus_fault+0x2b8>)
 8003910:	f009 ff66 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003914:	e795      	b.n	8003842 <bus_fault+0x62>
		PR_FAULT_INFO("  Precise data bus error");
 8003916:	2201      	movs	r2, #1
 8003918:	f8ad 2008 	strh.w	r2, [sp, #8]
 800391c:	4b62      	ldr	r3, [pc, #392]	; (8003aa8 <bus_fault+0x2c8>)
 800391e:	9320      	str	r3, [sp, #128]	; 0x80
 8003920:	2300      	movs	r3, #0
 8003922:	9301      	str	r3, [sp, #4]
 8003924:	2102      	movs	r1, #2
 8003926:	f88d 1004 	strb.w	r1, [sp, #4]
 800392a:	9901      	ldr	r1, [sp, #4]
 800392c:	911f      	str	r1, [sp, #124]	; 0x7c
 800392e:	4619      	mov	r1, r3
 8003930:	f363 0100 	bfi	r1, r3, #0, #1
 8003934:	f363 0141 	bfi	r1, r3, #1, #1
 8003938:	f363 0182 	bfi	r1, r3, #2, #1
 800393c:	f363 01c5 	bfi	r1, r3, #3, #3
 8003940:	f362 1188 	bfi	r1, r2, #6, #3
 8003944:	2208      	movs	r2, #8
 8003946:	f362 2152 	bfi	r1, r2, #9, #10
 800394a:	f363 41de 	bfi	r1, r3, #19, #12
 800394e:	f363 71df 	bfi	r1, r3, #31, #1
 8003952:	aa1f      	add	r2, sp, #124	; 0x7c
 8003954:	4850      	ldr	r0, [pc, #320]	; (8003a98 <bus_fault+0x2b8>)
 8003956:	f009 ff43 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		STORE_xFAR(bfar, SCB->BFAR);
 800395a:	4b50      	ldr	r3, [pc, #320]	; (8003a9c <bus_fault+0x2bc>)
 800395c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 800395e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003960:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003964:	f43f af72 	beq.w	800384c <bus_fault+0x6c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
 8003968:	2001      	movs	r0, #1
 800396a:	f8ad 0008 	strh.w	r0, [sp, #8]
 800396e:	4b4f      	ldr	r3, [pc, #316]	; (8003aac <bus_fault+0x2cc>)
 8003970:	9326      	str	r3, [sp, #152]	; 0x98
 8003972:	9227      	str	r2, [sp, #156]	; 0x9c
 8003974:	2300      	movs	r3, #0
 8003976:	9301      	str	r3, [sp, #4]
 8003978:	2203      	movs	r2, #3
 800397a:	f88d 2004 	strb.w	r2, [sp, #4]
 800397e:	9a01      	ldr	r2, [sp, #4]
 8003980:	9225      	str	r2, [sp, #148]	; 0x94
 8003982:	4619      	mov	r1, r3
 8003984:	f363 0100 	bfi	r1, r3, #0, #1
 8003988:	f363 0141 	bfi	r1, r3, #1, #1
 800398c:	f363 0182 	bfi	r1, r3, #2, #1
 8003990:	f363 01c5 	bfi	r1, r3, #3, #3
 8003994:	f360 1188 	bfi	r1, r0, #6, #3
 8003998:	220c      	movs	r2, #12
 800399a:	f362 2152 	bfi	r1, r2, #9, #10
 800399e:	f363 41de 	bfi	r1, r3, #19, #12
 80039a2:	f363 71df 	bfi	r1, r3, #31, #1
 80039a6:	aa25      	add	r2, sp, #148	; 0x94
 80039a8:	483b      	ldr	r0, [pc, #236]	; (8003a98 <bus_fault+0x2b8>)
 80039aa:	f009 ff19 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 80039ae:	2e00      	cmp	r6, #0
 80039b0:	f43f af4c 	beq.w	800384c <bus_fault+0x6c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 80039b4:	4a39      	ldr	r2, [pc, #228]	; (8003a9c <bus_fault+0x2bc>)
 80039b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80039b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80039bc:	6293      	str	r3, [r2, #40]	; 0x28
 80039be:	e745      	b.n	800384c <bus_fault+0x6c>
		PR_FAULT_INFO("  Imprecise data bus error");
 80039c0:	2201      	movs	r2, #1
 80039c2:	f8ad 2008 	strh.w	r2, [sp, #8]
 80039c6:	4b3a      	ldr	r3, [pc, #232]	; (8003ab0 <bus_fault+0x2d0>)
 80039c8:	932c      	str	r3, [sp, #176]	; 0xb0
 80039ca:	2300      	movs	r3, #0
 80039cc:	9301      	str	r3, [sp, #4]
 80039ce:	2102      	movs	r1, #2
 80039d0:	f88d 1004 	strb.w	r1, [sp, #4]
 80039d4:	9901      	ldr	r1, [sp, #4]
 80039d6:	912b      	str	r1, [sp, #172]	; 0xac
 80039d8:	4619      	mov	r1, r3
 80039da:	f363 0100 	bfi	r1, r3, #0, #1
 80039de:	f363 0141 	bfi	r1, r3, #1, #1
 80039e2:	f363 0182 	bfi	r1, r3, #2, #1
 80039e6:	f363 01c5 	bfi	r1, r3, #3, #3
 80039ea:	f362 1188 	bfi	r1, r2, #6, #3
 80039ee:	2208      	movs	r2, #8
 80039f0:	f362 2152 	bfi	r1, r2, #9, #10
 80039f4:	f363 41de 	bfi	r1, r3, #19, #12
 80039f8:	f363 71df 	bfi	r1, r3, #31, #1
 80039fc:	aa2b      	add	r2, sp, #172	; 0xac
 80039fe:	4826      	ldr	r0, [pc, #152]	; (8003a98 <bus_fault+0x2b8>)
 8003a00:	f009 feee 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003a04:	e728      	b.n	8003858 <bus_fault+0x78>
		PR_FAULT_INFO("  Instruction bus error");
 8003a06:	2201      	movs	r2, #1
 8003a08:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003a0c:	4b29      	ldr	r3, [pc, #164]	; (8003ab4 <bus_fault+0x2d4>)
 8003a0e:	9338      	str	r3, [sp, #224]	; 0xe0
 8003a10:	2300      	movs	r3, #0
 8003a12:	9301      	str	r3, [sp, #4]
 8003a14:	2102      	movs	r1, #2
 8003a16:	f88d 1004 	strb.w	r1, [sp, #4]
 8003a1a:	9901      	ldr	r1, [sp, #4]
 8003a1c:	9137      	str	r1, [sp, #220]	; 0xdc
 8003a1e:	4619      	mov	r1, r3
 8003a20:	f363 0100 	bfi	r1, r3, #0, #1
 8003a24:	f363 0141 	bfi	r1, r3, #1, #1
 8003a28:	f363 0182 	bfi	r1, r3, #2, #1
 8003a2c:	f363 01c5 	bfi	r1, r3, #3, #3
 8003a30:	f362 1188 	bfi	r1, r2, #6, #3
 8003a34:	2208      	movs	r2, #8
 8003a36:	f362 2152 	bfi	r1, r2, #9, #10
 8003a3a:	f363 41de 	bfi	r1, r3, #19, #12
 8003a3e:	f363 71df 	bfi	r1, r3, #31, #1
 8003a42:	aa37      	add	r2, sp, #220	; 0xdc
 8003a44:	4814      	ldr	r0, [pc, #80]	; (8003a98 <bus_fault+0x2b8>)
 8003a46:	f009 fecb 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003a4a:	e711      	b.n	8003870 <bus_fault+0x90>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003a52:	4b19      	ldr	r3, [pc, #100]	; (8003ab8 <bus_fault+0x2d8>)
 8003a54:	9332      	str	r3, [sp, #200]	; 0xc8
 8003a56:	2300      	movs	r3, #0
 8003a58:	9301      	str	r3, [sp, #4]
 8003a5a:	2102      	movs	r1, #2
 8003a5c:	f88d 1004 	strb.w	r1, [sp, #4]
 8003a60:	9901      	ldr	r1, [sp, #4]
 8003a62:	9131      	str	r1, [sp, #196]	; 0xc4
 8003a64:	4619      	mov	r1, r3
 8003a66:	f363 0100 	bfi	r1, r3, #0, #1
 8003a6a:	f363 0141 	bfi	r1, r3, #1, #1
 8003a6e:	f363 0182 	bfi	r1, r3, #2, #1
 8003a72:	f363 01c5 	bfi	r1, r3, #3, #3
 8003a76:	f362 1188 	bfi	r1, r2, #6, #3
 8003a7a:	2208      	movs	r2, #8
 8003a7c:	f362 2152 	bfi	r1, r2, #9, #10
 8003a80:	f363 41de 	bfi	r1, r3, #19, #12
 8003a84:	f363 71df 	bfi	r1, r3, #31, #1
 8003a88:	aa31      	add	r2, sp, #196	; 0xc4
 8003a8a:	4803      	ldr	r0, [pc, #12]	; (8003a98 <bus_fault+0x2b8>)
 8003a8c:	f009 fea8 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003a90:	e6ee      	b.n	8003870 <bus_fault+0x90>
 8003a92:	bf00      	nop
 8003a94:	08010640 	.word	0x08010640
 8003a98:	080101c8 	.word	0x080101c8
 8003a9c:	e000ed00 	.word	0xe000ed00
 8003aa0:	08010658 	.word	0x08010658
 8003aa4:	0801066c 	.word	0x0801066c
 8003aa8:	08010680 	.word	0x08010680
 8003aac:	0801069c 	.word	0x0801069c
 8003ab0:	080106b4 	.word	0x080106b4
 8003ab4:	080106d0 	.word	0x080106d0
 8003ab8:	080106e8 	.word	0x080106e8

08003abc <usage_fault>:
{
 8003abc:	b500      	push	{lr}
 8003abe:	b0b5      	sub	sp, #212	; 0xd4
	PR_FAULT_INFO("***** USAGE FAULT *****");
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003ac6:	4b8e      	ldr	r3, [pc, #568]	; (8003d00 <usage_fault+0x244>)
 8003ac8:	930e      	str	r3, [sp, #56]	; 0x38
 8003aca:	2300      	movs	r3, #0
 8003acc:	9301      	str	r3, [sp, #4]
 8003ace:	2102      	movs	r1, #2
 8003ad0:	f88d 1004 	strb.w	r1, [sp, #4]
 8003ad4:	9901      	ldr	r1, [sp, #4]
 8003ad6:	910d      	str	r1, [sp, #52]	; 0x34
 8003ad8:	4619      	mov	r1, r3
 8003ada:	f363 0100 	bfi	r1, r3, #0, #1
 8003ade:	f363 0141 	bfi	r1, r3, #1, #1
 8003ae2:	f363 0182 	bfi	r1, r3, #2, #1
 8003ae6:	f363 01c5 	bfi	r1, r3, #3, #3
 8003aea:	f362 1188 	bfi	r1, r2, #6, #3
 8003aee:	2208      	movs	r2, #8
 8003af0:	f362 2152 	bfi	r1, r2, #9, #10
 8003af4:	f363 41de 	bfi	r1, r3, #19, #12
 8003af8:	f363 71df 	bfi	r1, r3, #31, #1
 8003afc:	aa0d      	add	r2, sp, #52	; 0x34
 8003afe:	4881      	ldr	r0, [pc, #516]	; (8003d04 <usage_fault+0x248>)
 8003b00:	f009 fe6e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 8003b04:	4b80      	ldr	r3, [pc, #512]	; (8003d08 <usage_fault+0x24c>)
 8003b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b08:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003b0c:	d125      	bne.n	8003b5a <usage_fault+0x9e>
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8003b0e:	4b7e      	ldr	r3, [pc, #504]	; (8003d08 <usage_fault+0x24c>)
 8003b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b12:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003b16:	d143      	bne.n	8003ba0 <usage_fault+0xe4>
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8003b18:	4b7b      	ldr	r3, [pc, #492]	; (8003d08 <usage_fault+0x24c>)
 8003b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003b20:	d161      	bne.n	8003be6 <usage_fault+0x12a>
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 8003b22:	4b79      	ldr	r3, [pc, #484]	; (8003d08 <usage_fault+0x24c>)
 8003b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b26:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003b2a:	d17f      	bne.n	8003c2c <usage_fault+0x170>
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 8003b2c:	4b76      	ldr	r3, [pc, #472]	; (8003d08 <usage_fault+0x24c>)
 8003b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b30:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003b34:	f040 809d 	bne.w	8003c72 <usage_fault+0x1b6>
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8003b38:	4b73      	ldr	r3, [pc, #460]	; (8003d08 <usage_fault+0x24c>)
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003b40:	f040 80ba 	bne.w	8003cb8 <usage_fault+0x1fc>
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 8003b44:	4a70      	ldr	r2, [pc, #448]	; (8003d08 <usage_fault+0x24c>)
 8003b46:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003b48:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8003b4c:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8003b50:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003b52:	2000      	movs	r0, #0
 8003b54:	b035      	add	sp, #212	; 0xd4
 8003b56:	f85d fb04 	ldr.w	pc, [sp], #4
		PR_FAULT_INFO("  Division by zero");
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003b60:	4b6a      	ldr	r3, [pc, #424]	; (8003d0c <usage_fault+0x250>)
 8003b62:	9314      	str	r3, [sp, #80]	; 0x50
 8003b64:	2300      	movs	r3, #0
 8003b66:	9301      	str	r3, [sp, #4]
 8003b68:	2102      	movs	r1, #2
 8003b6a:	f88d 1004 	strb.w	r1, [sp, #4]
 8003b6e:	9901      	ldr	r1, [sp, #4]
 8003b70:	9113      	str	r1, [sp, #76]	; 0x4c
 8003b72:	4619      	mov	r1, r3
 8003b74:	f363 0100 	bfi	r1, r3, #0, #1
 8003b78:	f363 0141 	bfi	r1, r3, #1, #1
 8003b7c:	f363 0182 	bfi	r1, r3, #2, #1
 8003b80:	f363 01c5 	bfi	r1, r3, #3, #3
 8003b84:	f362 1188 	bfi	r1, r2, #6, #3
 8003b88:	2208      	movs	r2, #8
 8003b8a:	f362 2152 	bfi	r1, r2, #9, #10
 8003b8e:	f363 41de 	bfi	r1, r3, #19, #12
 8003b92:	f363 71df 	bfi	r1, r3, #31, #1
 8003b96:	aa13      	add	r2, sp, #76	; 0x4c
 8003b98:	485a      	ldr	r0, [pc, #360]	; (8003d04 <usage_fault+0x248>)
 8003b9a:	f009 fe21 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003b9e:	e7b6      	b.n	8003b0e <usage_fault+0x52>
		PR_FAULT_INFO("  Unaligned memory access");
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003ba6:	4b5a      	ldr	r3, [pc, #360]	; (8003d10 <usage_fault+0x254>)
 8003ba8:	931a      	str	r3, [sp, #104]	; 0x68
 8003baa:	2300      	movs	r3, #0
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	2102      	movs	r1, #2
 8003bb0:	f88d 1004 	strb.w	r1, [sp, #4]
 8003bb4:	9901      	ldr	r1, [sp, #4]
 8003bb6:	9119      	str	r1, [sp, #100]	; 0x64
 8003bb8:	4619      	mov	r1, r3
 8003bba:	f363 0100 	bfi	r1, r3, #0, #1
 8003bbe:	f363 0141 	bfi	r1, r3, #1, #1
 8003bc2:	f363 0182 	bfi	r1, r3, #2, #1
 8003bc6:	f363 01c5 	bfi	r1, r3, #3, #3
 8003bca:	f362 1188 	bfi	r1, r2, #6, #3
 8003bce:	2208      	movs	r2, #8
 8003bd0:	f362 2152 	bfi	r1, r2, #9, #10
 8003bd4:	f363 41de 	bfi	r1, r3, #19, #12
 8003bd8:	f363 71df 	bfi	r1, r3, #31, #1
 8003bdc:	aa19      	add	r2, sp, #100	; 0x64
 8003bde:	4849      	ldr	r0, [pc, #292]	; (8003d04 <usage_fault+0x248>)
 8003be0:	f009 fdfe 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003be4:	e798      	b.n	8003b18 <usage_fault+0x5c>
		PR_FAULT_INFO("  No coprocessor instructions");
 8003be6:	2201      	movs	r2, #1
 8003be8:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003bec:	4b49      	ldr	r3, [pc, #292]	; (8003d14 <usage_fault+0x258>)
 8003bee:	9320      	str	r3, [sp, #128]	; 0x80
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	2102      	movs	r1, #2
 8003bf6:	f88d 1004 	strb.w	r1, [sp, #4]
 8003bfa:	9901      	ldr	r1, [sp, #4]
 8003bfc:	911f      	str	r1, [sp, #124]	; 0x7c
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f363 0100 	bfi	r1, r3, #0, #1
 8003c04:	f363 0141 	bfi	r1, r3, #1, #1
 8003c08:	f363 0182 	bfi	r1, r3, #2, #1
 8003c0c:	f363 01c5 	bfi	r1, r3, #3, #3
 8003c10:	f362 1188 	bfi	r1, r2, #6, #3
 8003c14:	2208      	movs	r2, #8
 8003c16:	f362 2152 	bfi	r1, r2, #9, #10
 8003c1a:	f363 41de 	bfi	r1, r3, #19, #12
 8003c1e:	f363 71df 	bfi	r1, r3, #31, #1
 8003c22:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c24:	4837      	ldr	r0, [pc, #220]	; (8003d04 <usage_fault+0x248>)
 8003c26:	f009 fddb 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003c2a:	e77a      	b.n	8003b22 <usage_fault+0x66>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003c32:	4b39      	ldr	r3, [pc, #228]	; (8003d18 <usage_fault+0x25c>)
 8003c34:	9326      	str	r3, [sp, #152]	; 0x98
 8003c36:	2300      	movs	r3, #0
 8003c38:	9301      	str	r3, [sp, #4]
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	f88d 1004 	strb.w	r1, [sp, #4]
 8003c40:	9901      	ldr	r1, [sp, #4]
 8003c42:	9125      	str	r1, [sp, #148]	; 0x94
 8003c44:	4619      	mov	r1, r3
 8003c46:	f363 0100 	bfi	r1, r3, #0, #1
 8003c4a:	f363 0141 	bfi	r1, r3, #1, #1
 8003c4e:	f363 0182 	bfi	r1, r3, #2, #1
 8003c52:	f363 01c5 	bfi	r1, r3, #3, #3
 8003c56:	f362 1188 	bfi	r1, r2, #6, #3
 8003c5a:	2208      	movs	r2, #8
 8003c5c:	f362 2152 	bfi	r1, r2, #9, #10
 8003c60:	f363 41de 	bfi	r1, r3, #19, #12
 8003c64:	f363 71df 	bfi	r1, r3, #31, #1
 8003c68:	aa25      	add	r2, sp, #148	; 0x94
 8003c6a:	4826      	ldr	r0, [pc, #152]	; (8003d04 <usage_fault+0x248>)
 8003c6c:	f009 fdb8 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003c70:	e75c      	b.n	8003b2c <usage_fault+0x70>
		PR_FAULT_INFO("  Illegal use of the EPSR");
 8003c72:	2201      	movs	r2, #1
 8003c74:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003c78:	4b28      	ldr	r3, [pc, #160]	; (8003d1c <usage_fault+0x260>)
 8003c7a:	932c      	str	r3, [sp, #176]	; 0xb0
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	2102      	movs	r1, #2
 8003c82:	f88d 1004 	strb.w	r1, [sp, #4]
 8003c86:	9901      	ldr	r1, [sp, #4]
 8003c88:	912b      	str	r1, [sp, #172]	; 0xac
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f363 0100 	bfi	r1, r3, #0, #1
 8003c90:	f363 0141 	bfi	r1, r3, #1, #1
 8003c94:	f363 0182 	bfi	r1, r3, #2, #1
 8003c98:	f363 01c5 	bfi	r1, r3, #3, #3
 8003c9c:	f362 1188 	bfi	r1, r2, #6, #3
 8003ca0:	2208      	movs	r2, #8
 8003ca2:	f362 2152 	bfi	r1, r2, #9, #10
 8003ca6:	f363 41de 	bfi	r1, r3, #19, #12
 8003caa:	f363 71df 	bfi	r1, r3, #31, #1
 8003cae:	aa2b      	add	r2, sp, #172	; 0xac
 8003cb0:	4814      	ldr	r0, [pc, #80]	; (8003d04 <usage_fault+0x248>)
 8003cb2:	f009 fd95 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003cb6:	e73f      	b.n	8003b38 <usage_fault+0x7c>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003cbe:	4b18      	ldr	r3, [pc, #96]	; (8003d20 <usage_fault+0x264>)
 8003cc0:	9332      	str	r3, [sp, #200]	; 0xc8
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	9301      	str	r3, [sp, #4]
 8003cc6:	2102      	movs	r1, #2
 8003cc8:	f88d 1004 	strb.w	r1, [sp, #4]
 8003ccc:	9901      	ldr	r1, [sp, #4]
 8003cce:	9131      	str	r1, [sp, #196]	; 0xc4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f363 0100 	bfi	r1, r3, #0, #1
 8003cd6:	f363 0141 	bfi	r1, r3, #1, #1
 8003cda:	f363 0182 	bfi	r1, r3, #2, #1
 8003cde:	f363 01c5 	bfi	r1, r3, #3, #3
 8003ce2:	f362 1188 	bfi	r1, r2, #6, #3
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	f362 2152 	bfi	r1, r2, #9, #10
 8003cec:	f363 41de 	bfi	r1, r3, #19, #12
 8003cf0:	f363 71df 	bfi	r1, r3, #31, #1
 8003cf4:	aa31      	add	r2, sp, #196	; 0xc4
 8003cf6:	4803      	ldr	r0, [pc, #12]	; (8003d04 <usage_fault+0x248>)
 8003cf8:	f009 fd72 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003cfc:	e722      	b.n	8003b44 <usage_fault+0x88>
 8003cfe:	bf00      	nop
 8003d00:	08010718 	.word	0x08010718
 8003d04:	080101c8 	.word	0x080101c8
 8003d08:	e000ed00 	.word	0xe000ed00
 8003d0c:	08010730 	.word	0x08010730
 8003d10:	08010744 	.word	0x08010744
 8003d14:	08010760 	.word	0x08010760
 8003d18:	08010780 	.word	0x08010780
 8003d1c:	080107a8 	.word	0x080107a8
 8003d20:	080107c4 	.word	0x080107c4

08003d24 <debug_monitor>:
{
 8003d24:	b500      	push	{lr}
 8003d26:	b091      	sub	sp, #68	; 0x44
	*recoverable = false;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	700b      	strb	r3, [r1, #0]
	PR_FAULT_INFO(
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003d32:	4910      	ldr	r1, [pc, #64]	; (8003d74 <debug_monitor+0x50>)
 8003d34:	910e      	str	r1, [sp, #56]	; 0x38
 8003d36:	9301      	str	r3, [sp, #4]
 8003d38:	2102      	movs	r1, #2
 8003d3a:	f88d 1004 	strb.w	r1, [sp, #4]
 8003d3e:	9901      	ldr	r1, [sp, #4]
 8003d40:	910d      	str	r1, [sp, #52]	; 0x34
 8003d42:	4619      	mov	r1, r3
 8003d44:	f363 0100 	bfi	r1, r3, #0, #1
 8003d48:	f363 0141 	bfi	r1, r3, #1, #1
 8003d4c:	f363 0182 	bfi	r1, r3, #2, #1
 8003d50:	f363 01c5 	bfi	r1, r3, #3, #3
 8003d54:	f362 1188 	bfi	r1, r2, #6, #3
 8003d58:	2208      	movs	r2, #8
 8003d5a:	f362 2152 	bfi	r1, r2, #9, #10
 8003d5e:	f363 41de 	bfi	r1, r3, #19, #12
 8003d62:	f363 71df 	bfi	r1, r3, #31, #1
 8003d66:	aa0d      	add	r2, sp, #52	; 0x34
 8003d68:	4803      	ldr	r0, [pc, #12]	; (8003d78 <debug_monitor+0x54>)
 8003d6a:	f009 fd39 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
}
 8003d6e:	b011      	add	sp, #68	; 0x44
 8003d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d74:	080107f0 	.word	0x080107f0
 8003d78:	080101c8 	.word	0x080101c8

08003d7c <mem_manage_fault>:
{
 8003d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d7e:	b0b5      	sub	sp, #212	; 0xd4
 8003d80:	4605      	mov	r5, r0
 8003d82:	460c      	mov	r4, r1
 8003d84:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
 8003d86:	2201      	movs	r2, #1
 8003d88:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003d8c:	4ba3      	ldr	r3, [pc, #652]	; (800401c <mem_manage_fault+0x2a0>)
 8003d8e:	930e      	str	r3, [sp, #56]	; 0x38
 8003d90:	2300      	movs	r3, #0
 8003d92:	9301      	str	r3, [sp, #4]
 8003d94:	2102      	movs	r1, #2
 8003d96:	f88d 1004 	strb.w	r1, [sp, #4]
 8003d9a:	9901      	ldr	r1, [sp, #4]
 8003d9c:	910d      	str	r1, [sp, #52]	; 0x34
 8003d9e:	4619      	mov	r1, r3
 8003da0:	f363 0100 	bfi	r1, r3, #0, #1
 8003da4:	f363 0141 	bfi	r1, r3, #1, #1
 8003da8:	f363 0182 	bfi	r1, r3, #2, #1
 8003dac:	f363 01c5 	bfi	r1, r3, #3, #3
 8003db0:	f362 1188 	bfi	r1, r2, #6, #3
 8003db4:	2208      	movs	r2, #8
 8003db6:	f362 2152 	bfi	r1, r2, #9, #10
 8003dba:	f363 41de 	bfi	r1, r3, #19, #12
 8003dbe:	f363 71df 	bfi	r1, r3, #31, #1
 8003dc2:	aa0d      	add	r2, sp, #52	; 0x34
 8003dc4:	4896      	ldr	r0, [pc, #600]	; (8004020 <mem_manage_fault+0x2a4>)
 8003dc6:	f009 fd0b 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8003dca:	4b96      	ldr	r3, [pc, #600]	; (8004024 <mem_manage_fault+0x2a8>)
 8003dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dce:	f013 0f10 	tst.w	r3, #16
 8003dd2:	d134      	bne.n	8003e3e <mem_manage_fault+0xc2>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 8003dd4:	4b93      	ldr	r3, [pc, #588]	; (8004024 <mem_manage_fault+0x2a8>)
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd8:	f013 0f08 	tst.w	r3, #8
 8003ddc:	d152      	bne.n	8003e84 <mem_manage_fault+0x108>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8003dde:	4b91      	ldr	r3, [pc, #580]	; (8004024 <mem_manage_fault+0x2a8>)
 8003de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de2:	f013 0f02 	tst.w	r3, #2
 8003de6:	d170      	bne.n	8003eca <mem_manage_fault+0x14e>
	uint32_t mmfar = -EINVAL;
 8003de8:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 8003dec:	4b8d      	ldr	r3, [pc, #564]	; (8004024 <mem_manage_fault+0x2a8>)
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	f013 0f01 	tst.w	r3, #1
 8003df4:	f040 80c0 	bne.w	8003f78 <mem_manage_fault+0x1fc>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8003df8:	4b8a      	ldr	r3, [pc, #552]	; (8004024 <mem_manage_fault+0x2a8>)
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfc:	f013 0f20 	tst.w	r3, #32
 8003e00:	f040 80dd 	bne.w	8003fbe <mem_manage_fault+0x242>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8003e04:	4b87      	ldr	r3, [pc, #540]	; (8004024 <mem_manage_fault+0x2a8>)
 8003e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e08:	f013 0f10 	tst.w	r3, #16
 8003e0c:	d104      	bne.n	8003e18 <mem_manage_fault+0x9c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 8003e0e:	4b85      	ldr	r3, [pc, #532]	; (8004024 <mem_manage_fault+0x2a8>)
 8003e10:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8003e12:	f014 0402 	ands.w	r4, r4, #2
 8003e16:	d005      	beq.n	8003e24 <mem_manage_fault+0xa8>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 8003e18:	4b82      	ldr	r3, [pc, #520]	; (8004024 <mem_manage_fault+0x2a8>)
 8003e1a:	685c      	ldr	r4, [r3, #4]
 8003e1c:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 8003e20:	f040 80f0 	bne.w	8004004 <mem_manage_fault+0x288>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 8003e24:	4a7f      	ldr	r2, [pc, #508]	; (8004024 <mem_manage_fault+0x2a8>)
 8003e26:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003e28:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8003e2c:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8003e2e:	2101      	movs	r1, #1
 8003e30:	4628      	mov	r0, r5
 8003e32:	f009 fd60 	bl	800d8f6 <memory_fault_recoverable>
 8003e36:	7030      	strb	r0, [r6, #0]
}
 8003e38:	4620      	mov	r0, r4
 8003e3a:	b035      	add	sp, #212	; 0xd4
 8003e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_FAULT_INFO("  Stacking error (context area might be"
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003e44:	4b78      	ldr	r3, [pc, #480]	; (8004028 <mem_manage_fault+0x2ac>)
 8003e46:	9314      	str	r3, [sp, #80]	; 0x50
 8003e48:	2300      	movs	r3, #0
 8003e4a:	9301      	str	r3, [sp, #4]
 8003e4c:	2102      	movs	r1, #2
 8003e4e:	f88d 1004 	strb.w	r1, [sp, #4]
 8003e52:	9901      	ldr	r1, [sp, #4]
 8003e54:	9113      	str	r1, [sp, #76]	; 0x4c
 8003e56:	4619      	mov	r1, r3
 8003e58:	f363 0100 	bfi	r1, r3, #0, #1
 8003e5c:	f363 0141 	bfi	r1, r3, #1, #1
 8003e60:	f363 0182 	bfi	r1, r3, #2, #1
 8003e64:	f363 01c5 	bfi	r1, r3, #3, #3
 8003e68:	f362 1188 	bfi	r1, r2, #6, #3
 8003e6c:	2208      	movs	r2, #8
 8003e6e:	f362 2152 	bfi	r1, r2, #9, #10
 8003e72:	f363 41de 	bfi	r1, r3, #19, #12
 8003e76:	f363 71df 	bfi	r1, r3, #31, #1
 8003e7a:	aa13      	add	r2, sp, #76	; 0x4c
 8003e7c:	4868      	ldr	r0, [pc, #416]	; (8004020 <mem_manage_fault+0x2a4>)
 8003e7e:	f009 fcaf 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003e82:	e7a7      	b.n	8003dd4 <mem_manage_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 8003e84:	2201      	movs	r2, #1
 8003e86:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003e8a:	4b68      	ldr	r3, [pc, #416]	; (800402c <mem_manage_fault+0x2b0>)
 8003e8c:	931a      	str	r3, [sp, #104]	; 0x68
 8003e8e:	2300      	movs	r3, #0
 8003e90:	9301      	str	r3, [sp, #4]
 8003e92:	2102      	movs	r1, #2
 8003e94:	f88d 1004 	strb.w	r1, [sp, #4]
 8003e98:	9901      	ldr	r1, [sp, #4]
 8003e9a:	9119      	str	r1, [sp, #100]	; 0x64
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	f363 0100 	bfi	r1, r3, #0, #1
 8003ea2:	f363 0141 	bfi	r1, r3, #1, #1
 8003ea6:	f363 0182 	bfi	r1, r3, #2, #1
 8003eaa:	f363 01c5 	bfi	r1, r3, #3, #3
 8003eae:	f362 1188 	bfi	r1, r2, #6, #3
 8003eb2:	2208      	movs	r2, #8
 8003eb4:	f362 2152 	bfi	r1, r2, #9, #10
 8003eb8:	f363 41de 	bfi	r1, r3, #19, #12
 8003ebc:	f363 71df 	bfi	r1, r3, #31, #1
 8003ec0:	aa19      	add	r2, sp, #100	; 0x64
 8003ec2:	4857      	ldr	r0, [pc, #348]	; (8004020 <mem_manage_fault+0x2a4>)
 8003ec4:	f009 fc8c 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003ec8:	e789      	b.n	8003dde <mem_manage_fault+0x62>
		PR_FAULT_INFO("  Data Access Violation");
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003ed0:	4b57      	ldr	r3, [pc, #348]	; (8004030 <mem_manage_fault+0x2b4>)
 8003ed2:	9320      	str	r3, [sp, #128]	; 0x80
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	9301      	str	r3, [sp, #4]
 8003ed8:	2102      	movs	r1, #2
 8003eda:	f88d 1004 	strb.w	r1, [sp, #4]
 8003ede:	9901      	ldr	r1, [sp, #4]
 8003ee0:	911f      	str	r1, [sp, #124]	; 0x7c
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	f363 0100 	bfi	r1, r3, #0, #1
 8003ee8:	f363 0141 	bfi	r1, r3, #1, #1
 8003eec:	f363 0182 	bfi	r1, r3, #2, #1
 8003ef0:	f363 01c5 	bfi	r1, r3, #3, #3
 8003ef4:	f362 1188 	bfi	r1, r2, #6, #3
 8003ef8:	2208      	movs	r2, #8
 8003efa:	f362 2152 	bfi	r1, r2, #9, #10
 8003efe:	f363 41de 	bfi	r1, r3, #19, #12
 8003f02:	f363 71df 	bfi	r1, r3, #31, #1
 8003f06:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f08:	4845      	ldr	r0, [pc, #276]	; (8004020 <mem_manage_fault+0x2a4>)
 8003f0a:	f009 fc69 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		uint32_t temp = SCB->MMFAR;
 8003f0e:	4b45      	ldr	r3, [pc, #276]	; (8004024 <mem_manage_fault+0x2a8>)
 8003f10:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 8003f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f14:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003f18:	d102      	bne.n	8003f20 <mem_manage_fault+0x1a4>
	uint32_t mmfar = -EINVAL;
 8003f1a:	f06f 0715 	mvn.w	r7, #21
 8003f1e:	e765      	b.n	8003dec <mem_manage_fault+0x70>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
 8003f20:	2201      	movs	r2, #1
 8003f22:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <mem_manage_fault+0x2b8>)
 8003f28:	9326      	str	r3, [sp, #152]	; 0x98
 8003f2a:	9727      	str	r7, [sp, #156]	; 0x9c
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	9301      	str	r3, [sp, #4]
 8003f30:	2103      	movs	r1, #3
 8003f32:	f88d 1004 	strb.w	r1, [sp, #4]
 8003f36:	9901      	ldr	r1, [sp, #4]
 8003f38:	9125      	str	r1, [sp, #148]	; 0x94
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	f363 0100 	bfi	r1, r3, #0, #1
 8003f40:	f363 0141 	bfi	r1, r3, #1, #1
 8003f44:	f363 0182 	bfi	r1, r3, #2, #1
 8003f48:	f363 01c5 	bfi	r1, r3, #3, #3
 8003f4c:	f362 1188 	bfi	r1, r2, #6, #3
 8003f50:	220c      	movs	r2, #12
 8003f52:	f362 2152 	bfi	r1, r2, #9, #10
 8003f56:	f363 41de 	bfi	r1, r3, #19, #12
 8003f5a:	f363 71df 	bfi	r1, r3, #31, #1
 8003f5e:	aa25      	add	r2, sp, #148	; 0x94
 8003f60:	482f      	ldr	r0, [pc, #188]	; (8004020 <mem_manage_fault+0x2a4>)
 8003f62:	f009 fc3d 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 8003f66:	2c00      	cmp	r4, #0
 8003f68:	f43f af40 	beq.w	8003dec <mem_manage_fault+0x70>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8003f6c:	4a2d      	ldr	r2, [pc, #180]	; (8004024 <mem_manage_fault+0x2a8>)
 8003f6e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f74:	6293      	str	r3, [r2, #40]	; 0x28
 8003f76:	e739      	b.n	8003dec <mem_manage_fault+0x70>
		PR_FAULT_INFO("  Instruction Access Violation");
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003f7e:	4b2e      	ldr	r3, [pc, #184]	; (8004038 <mem_manage_fault+0x2bc>)
 8003f80:	932c      	str	r3, [sp, #176]	; 0xb0
 8003f82:	2300      	movs	r3, #0
 8003f84:	9301      	str	r3, [sp, #4]
 8003f86:	2102      	movs	r1, #2
 8003f88:	f88d 1004 	strb.w	r1, [sp, #4]
 8003f8c:	9901      	ldr	r1, [sp, #4]
 8003f8e:	912b      	str	r1, [sp, #172]	; 0xac
 8003f90:	4619      	mov	r1, r3
 8003f92:	f363 0100 	bfi	r1, r3, #0, #1
 8003f96:	f363 0141 	bfi	r1, r3, #1, #1
 8003f9a:	f363 0182 	bfi	r1, r3, #2, #1
 8003f9e:	f363 01c5 	bfi	r1, r3, #3, #3
 8003fa2:	f362 1188 	bfi	r1, r2, #6, #3
 8003fa6:	2208      	movs	r2, #8
 8003fa8:	f362 2152 	bfi	r1, r2, #9, #10
 8003fac:	f363 41de 	bfi	r1, r3, #19, #12
 8003fb0:	f363 71df 	bfi	r1, r3, #31, #1
 8003fb4:	aa2b      	add	r2, sp, #172	; 0xac
 8003fb6:	481a      	ldr	r0, [pc, #104]	; (8004020 <mem_manage_fault+0x2a4>)
 8003fb8:	f009 fc12 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8003fbc:	e71c      	b.n	8003df8 <mem_manage_fault+0x7c>
		PR_FAULT_INFO(
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f8ad 2008 	strh.w	r2, [sp, #8]
 8003fc4:	4b1d      	ldr	r3, [pc, #116]	; (800403c <mem_manage_fault+0x2c0>)
 8003fc6:	9332      	str	r3, [sp, #200]	; 0xc8
 8003fc8:	2300      	movs	r3, #0
 8003fca:	9301      	str	r3, [sp, #4]
 8003fcc:	2102      	movs	r1, #2
 8003fce:	f88d 1004 	strb.w	r1, [sp, #4]
 8003fd2:	9901      	ldr	r1, [sp, #4]
 8003fd4:	9131      	str	r1, [sp, #196]	; 0xc4
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	f363 0100 	bfi	r1, r3, #0, #1
 8003fdc:	f363 0141 	bfi	r1, r3, #1, #1
 8003fe0:	f363 0182 	bfi	r1, r3, #2, #1
 8003fe4:	f363 01c5 	bfi	r1, r3, #3, #3
 8003fe8:	f362 1188 	bfi	r1, r2, #6, #3
 8003fec:	2208      	movs	r2, #8
 8003fee:	f362 2152 	bfi	r1, r2, #9, #10
 8003ff2:	f363 41de 	bfi	r1, r3, #19, #12
 8003ff6:	f363 71df 	bfi	r1, r3, #31, #1
 8003ffa:	aa31      	add	r2, sp, #196	; 0xc4
 8003ffc:	4808      	ldr	r0, [pc, #32]	; (8004020 <mem_manage_fault+0x2a4>)
 8003ffe:	f009 fbef 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8004002:	e6ff      	b.n	8003e04 <mem_manage_fault+0x88>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 8004004:	4629      	mov	r1, r5
 8004006:	4638      	mov	r0, r7
 8004008:	f7ff fb6e 	bl	80036e8 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 800400c:	4604      	mov	r4, r0
 800400e:	2800      	cmp	r0, #0
 8004010:	f43f af08 	beq.w	8003e24 <mem_manage_fault+0xa8>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004014:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8004018:	2402      	movs	r4, #2
 800401a:	e703      	b.n	8003e24 <mem_manage_fault+0xa8>
 800401c:	08010814 	.word	0x08010814
 8004020:	080101c8 	.word	0x080101c8
 8004024:	e000ed00 	.word	0xe000ed00
 8004028:	0801082c 	.word	0x0801082c
 800402c:	0801066c 	.word	0x0801066c
 8004030:	08010860 	.word	0x08010860
 8004034:	08010878 	.word	0x08010878
 8004038:	08010890 	.word	0x08010890
 800403c:	080106e8 	.word	0x080106e8

08004040 <hard_fault>:
{
 8004040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004042:	b0a9      	sub	sp, #164	; 0xa4
 8004044:	4607      	mov	r7, r0
 8004046:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** HARD FAULT *****");
 8004048:	2301      	movs	r3, #1
 800404a:	f8ad 3008 	strh.w	r3, [sp, #8]
 800404e:	4a73      	ldr	r2, [pc, #460]	; (800421c <hard_fault+0x1dc>)
 8004050:	920e      	str	r2, [sp, #56]	; 0x38
 8004052:	2400      	movs	r4, #0
 8004054:	9401      	str	r4, [sp, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f88d 2004 	strb.w	r2, [sp, #4]
 800405c:	9a01      	ldr	r2, [sp, #4]
 800405e:	920d      	str	r2, [sp, #52]	; 0x34
 8004060:	4621      	mov	r1, r4
 8004062:	f364 0100 	bfi	r1, r4, #0, #1
 8004066:	f364 0141 	bfi	r1, r4, #1, #1
 800406a:	f364 0182 	bfi	r1, r4, #2, #1
 800406e:	f364 01c5 	bfi	r1, r4, #3, #3
 8004072:	f363 1188 	bfi	r1, r3, #6, #3
 8004076:	2308      	movs	r3, #8
 8004078:	f363 2152 	bfi	r1, r3, #9, #10
 800407c:	f364 41de 	bfi	r1, r4, #19, #12
 8004080:	f364 71df 	bfi	r1, r4, #31, #1
 8004084:	4623      	mov	r3, r4
 8004086:	aa0d      	add	r2, sp, #52	; 0x34
 8004088:	4865      	ldr	r0, [pc, #404]	; (8004220 <hard_fault+0x1e0>)
 800408a:	f009 fba9 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	*recoverable = false;
 800408e:	7034      	strb	r4, [r6, #0]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 8004090:	4b64      	ldr	r3, [pc, #400]	; (8004224 <hard_fault+0x1e4>)
 8004092:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8004094:	f015 0502 	ands.w	r5, r5, #2
 8004098:	d10a      	bne.n	80040b0 <hard_fault+0x70>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 800409a:	4b62      	ldr	r3, [pc, #392]	; (8004224 <hard_fault+0x1e4>)
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	db2a      	blt.n	80040f8 <hard_fault+0xb8>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 80040a2:	4b60      	ldr	r3, [pc, #384]	; (8004224 <hard_fault+0x1e4>)
 80040a4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80040a6:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 80040aa:	d149      	bne.n	8004140 <hard_fault+0x100>
}
 80040ac:	b029      	add	sp, #164	; 0xa4
 80040ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("  Bus fault on vector table read");
 80040b0:	2301      	movs	r3, #1
 80040b2:	f8ad 3008 	strh.w	r3, [sp, #8]
 80040b6:	4a5c      	ldr	r2, [pc, #368]	; (8004228 <hard_fault+0x1e8>)
 80040b8:	9226      	str	r2, [sp, #152]	; 0x98
 80040ba:	9401      	str	r4, [sp, #4]
 80040bc:	2202      	movs	r2, #2
 80040be:	f88d 2004 	strb.w	r2, [sp, #4]
 80040c2:	9a01      	ldr	r2, [sp, #4]
 80040c4:	9225      	str	r2, [sp, #148]	; 0x94
 80040c6:	4621      	mov	r1, r4
 80040c8:	f364 0100 	bfi	r1, r4, #0, #1
 80040cc:	f364 0141 	bfi	r1, r4, #1, #1
 80040d0:	f364 0182 	bfi	r1, r4, #2, #1
 80040d4:	f364 01c5 	bfi	r1, r4, #3, #3
 80040d8:	f363 1188 	bfi	r1, r3, #6, #3
 80040dc:	2308      	movs	r3, #8
 80040de:	f363 2152 	bfi	r1, r3, #9, #10
 80040e2:	f364 41de 	bfi	r1, r4, #19, #12
 80040e6:	f364 71df 	bfi	r1, r4, #31, #1
 80040ea:	4623      	mov	r3, r4
 80040ec:	aa25      	add	r2, sp, #148	; 0x94
 80040ee:	484c      	ldr	r0, [pc, #304]	; (8004220 <hard_fault+0x1e0>)
 80040f0:	f009 fb76 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80040f4:	4620      	mov	r0, r4
 80040f6:	e7d9      	b.n	80040ac <hard_fault+0x6c>
		PR_EXC("  Debug event");
 80040f8:	2201      	movs	r2, #1
 80040fa:	f8ad 2008 	strh.w	r2, [sp, #8]
 80040fe:	4b4b      	ldr	r3, [pc, #300]	; (800422c <hard_fault+0x1ec>)
 8004100:	9320      	str	r3, [sp, #128]	; 0x80
 8004102:	2300      	movs	r3, #0
 8004104:	9301      	str	r3, [sp, #4]
 8004106:	2102      	movs	r1, #2
 8004108:	f88d 1004 	strb.w	r1, [sp, #4]
 800410c:	9901      	ldr	r1, [sp, #4]
 800410e:	911f      	str	r1, [sp, #124]	; 0x7c
 8004110:	4619      	mov	r1, r3
 8004112:	f363 0100 	bfi	r1, r3, #0, #1
 8004116:	f363 0141 	bfi	r1, r3, #1, #1
 800411a:	f363 0182 	bfi	r1, r3, #2, #1
 800411e:	f363 01c5 	bfi	r1, r3, #3, #3
 8004122:	f362 1188 	bfi	r1, r2, #6, #3
 8004126:	2208      	movs	r2, #8
 8004128:	f362 2152 	bfi	r1, r2, #9, #10
 800412c:	f363 41de 	bfi	r1, r3, #19, #12
 8004130:	f363 71df 	bfi	r1, r3, #31, #1
 8004134:	aa1f      	add	r2, sp, #124	; 0x7c
 8004136:	483a      	ldr	r0, [pc, #232]	; (8004220 <hard_fault+0x1e0>)
 8004138:	f009 fb52 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800413c:	4628      	mov	r0, r5
 800413e:	e7b5      	b.n	80040ac <hard_fault+0x6c>
		PR_EXC("  Fault escalation (see below)");
 8004140:	2201      	movs	r2, #1
 8004142:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004146:	4b3a      	ldr	r3, [pc, #232]	; (8004230 <hard_fault+0x1f0>)
 8004148:	9314      	str	r3, [sp, #80]	; 0x50
 800414a:	2300      	movs	r3, #0
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	2102      	movs	r1, #2
 8004150:	f88d 1004 	strb.w	r1, [sp, #4]
 8004154:	9901      	ldr	r1, [sp, #4]
 8004156:	9113      	str	r1, [sp, #76]	; 0x4c
 8004158:	4619      	mov	r1, r3
 800415a:	f363 0100 	bfi	r1, r3, #0, #1
 800415e:	f363 0141 	bfi	r1, r3, #1, #1
 8004162:	f363 0182 	bfi	r1, r3, #2, #1
 8004166:	f363 01c5 	bfi	r1, r3, #3, #3
 800416a:	f362 1188 	bfi	r1, r2, #6, #3
 800416e:	2208      	movs	r2, #8
 8004170:	f362 2152 	bfi	r1, r2, #9, #10
 8004174:	f363 41de 	bfi	r1, r3, #19, #12
 8004178:	f363 71df 	bfi	r1, r3, #31, #1
 800417c:	aa13      	add	r2, sp, #76	; 0x4c
 800417e:	4828      	ldr	r0, [pc, #160]	; (8004220 <hard_fault+0x1e0>)
 8004180:	f009 fb2e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
 8004184:	69bb      	ldr	r3, [r7, #24]
	uint16_t fault_insn = *(ret_addr - 1);
 8004186:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 800418a:	f64d 7302 	movw	r3, #57090	; 0xdf02
 800418e:	429a      	cmp	r2, r3
 8004190:	d00d      	beq.n	80041ae <hard_fault+0x16e>
		} else if (SCB_MMFSR != 0) {
 8004192:	4b24      	ldr	r3, [pc, #144]	; (8004224 <hard_fault+0x1e4>)
 8004194:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004198:	bb7b      	cbnz	r3, 80041fa <hard_fault+0x1ba>
		} else if (SCB_BFSR != 0) {
 800419a:	4b22      	ldr	r3, [pc, #136]	; (8004224 <hard_fault+0x1e4>)
 800419c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80041a0:	bb8b      	cbnz	r3, 8004206 <hard_fault+0x1c6>
		} else if (SCB_UFSR != 0) {
 80041a2:	4b20      	ldr	r3, [pc, #128]	; (8004224 <hard_fault+0x1e4>)
 80041a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	bb9b      	cbnz	r3, 8004212 <hard_fault+0x1d2>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80041aa:	4628      	mov	r0, r5
	return reason;
 80041ac:	e77e      	b.n	80040ac <hard_fault+0x6c>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
 80041ae:	2201      	movs	r2, #1
 80041b0:	f8ad 2008 	strh.w	r2, [sp, #8]
 80041b4:	4b1f      	ldr	r3, [pc, #124]	; (8004234 <hard_fault+0x1f4>)
 80041b6:	931a      	str	r3, [sp, #104]	; 0x68
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80041bc:	2300      	movs	r3, #0
 80041be:	9301      	str	r3, [sp, #4]
 80041c0:	2103      	movs	r1, #3
 80041c2:	f88d 1004 	strb.w	r1, [sp, #4]
 80041c6:	9901      	ldr	r1, [sp, #4]
 80041c8:	9119      	str	r1, [sp, #100]	; 0x64
 80041ca:	4619      	mov	r1, r3
 80041cc:	f363 0100 	bfi	r1, r3, #0, #1
 80041d0:	f363 0141 	bfi	r1, r3, #1, #1
 80041d4:	f363 0182 	bfi	r1, r3, #2, #1
 80041d8:	f363 01c5 	bfi	r1, r3, #3, #3
 80041dc:	f362 1188 	bfi	r1, r2, #6, #3
 80041e0:	220c      	movs	r2, #12
 80041e2:	f362 2152 	bfi	r1, r2, #9, #10
 80041e6:	f363 41de 	bfi	r1, r3, #19, #12
 80041ea:	f363 71df 	bfi	r1, r3, #31, #1
 80041ee:	aa19      	add	r2, sp, #100	; 0x64
 80041f0:	480b      	ldr	r0, [pc, #44]	; (8004220 <hard_fault+0x1e0>)
 80041f2:	f009 faf5 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			reason = esf->basic.r0;
 80041f6:	6838      	ldr	r0, [r7, #0]
 80041f8:	e758      	b.n	80040ac <hard_fault+0x6c>
			reason = mem_manage_fault(esf, 1, recoverable);
 80041fa:	4632      	mov	r2, r6
 80041fc:	2101      	movs	r1, #1
 80041fe:	4638      	mov	r0, r7
 8004200:	f7ff fdbc 	bl	8003d7c <mem_manage_fault>
 8004204:	e752      	b.n	80040ac <hard_fault+0x6c>
			reason = bus_fault(esf, 1, recoverable);
 8004206:	4632      	mov	r2, r6
 8004208:	2101      	movs	r1, #1
 800420a:	4638      	mov	r0, r7
 800420c:	f7ff fae8 	bl	80037e0 <bus_fault>
 8004210:	e74c      	b.n	80040ac <hard_fault+0x6c>
			reason = usage_fault(esf);
 8004212:	4638      	mov	r0, r7
 8004214:	f7ff fc52 	bl	8003abc <usage_fault>
 8004218:	e748      	b.n	80040ac <hard_fault+0x6c>
 800421a:	bf00      	nop
 800421c:	080108b0 	.word	0x080108b0
 8004220:	080101c8 	.word	0x080101c8
 8004224:	e000ed00 	.word	0xe000ed00
 8004228:	080108c8 	.word	0x080108c8
 800422c:	080108ec 	.word	0x080108ec
 8004230:	080108fc 	.word	0x080108fc
 8004234:	0801091c 	.word	0x0801091c

08004238 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 8004238:	b570      	push	{r4, r5, r6, lr}
 800423a:	b098      	sub	sp, #96	; 0x60
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 800423c:	4b38      	ldr	r3, [pc, #224]	; (8004320 <z_arm_fault+0xe8>)
 800423e:	685d      	ldr	r5, [r3, #4]
 8004240:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8004244:	2300      	movs	r3, #0
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 800424e:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
 8004252:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8004256:	d13c      	bne.n	80042d2 <z_arm_fault+0x9a>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 8004258:	f002 030c 	and.w	r3, r2, #12
 800425c:	2b08      	cmp	r3, #8
 800425e:	d010      	beq.n	8004282 <z_arm_fault+0x4a>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8004260:	f012 0f08 	tst.w	r2, #8
 8004264:	d032      	beq.n	80042cc <z_arm_fault+0x94>
			ptr_esf =  (z_arch_esf_t *)psp;
 8004266:	460c      	mov	r4, r1
	*nested_exc = false;
 8004268:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
 800426a:	f10d 0247 	add.w	r2, sp, #71	; 0x47
 800426e:	4629      	mov	r1, r5
 8004270:	4620      	mov	r0, r4
 8004272:	f009 fb4f 	bl	800d914 <fault_handle>
 8004276:	4605      	mov	r5, r0
	if (recoverable) {
 8004278:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
 800427c:	b363      	cbz	r3, 80042d8 <z_arm_fault+0xa0>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
 800427e:	b018      	add	sp, #96	; 0x60
 8004280:	bd70      	pop	{r4, r5, r6, pc}
		PR_EXC("SPSEL in thread mode does not indicate PSP");
 8004282:	2301      	movs	r3, #1
 8004284:	f8ad 3004 	strh.w	r3, [sp, #4]
 8004288:	4a26      	ldr	r2, [pc, #152]	; (8004324 <z_arm_fault+0xec>)
 800428a:	9216      	str	r2, [sp, #88]	; 0x58
 800428c:	2400      	movs	r4, #0
 800428e:	9400      	str	r4, [sp, #0]
 8004290:	2202      	movs	r2, #2
 8004292:	f88d 2000 	strb.w	r2, [sp]
 8004296:	9a00      	ldr	r2, [sp, #0]
 8004298:	9215      	str	r2, [sp, #84]	; 0x54
 800429a:	4621      	mov	r1, r4
 800429c:	f364 0100 	bfi	r1, r4, #0, #1
 80042a0:	f364 0141 	bfi	r1, r4, #1, #1
 80042a4:	f364 0182 	bfi	r1, r4, #2, #1
 80042a8:	f364 01c5 	bfi	r1, r4, #3, #3
 80042ac:	f363 1188 	bfi	r1, r3, #6, #3
 80042b0:	2308      	movs	r3, #8
 80042b2:	f363 2152 	bfi	r1, r3, #9, #10
 80042b6:	f364 41de 	bfi	r1, r4, #19, #12
 80042ba:	f364 71df 	bfi	r1, r4, #31, #1
 80042be:	4623      	mov	r3, r4
 80042c0:	aa15      	add	r2, sp, #84	; 0x54
 80042c2:	4819      	ldr	r0, [pc, #100]	; (8004328 <z_arm_fault+0xf0>)
 80042c4:	f009 fa8c 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	*nested_exc = false;
 80042c8:	4626      	mov	r6, r4
		return NULL;
 80042ca:	e7ce      	b.n	800426a <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 80042cc:	4604      	mov	r4, r0
			*nested_exc = true;
 80042ce:	2601      	movs	r6, #1
 80042d0:	e7cb      	b.n	800426a <z_arm_fault+0x32>
	*nested_exc = false;
 80042d2:	2600      	movs	r6, #0
		return NULL;
 80042d4:	4634      	mov	r4, r6
 80042d6:	e7c8      	b.n	800426a <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 80042d8:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 80042dc:	6820      	ldr	r0, [r4, #0]
 80042de:	6861      	ldr	r1, [r4, #4]
 80042e0:	68a2      	ldr	r2, [r4, #8]
 80042e2:	68e3      	ldr	r3, [r4, #12]
 80042e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80042e8:	6920      	ldr	r0, [r4, #16]
 80042ea:	6961      	ldr	r1, [r4, #20]
 80042ec:	69a2      	ldr	r2, [r4, #24]
 80042ee:	69e3      	ldr	r3, [r4, #28]
 80042f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
 80042f4:	b146      	cbz	r6, 8004308 <z_arm_fault+0xd0>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 80042f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042fa:	b95a      	cbnz	r2, 8004314 <z_arm_fault+0xdc>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 80042fc:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8004300:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 8004304:	9310      	str	r3, [sp, #64]	; 0x40
 8004306:	e005      	b.n	8004314 <z_arm_fault+0xdc>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8004308:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800430a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800430e:	f023 0301 	bic.w	r3, r3, #1
 8004312:	9310      	str	r3, [sp, #64]	; 0x40
	z_arm_fatal_error(reason, &esf_copy);
 8004314:	a909      	add	r1, sp, #36	; 0x24
 8004316:	4628      	mov	r0, r5
 8004318:	f009 facf 	bl	800d8ba <z_arm_fatal_error>
 800431c:	e7af      	b.n	800427e <z_arm_fault+0x46>
 800431e:	bf00      	nop
 8004320:	e000ed00 	.word	0xe000ed00
 8004324:	08010938 	.word	0x08010938
 8004328:	080101c8 	.word	0x080101c8

0800432c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 800432c:	4a02      	ldr	r2, [pc, #8]	; (8004338 <z_arm_fault_init+0xc>)
 800432e:	6953      	ldr	r3, [r2, #20]
 8004330:	f043 0310 	orr.w	r3, r3, #16
 8004334:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 8004336:	4770      	bx	lr
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 800433c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 8004340:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 8004344:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 8004346:	4672      	mov	r2, lr
	bl z_arm_fault
 8004348:	f7ff ff76 	bl	8004238 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 800434c:	bd01      	pop	{r0, pc}
 800434e:	bf00      	nop

08004350 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 8004350:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 8004352:	e006      	b.n	8004362 <z_arm_interrupt_init+0x12>
 8004354:	f002 010f 	and.w	r1, r2, #15
 8004358:	4b09      	ldr	r3, [pc, #36]	; (8004380 <z_arm_interrupt_init+0x30>)
 800435a:	440b      	add	r3, r1
 800435c:	2110      	movs	r1, #16
 800435e:	7619      	strb	r1, [r3, #24]
 8004360:	3201      	adds	r2, #1
 8004362:	2a54      	cmp	r2, #84	; 0x54
 8004364:	dc0a      	bgt.n	800437c <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
 8004366:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8004368:	2b00      	cmp	r3, #0
 800436a:	dbf3      	blt.n	8004354 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800436c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004370:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8004374:	2110      	movs	r1, #16
 8004376:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 800437a:	e7f1      	b.n	8004360 <z_arm_interrupt_init+0x10>
	}
}
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	e000ecfc 	.word	0xe000ecfc

08004384 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8004384:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8004386:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 800438a:	4808      	ldr	r0, [pc, #32]	; (80043ac <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 800438c:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 8004390:	1840      	adds	r0, r0, r1
    msr PSP, r0
 8004392:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 8004396:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 800439a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 800439c:	4308      	orrs	r0, r1
    msr CONTROL, r0
 800439e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 80043a2:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 80043a6:	f7ff f907 	bl	80035b8 <z_arm_prep_c>
 80043aa:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 80043ac:	20002840 	.word	0x20002840

080043b0 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
 80043b0:	b508      	push	{r3, lr}
	if (_current == thread) {
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <z_impl_k_thread_abort+0x24>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	4283      	cmp	r3, r0
 80043b8:	d002      	beq.n	80043c0 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
 80043ba:	f006 fd87 	bl	800aecc <z_thread_abort>
}
 80043be:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043c0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0f8      	beq.n	80043ba <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 80043c8:	4a03      	ldr	r2, [pc, #12]	; (80043d8 <z_impl_k_thread_abort+0x28>)
 80043ca:	6853      	ldr	r3, [r2, #4]
 80043cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d0:	6053      	str	r3, [r2, #4]
 80043d2:	e7f2      	b.n	80043ba <z_impl_k_thread_abort+0xa>
 80043d4:	20001320 	.word	0x20001320
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
 80043dc:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 80043de:	4b03      	ldr	r3, [pc, #12]	; (80043ec <z_arm_configure_static_mpu_regions+0x10>)
 80043e0:	4a03      	ldr	r2, [pc, #12]	; (80043f0 <z_arm_configure_static_mpu_regions+0x14>)
 80043e2:	2101      	movs	r1, #1
 80043e4:	4803      	ldr	r0, [pc, #12]	; (80043f4 <z_arm_configure_static_mpu_regions+0x18>)
 80043e6:	f009 faea 	bl	800d9be <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
 80043ea:	bd08      	pop	{r3, pc}
 80043ec:	20028000 	.word	0x20028000
 80043f0:	20000000 	.word	0x20000000
 80043f4:	08010968 	.word	0x08010968

080043f8 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
 80043f8:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 80043fa:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80043fc:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 80043fe:	4805      	ldr	r0, [pc, #20]	; (8004414 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 8004400:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
 8004402:	2320      	movs	r3, #32
 8004404:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 8004406:	4b04      	ldr	r3, [pc, #16]	; (8004418 <z_arm_configure_dynamic_mpu_regions+0x20>)
 8004408:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 800440a:	2101      	movs	r1, #1
 800440c:	f009 fadb 	bl	800d9c6 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
 8004410:	bd08      	pop	{r3, pc}
 8004412:	bf00      	nop
 8004414:	20000de0 	.word	0x20000de0
 8004418:	150b0000 	.word	0x150b0000

0800441c <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 800441c:	4a08      	ldr	r2, [pc, #32]	; (8004440 <region_init+0x24>)
 800441e:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8004422:	680b      	ldr	r3, [r1, #0]
 8004424:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 8004428:	4303      	orrs	r3, r0
 800442a:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800442e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8004432:	688b      	ldr	r3, [r1, #8]
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	e000ed00 	.word	0xe000ed00

08004444 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
 8004444:	b510      	push	{r4, lr}
 8004446:	b090      	sub	sp, #64	; 0x40
 8004448:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
 800444a:	2807      	cmp	r0, #7
 800444c:	d804      	bhi.n	8004458 <region_allocate_and_init+0x14>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
 800444e:	f7ff ffe5 	bl	800441c <region_init>

	return index;
 8004452:	4620      	mov	r0, r4
}
 8004454:	b010      	add	sp, #64	; 0x40
 8004456:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
 8004458:	2201      	movs	r2, #1
 800445a:	f8ad 2008 	strh.w	r2, [sp, #8]
 800445e:	4b11      	ldr	r3, [pc, #68]	; (80044a4 <region_allocate_and_init+0x60>)
 8004460:	930e      	str	r3, [sp, #56]	; 0x38
 8004462:	900f      	str	r0, [sp, #60]	; 0x3c
 8004464:	2300      	movs	r3, #0
 8004466:	9301      	str	r3, [sp, #4]
 8004468:	2103      	movs	r1, #3
 800446a:	f88d 1004 	strb.w	r1, [sp, #4]
 800446e:	9901      	ldr	r1, [sp, #4]
 8004470:	910d      	str	r1, [sp, #52]	; 0x34
 8004472:	4619      	mov	r1, r3
 8004474:	f363 0100 	bfi	r1, r3, #0, #1
 8004478:	f363 0141 	bfi	r1, r3, #1, #1
 800447c:	f363 0182 	bfi	r1, r3, #2, #1
 8004480:	f363 01c5 	bfi	r1, r3, #3, #3
 8004484:	f362 1188 	bfi	r1, r2, #6, #3
 8004488:	220c      	movs	r2, #12
 800448a:	f362 2152 	bfi	r1, r2, #9, #10
 800448e:	f363 41de 	bfi	r1, r3, #19, #12
 8004492:	f363 71df 	bfi	r1, r3, #31, #1
 8004496:	aa0d      	add	r2, sp, #52	; 0x34
 8004498:	4803      	ldr	r0, [pc, #12]	; (80044a8 <region_allocate_and_init+0x64>)
 800449a:	f009 f9a1 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 800449e:	f06f 0015 	mvn.w	r0, #21
 80044a2:	e7d7      	b.n	8004454 <region_allocate_and_init+0x10>
 80044a4:	08010974 	.word	0x08010974
 80044a8:	080101c0 	.word	0x080101c0

080044ac <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 80044ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80044b0:	b091      	sub	sp, #68	; 0x44
 80044b2:	4680      	mov	r8, r0
 80044b4:	460f      	mov	r7, r1
 80044b6:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
 80044b8:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
 80044ba:	2500      	movs	r5, #0
 80044bc:	e009      	b.n	80044d2 <mpu_configure_regions+0x26>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
 80044be:	4621      	mov	r1, r4
 80044c0:	b2f0      	uxtb	r0, r6
 80044c2:	f009 fa5d 	bl	800d980 <mpu_configure_region>
 80044c6:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
 80044c8:	f110 0f16 	cmn.w	r0, #22
 80044cc:	d037      	beq.n	800453e <mpu_configure_regions+0x92>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
 80044ce:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
 80044d0:	3501      	adds	r5, #1
 80044d2:	42bd      	cmp	r5, r7
 80044d4:	da33      	bge.n	800453e <mpu_configure_regions+0x92>
		if (regions[i].size == 0U) {
 80044d6:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 80044da:	eb08 0484 	add.w	r4, r8, r4, lsl #2
 80044de:	6862      	ldr	r2, [r4, #4]
 80044e0:	2a00      	cmp	r2, #0
 80044e2:	d0f5      	beq.n	80044d0 <mpu_configure_regions+0x24>
		if (do_sanity_check &&
 80044e4:	f1b9 0f00 	cmp.w	r9, #0
 80044e8:	d0e9      	beq.n	80044be <mpu_configure_regions+0x12>
				(!mpu_partition_is_valid(&regions[i]))) {
 80044ea:	4620      	mov	r0, r4
 80044ec:	f009 fa37 	bl	800d95e <mpu_partition_is_valid>
		if (do_sanity_check &&
 80044f0:	2800      	cmp	r0, #0
 80044f2:	d1e4      	bne.n	80044be <mpu_configure_regions+0x12>
			LOG_ERR("Partition %u: sanity check failed.", i);
 80044f4:	2201      	movs	r2, #1
 80044f6:	f8ad 2008 	strh.w	r2, [sp, #8]
 80044fa:	4b13      	ldr	r3, [pc, #76]	; (8004548 <mpu_configure_regions+0x9c>)
 80044fc:	930e      	str	r3, [sp, #56]	; 0x38
 80044fe:	950f      	str	r5, [sp, #60]	; 0x3c
 8004500:	2300      	movs	r3, #0
 8004502:	9301      	str	r3, [sp, #4]
 8004504:	2103      	movs	r1, #3
 8004506:	f88d 1004 	strb.w	r1, [sp, #4]
 800450a:	9901      	ldr	r1, [sp, #4]
 800450c:	910d      	str	r1, [sp, #52]	; 0x34
 800450e:	4619      	mov	r1, r3
 8004510:	f363 0100 	bfi	r1, r3, #0, #1
 8004514:	f363 0141 	bfi	r1, r3, #1, #1
 8004518:	f363 0182 	bfi	r1, r3, #2, #1
 800451c:	f363 01c5 	bfi	r1, r3, #3, #3
 8004520:	f362 1188 	bfi	r1, r2, #6, #3
 8004524:	220c      	movs	r2, #12
 8004526:	f362 2152 	bfi	r1, r2, #9, #10
 800452a:	f363 41de 	bfi	r1, r3, #19, #12
 800452e:	f363 71df 	bfi	r1, r3, #31, #1
 8004532:	aa0d      	add	r2, sp, #52	; 0x34
 8004534:	4805      	ldr	r0, [pc, #20]	; (800454c <mpu_configure_regions+0xa0>)
 8004536:	f009 f953 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			return -EINVAL;
 800453a:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
 800453e:	4630      	mov	r0, r6
 8004540:	b011      	add	sp, #68	; 0x44
 8004542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004546:	bf00      	nop
 8004548:	0801099c 	.word	0x0801099c
 800454c:	080101c0 	.word	0x080101c0

08004550 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
 8004550:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
 8004552:	4c03      	ldr	r4, [pc, #12]	; (8004560 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 8004554:	2301      	movs	r3, #1
 8004556:	7822      	ldrb	r2, [r4, #0]
 8004558:	f7ff ffa8 	bl	80044ac <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 800455c:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
 800455e:	bd10      	pop	{r4, pc}
 8004560:	2000137f 	.word	0x2000137f

08004564 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 8004564:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 8004566:	2300      	movs	r3, #0
 8004568:	4a09      	ldr	r2, [pc, #36]	; (8004590 <mpu_configure_dynamic_mpu_regions+0x2c>)
 800456a:	7812      	ldrb	r2, [r2, #0]
 800456c:	f7ff ff9e 	bl	80044ac <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 8004570:	f110 0f16 	cmn.w	r0, #22
 8004574:	d00a      	beq.n	800458c <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 8004576:	4603      	mov	r3, r0
 8004578:	e006      	b.n	8004588 <mpu_configure_dynamic_mpu_regions+0x24>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 800457a:	4a06      	ldr	r2, [pc, #24]	; (8004594 <mpu_configure_dynamic_mpu_regions+0x30>)
 800457c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 8004580:	2100      	movs	r1, #0
 8004582:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 8004586:	3301      	adds	r3, #1
 8004588:	2b07      	cmp	r3, #7
 800458a:	ddf6      	ble.n	800457a <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
 800458c:	bd08      	pop	{r3, pc}
 800458e:	bf00      	nop
 8004590:	2000137f 	.word	0x2000137f
 8004594:	e000ed00 	.word	0xe000ed00

08004598 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 8004598:	4b04      	ldr	r3, [pc, #16]	; (80045ac <arm_core_mpu_enable+0x14>)
 800459a:	2205      	movs	r2, #5
 800459c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 80045a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80045a4:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	e000ed00 	.word	0xe000ed00

080045b0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 80045b0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 80045b4:	4b02      	ldr	r3, [pc, #8]	; (80045c0 <arm_core_mpu_disable+0x10>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	e000ed00 	.word	0xe000ed00

080045c4 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
 80045c4:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 80045c6:	4b0e      	ldr	r3, [pc, #56]	; (8004600 <z_arm_mpu_init+0x3c>)
 80045c8:	681d      	ldr	r5, [r3, #0]
 80045ca:	2d08      	cmp	r5, #8
 80045cc:	d815      	bhi.n	80045fa <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 80045ce:	f7ff ffef 	bl	80045b0 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80045d2:	2400      	movs	r4, #0
 80045d4:	e009      	b.n	80045ea <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
 80045d6:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <z_arm_mpu_init+0x3c>)
 80045d8:	6859      	ldr	r1, [r3, #4]
 80045da:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80045de:	0093      	lsls	r3, r2, #2
 80045e0:	4419      	add	r1, r3
 80045e2:	4620      	mov	r0, r4
 80045e4:	f7ff ff1a 	bl	800441c <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80045e8:	3401      	adds	r4, #1
 80045ea:	42a5      	cmp	r5, r4
 80045ec:	d8f3      	bhi.n	80045d6 <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 80045ee:	4b05      	ldr	r3, [pc, #20]	; (8004604 <z_arm_mpu_init+0x40>)
 80045f0:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
 80045f2:	f7ff ffd1 	bl	8004598 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 80045f6:	2000      	movs	r0, #0
}
 80045f8:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 80045fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045fe:	e7fb      	b.n	80045f8 <z_arm_mpu_init+0x34>
 8004600:	080109d8 	.word	0x080109d8
 8004604:	2000137f 	.word	0x2000137f

08004608 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 8004608:	4b01      	ldr	r3, [pc, #4]	; (8004610 <__stdout_hook_install+0x8>)
 800460a:	6018      	str	r0, [r3, #0]
}
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	200002b8 	.word	0x200002b8

08004614 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	4606      	mov	r6, r0
 8004618:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
 800461a:	2400      	movs	r4, #0
 800461c:	e000      	b.n	8004620 <z_impl_zephyr_read_stdin+0xc>
 800461e:	3401      	adds	r4, #1
 8004620:	42ac      	cmp	r4, r5
 8004622:	da08      	bge.n	8004636 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
 8004624:	4b05      	ldr	r3, [pc, #20]	; (800463c <z_impl_zephyr_read_stdin+0x28>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4798      	blx	r3
 800462a:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 800462c:	280a      	cmp	r0, #10
 800462e:	d001      	beq.n	8004634 <z_impl_zephyr_read_stdin+0x20>
 8004630:	280d      	cmp	r0, #13
 8004632:	d1f4      	bne.n	800461e <z_impl_zephyr_read_stdin+0xa>
			i++;
 8004634:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
 8004636:	4620      	mov	r0, r4
 8004638:	bd70      	pop	{r4, r5, r6, pc}
 800463a:	bf00      	nop
 800463c:	200002b4 	.word	0x200002b4

08004640 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
 8004640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004642:	4605      	mov	r5, r0
 8004644:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
 8004646:	2400      	movs	r4, #0
 8004648:	e004      	b.n	8004654 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
 800464a:	4b09      	ldr	r3, [pc, #36]	; (8004670 <z_impl_zephyr_write_stdout+0x30>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	7830      	ldrb	r0, [r6, #0]
 8004650:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8004652:	3401      	adds	r4, #1
 8004654:	42bc      	cmp	r4, r7
 8004656:	da08      	bge.n	800466a <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
 8004658:	192e      	adds	r6, r5, r4
 800465a:	5d2b      	ldrb	r3, [r5, r4]
 800465c:	2b0a      	cmp	r3, #10
 800465e:	d1f4      	bne.n	800464a <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
 8004660:	4b03      	ldr	r3, [pc, #12]	; (8004670 <z_impl_zephyr_write_stdout+0x30>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	200d      	movs	r0, #13
 8004666:	4798      	blx	r3
 8004668:	e7ef      	b.n	800464a <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
 800466a:	4638      	mov	r0, r7
 800466c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800466e:	bf00      	nop
 8004670:	200002b8 	.word	0x200002b8

08004674 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
 8004674:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
 8004676:	2205      	movs	r2, #5
 8004678:	4902      	ldr	r1, [pc, #8]	; (8004684 <_exit+0x10>)
 800467a:	2001      	movs	r0, #1
 800467c:	f009 f9b4 	bl	800d9e8 <_write>
	while (1) {
 8004680:	e7fe      	b.n	8004680 <_exit+0xc>
 8004682:	bf00      	nop
 8004684:	080109c0 	.word	0x080109c0

08004688 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
 8004688:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
 800468a:	4b08      	ldr	r3, [pc, #32]	; (80046ac <_sbrk+0x24>)
 800468c:	6819      	ldr	r1, [r3, #0]
 800468e:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <_sbrk+0x28>)
 8004690:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 8004692:	440a      	add	r2, r1
 8004694:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8004698:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800469c:	429a      	cmp	r2, r3
 800469e:	d202      	bcs.n	80046a6 <_sbrk+0x1e>
		heap_sz += count;
 80046a0:	4b02      	ldr	r3, [pc, #8]	; (80046ac <_sbrk+0x24>)
 80046a2:	601a      	str	r2, [r3, #0]
		ret = ptr;
 80046a4:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
 80046a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
 80046aa:	4770      	bx	lr
 80046ac:	20000dec 	.word	0x20000dec
 80046b0:	20003480 	.word	0x20003480

080046b4 <__stm32_exti_isr>:
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
{
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	4604      	mov	r4, r0
 80046b8:	460d      	mov	r5, r1
	struct stm32_exti_data *data = dev->data;
 80046ba:	6916      	ldr	r6, [r2, #16]
	int line;

	/* see which bits are set */
	for (line = min; line < max; line++) {
 80046bc:	e002      	b.n	80046c4 <__stm32_exti_isr+0x10>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80046be:	2201      	movs	r2, #1
 80046c0:	e00c      	b.n	80046dc <__stm32_exti_isr+0x28>
 80046c2:	3401      	adds	r4, #1
 80046c4:	42ac      	cmp	r4, r5
 80046c6:	da17      	bge.n	80046f8 <__stm32_exti_isr+0x44>
	if (line < 32) {
 80046c8:	2c1f      	cmp	r4, #31
 80046ca:	dcfa      	bgt.n	80046c2 <__stm32_exti_isr+0xe>
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 80046cc:	2301      	movs	r3, #1
 80046ce:	40a3      	lsls	r3, r4
 80046d0:	4a0a      	ldr	r2, [pc, #40]	; (80046fc <__stm32_exti_isr+0x48>)
 80046d2:	6952      	ldr	r2, [r2, #20]
 80046d4:	ea33 0202 	bics.w	r2, r3, r2
 80046d8:	d0f1      	beq.n	80046be <__stm32_exti_isr+0xa>
 80046da:	2200      	movs	r2, #0
		/* check if interrupt is pending */
		if (stm32_exti_is_pending(line)) {
 80046dc:	2a00      	cmp	r2, #0
 80046de:	d0f0      	beq.n	80046c2 <__stm32_exti_isr+0xe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 80046e0:	4a06      	ldr	r2, [pc, #24]	; (80046fc <__stm32_exti_isr+0x48>)
 80046e2:	6153      	str	r3, [r2, #20]
			/* clear pending interrupt */
			stm32_exti_clear_pending(line);

			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
 80046e4:	f856 3034 	ldr.w	r3, [r6, r4, lsl #3]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0ea      	beq.n	80046c2 <__stm32_exti_isr+0xe>
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 80046ec:	eb06 02c4 	add.w	r2, r6, r4, lsl #3
 80046f0:	6851      	ldr	r1, [r2, #4]
 80046f2:	4620      	mov	r0, r4
 80046f4:	4798      	blx	r3
 80046f6:	e7e4      	b.n	80046c2 <__stm32_exti_isr+0xe>
		}
	}
}
 80046f8:	bd70      	pop	{r4, r5, r6, pc}
 80046fa:	bf00      	nop
 80046fc:	40010400 	.word	0x40010400

08004700 <stm32_exti_enable>:
{
 8004700:	b508      	push	{r3, lr}
	LL_EXTI_EnableIT_0_31(1 << line);
 8004702:	2301      	movs	r3, #1
 8004704:	4083      	lsls	r3, r0
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004706:	4a04      	ldr	r2, [pc, #16]	; (8004718 <stm32_exti_enable+0x18>)
 8004708:	6811      	ldr	r1, [r2, #0]
 800470a:	430b      	orrs	r3, r1
 800470c:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 800470e:	4b03      	ldr	r3, [pc, #12]	; (800471c <stm32_exti_enable+0x1c>)
 8004710:	5618      	ldrsb	r0, [r3, r0]
 8004712:	f7fe ff29 	bl	8003568 <arch_irq_enable>
}
 8004716:	bd08      	pop	{r3, pc}
 8004718:	40010400 	.word	0x40010400
 800471c:	08010a18 	.word	0x08010a18

08004720 <stm32_exti_disable>:
	if (line < 32) {
 8004720:	281f      	cmp	r0, #31
 8004722:	dc06      	bgt.n	8004732 <stm32_exti_disable+0x12>
		LL_EXTI_DisableIT_0_31(1 << line);
 8004724:	2301      	movs	r3, #1
 8004726:	4083      	lsls	r3, r0
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004728:	4a02      	ldr	r2, [pc, #8]	; (8004734 <stm32_exti_disable+0x14>)
 800472a:	6810      	ldr	r0, [r2, #0]
 800472c:	ea20 0003 	bic.w	r0, r0, r3
 8004730:	6010      	str	r0, [r2, #0]
}
 8004732:	4770      	bx	lr
 8004734:	40010400 	.word	0x40010400

08004738 <stm32_exti_trigger>:
	switch (trigger) {
 8004738:	2903      	cmp	r1, #3
 800473a:	d832      	bhi.n	80047a2 <stm32_exti_trigger+0x6a>
 800473c:	e8df f001 	tbb	[pc, r1]
 8004740:	271b0f02 	.word	0x271b0f02
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 8004744:	2301      	movs	r3, #1
 8004746:	fa03 f000 	lsl.w	r0, r3, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800474a:	4b16      	ldr	r3, [pc, #88]	; (80047a4 <stm32_exti_trigger+0x6c>)
 800474c:	689a      	ldr	r2, [r3, #8]
 800474e:	ea22 0200 	bic.w	r2, r2, r0
 8004752:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	ea22 0000 	bic.w	r0, r2, r0
 800475a:	60d8      	str	r0, [r3, #12]
}
 800475c:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 800475e:	2301      	movs	r3, #1
 8004760:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004764:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <stm32_exti_trigger+0x6c>)
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	4302      	orrs	r2, r0
 800476a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	ea22 0000 	bic.w	r0, r2, r0
 8004772:	60d8      	str	r0, [r3, #12]
}
 8004774:	4770      	bx	lr
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8004776:	2301      	movs	r3, #1
 8004778:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800477c:	4b09      	ldr	r3, [pc, #36]	; (80047a4 <stm32_exti_trigger+0x6c>)
 800477e:	68da      	ldr	r2, [r3, #12]
 8004780:	4302      	orrs	r2, r0
 8004782:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	ea22 0000 	bic.w	r0, r2, r0
 800478a:	6098      	str	r0, [r3, #8]
}
 800478c:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 800478e:	2301      	movs	r3, #1
 8004790:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004794:	4b03      	ldr	r3, [pc, #12]	; (80047a4 <stm32_exti_trigger+0x6c>)
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	4302      	orrs	r2, r0
 800479a:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	4310      	orrs	r0, r2
 80047a0:	60d8      	str	r0, [r3, #12]
}
 80047a2:	4770      	bx	lr
 80047a4:	40010400 	.word	0x40010400

080047a8 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 80047a8:	4b07      	ldr	r3, [pc, #28]	; (80047c8 <stm32_exti_set_callback+0x20>)
 80047aa:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 80047ae:	b93b      	cbnz	r3, 80047c0 <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 80047b0:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <stm32_exti_set_callback+0x20>)
 80047b2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	data->cb[line].data = arg;
 80047b6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80047ba:	6042      	str	r2, [r0, #4]

	return 0;
 80047bc:	2000      	movs	r0, #0
 80047be:	4770      	bx	lr
		return -EBUSY;
 80047c0:	f06f 000f 	mvn.w	r0, #15
}
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	20000df0 	.word	0x20000df0

080047cc <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 80047cc:	4b03      	ldr	r3, [pc, #12]	; (80047dc <stm32_exti_unset_callback+0x10>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 80047d4:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80047d8:	605a      	str	r2, [r3, #4]
}
 80047da:	4770      	bx	lr
 80047dc:	20000df0 	.word	0x20000df0

080047e0 <stm32_clock_control_on>:
	return clock / prescaler;
}

static inline int stm32_clock_control_on(const struct device *dev,
					 clock_control_subsys_t sub_system)
{
 80047e0:	b086      	sub	sp, #24
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 80047e2:	680b      	ldr	r3, [r1, #0]
 80047e4:	2b06      	cmp	r3, #6
 80047e6:	d848      	bhi.n	800487a <stm32_clock_control_on+0x9a>
 80047e8:	e8df f003 	tbb	[pc, r3]
 80047ec:	3c261004 	.word	0x3c261004
 80047f0:	4731      	.short	0x4731
 80047f2:	1b          	.byte	0x1b
 80047f3:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 80047f4:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80047f6:	4a22      	ldr	r2, [pc, #136]	; (8004880 <stm32_clock_control_on+0xa0>)
 80047f8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80047fa:	4319      	orrs	r1, r3
 80047fc:	6491      	str	r1, [r2, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80047fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004800:	4013      	ands	r3, r2
 8004802:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8004804:	9b00      	ldr	r3, [sp, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8004806:	2000      	movs	r0, #0
}
 8004808:	b006      	add	sp, #24
 800480a:	4770      	bx	lr
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 800480c:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800480e:	4a1c      	ldr	r2, [pc, #112]	; (8004880 <stm32_clock_control_on+0xa0>)
 8004810:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004812:	4319      	orrs	r1, r3
 8004814:	64d1      	str	r1, [r2, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004816:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004818:	4013      	ands	r3, r2
 800481a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800481c:	9b01      	ldr	r3, [sp, #4]
	return 0;
 800481e:	2000      	movs	r0, #0
}
 8004820:	e7f2      	b.n	8004808 <stm32_clock_control_on+0x28>
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8004822:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004824:	4a16      	ldr	r2, [pc, #88]	; (8004880 <stm32_clock_control_on+0xa0>)
 8004826:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8004828:	4319      	orrs	r1, r3
 800482a:	6511      	str	r1, [r2, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800482c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800482e:	4013      	ands	r3, r2
 8004830:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8004832:	9b02      	ldr	r3, [sp, #8]
	return 0;
 8004834:	2000      	movs	r0, #0
}
 8004836:	e7e7      	b.n	8004808 <stm32_clock_control_on+0x28>
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8004838:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800483a:	4a11      	ldr	r2, [pc, #68]	; (8004880 <stm32_clock_control_on+0xa0>)
 800483c:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800483e:	4319      	orrs	r1, r3
 8004840:	6591      	str	r1, [r2, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004842:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004844:	4013      	ands	r3, r2
 8004846:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8004848:	9b03      	ldr	r3, [sp, #12]
	return 0;
 800484a:	2000      	movs	r0, #0
}
 800484c:	e7dc      	b.n	8004808 <stm32_clock_control_on+0x28>
		LL_APB1_GRP2_EnableClock(pclken->enr);
 800484e:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004850:	4a0b      	ldr	r2, [pc, #44]	; (8004880 <stm32_clock_control_on+0xa0>)
 8004852:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8004854:	4319      	orrs	r1, r3
 8004856:	65d1      	str	r1, [r2, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004858:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800485a:	4013      	ands	r3, r2
 800485c:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 800485e:	9b04      	ldr	r3, [sp, #16]
	return 0;
 8004860:	2000      	movs	r0, #0
}
 8004862:	e7d1      	b.n	8004808 <stm32_clock_control_on+0x28>
		LL_APB2_GRP1_EnableClock(pclken->enr);
 8004864:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004866:	4a06      	ldr	r2, [pc, #24]	; (8004880 <stm32_clock_control_on+0xa0>)
 8004868:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800486a:	4319      	orrs	r1, r3
 800486c:	6611      	str	r1, [r2, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800486e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004870:	4013      	ands	r3, r2
 8004872:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8004874:	9b05      	ldr	r3, [sp, #20]
	return 0;
 8004876:	2000      	movs	r0, #0
}
 8004878:	e7c6      	b.n	8004808 <stm32_clock_control_on+0x28>
	switch (pclken->bus) {
 800487a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800487e:	e7c3      	b.n	8004808 <stm32_clock_control_on+0x28>
 8004880:	40021000 	.word	0x40021000

08004884 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8004884:	680b      	ldr	r3, [r1, #0]
 8004886:	2b06      	cmp	r3, #6
 8004888:	d835      	bhi.n	80048f6 <stm32_clock_control_off+0x72>
 800488a:	e8df f003 	tbb	[pc, r3]
 800488e:	0c04      	.short	0x0c04
 8004890:	34242c1c 	.word	0x34242c1c
 8004894:	14          	.byte	0x14
 8004895:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_DisableClock(pclken->enr);
 8004896:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8004898:	4a18      	ldr	r2, [pc, #96]	; (80048fc <stm32_clock_control_off+0x78>)
 800489a:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800489c:	ea23 0301 	bic.w	r3, r3, r1
 80048a0:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 80048a2:	2000      	movs	r0, #0
}
 80048a4:	4770      	bx	lr
		LL_AHB2_GRP1_DisableClock(pclken->enr);
 80048a6:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80048a8:	4a14      	ldr	r2, [pc, #80]	; (80048fc <stm32_clock_control_off+0x78>)
 80048aa:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80048ac:	ea23 0301 	bic.w	r3, r3, r1
 80048b0:	64d3      	str	r3, [r2, #76]	; 0x4c
	return 0;
 80048b2:	2000      	movs	r0, #0
}
 80048b4:	4770      	bx	lr
		LL_AHB3_GRP1_DisableClock(pclken->enr);
 80048b6:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 80048b8:	4a10      	ldr	r2, [pc, #64]	; (80048fc <stm32_clock_control_off+0x78>)
 80048ba:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80048bc:	ea23 0301 	bic.w	r3, r3, r1
 80048c0:	6513      	str	r3, [r2, #80]	; 0x50
	return 0;
 80048c2:	2000      	movs	r0, #0
}
 80048c4:	4770      	bx	lr
		LL_APB1_GRP1_DisableClock(pclken->enr);
 80048c6:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80048c8:	4a0c      	ldr	r2, [pc, #48]	; (80048fc <stm32_clock_control_off+0x78>)
 80048ca:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80048cc:	ea23 0301 	bic.w	r3, r3, r1
 80048d0:	6593      	str	r3, [r2, #88]	; 0x58
	return 0;
 80048d2:	2000      	movs	r0, #0
}
 80048d4:	4770      	bx	lr
		LL_APB1_GRP2_DisableClock(pclken->enr);
 80048d6:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80048d8:	4a08      	ldr	r2, [pc, #32]	; (80048fc <stm32_clock_control_off+0x78>)
 80048da:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80048dc:	ea23 0301 	bic.w	r3, r3, r1
 80048e0:	65d3      	str	r3, [r2, #92]	; 0x5c
	return 0;
 80048e2:	2000      	movs	r0, #0
}
 80048e4:	4770      	bx	lr
		LL_APB2_GRP1_DisableClock(pclken->enr);
 80048e6:	6849      	ldr	r1, [r1, #4]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80048e8:	4a04      	ldr	r2, [pc, #16]	; (80048fc <stm32_clock_control_off+0x78>)
 80048ea:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80048ec:	ea23 0301 	bic.w	r3, r3, r1
 80048f0:	6613      	str	r3, [r2, #96]	; 0x60
	return 0;
 80048f2:	2000      	movs	r0, #0
}
 80048f4:	4770      	bx	lr
	switch (pclken->bus) {
 80048f6:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 80048fa:	4770      	bx	lr
 80048fc:	40021000 	.word	0x40021000

08004900 <stm32_clock_control_get_subsys_rate>:


static int stm32_clock_control_get_subsys_rate(const struct device *clock,
						clock_control_subsys_t sub_system,
						uint32_t *rate)
{
 8004900:	b570      	push	{r4, r5, r6, lr}
 8004902:	460c      	mov	r4, r1
 8004904:	4615      	mov	r5, r2
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 8004906:	4b0d      	ldr	r3, [pc, #52]	; (800493c <stm32_clock_control_get_subsys_rate+0x3c>)
 8004908:	681e      	ldr	r6, [r3, #0]
	uint32_t apb1_clock = get_bus_clock(ahb_clock, STM32_APB1_PRESCALER);
 800490a:	2101      	movs	r1, #1
 800490c:	4630      	mov	r0, r6
 800490e:	f009 f8f9 	bl	800db04 <get_bus_clock>
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	2b06      	cmp	r3, #6
 8004916:	d80e      	bhi.n	8004936 <stm32_clock_control_get_subsys_rate+0x36>
 8004918:	e8df f003 	tbb	[pc, r3]
 800491c:	0a070404 	.word	0x0a070404
 8004920:	0d07      	.short	0x0d07
 8004922:	04          	.byte	0x04
 8004923:	00          	.byte	0x00
#endif
#if defined (CONFIG_SOC_SERIES_STM32L0X) || \
	defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_IOP:
#endif
		*rate = ahb_clock;
 8004924:	602e      	str	r6, [r5, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8004926:	2000      	movs	r0, #0
}
 8004928:	bd70      	pop	{r4, r5, r6, pc}
		*rate = apb1_clock;
 800492a:	6028      	str	r0, [r5, #0]
	return 0;
 800492c:	2000      	movs	r0, #0
		break;
 800492e:	e7fb      	b.n	8004928 <stm32_clock_control_get_subsys_rate+0x28>
		*rate = apb2_clock;
 8004930:	6028      	str	r0, [r5, #0]
	return 0;
 8004932:	2000      	movs	r0, #0
		break;
 8004934:	e7f8      	b.n	8004928 <stm32_clock_control_get_subsys_rate+0x28>
	switch (pclken->bus) {
 8004936:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800493a:	e7f5      	b.n	8004928 <stm32_clock_control_get_subsys_rate+0x28>
 800493c:	20000360 	.word	0x20000360

08004940 <stm32_clock_switch_to_hsi>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004940:	4b10      	ldr	r3, [pc, #64]	; (8004984 <stm32_clock_switch_to_hsi+0x44>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004948:	d109      	bne.n	800495e <stm32_clock_switch_to_hsi+0x1e>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800494a:	4a0e      	ldr	r2, [pc, #56]	; (8004984 <stm32_clock_switch_to_hsi+0x44>)
 800494c:	6813      	ldr	r3, [r2, #0]
 800494e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004952:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004954:	4b0b      	ldr	r3, [pc, #44]	; (8004984 <stm32_clock_switch_to_hsi+0x44>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800495c:	d0fa      	beq.n	8004954 <stm32_clock_switch_to_hsi+0x14>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800495e:	4a09      	ldr	r2, [pc, #36]	; (8004984 <stm32_clock_switch_to_hsi+0x44>)
 8004960:	6893      	ldr	r3, [r2, #8]
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	6093      	str	r3, [r2, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800496c:	6893      	ldr	r3, [r2, #8]
 800496e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004972:	4318      	orrs	r0, r3
 8004974:	6090      	str	r0, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004976:	4b03      	ldr	r3, [pc, #12]	; (8004984 <stm32_clock_switch_to_hsi+0x44>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
	}

	/* Set HSI as SYSCLCK source */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
	LL_RCC_SetAHBPrescaler(new_ahb_prescaler);
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 800497e:	2b04      	cmp	r3, #4
 8004980:	d1f9      	bne.n	8004976 <stm32_clock_switch_to_hsi+0x36>
	}
}
 8004982:	4770      	bx	lr
 8004984:	40021000 	.word	0x40021000

08004988 <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8004988:	b510      	push	{r4, lr}
 800498a:	b086      	sub	sp, #24
#endif

	ARG_UNUSED(dev);

	/* configure clock for AHB/APB buses */
	config_bus_clk_init((LL_UTILS_ClkInitTypeDef *)&s_ClkInitStruct);
 800498c:	a803      	add	r0, sp, #12
 800498e:	f009 f8b4 	bl	800dafa <config_bus_clk_init>
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8004992:	f000 f823 	bl	80049dc <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8004996:	4668      	mov	r0, sp
 8004998:	f009 f8b7 	bl	800db0a <config_pll_init>
	 *
	 * Don't use s_ClkInitStruct.AHBCLKDivider as the AHB
	 * prescaler here. In this configuration, that's the value to
	 * use when the SYSCLK source is the PLL, not HSI.
	 */
	stm32_clock_switch_to_hsi(LL_RCC_SYSCLK_DIV_1);
 800499c:	2000      	movs	r0, #0
 800499e:	f7ff ffcf 	bl	8004940 <stm32_clock_switch_to_hsi>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80049a2:	4c0d      	ldr	r4, [pc, #52]	; (80049d8 <stm32_clock_control_init+0x50>)
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049aa:	6023      	str	r3, [r4, #0]
		 }
	 }
#endif

#if STM32_PLL_Q_DIVISOR
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 80049ac:	68e3      	ldr	r3, [r4, #12]
 80049ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049b6:	60e3      	str	r3, [r4, #12]
	LL_RCC_HSI_Disable();
	LL_RCC_HSE_Disable();

#elif STM32_PLL_SRC_HSI
	/* Switch to PLL with HSI as clock source */
	LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
 80049b8:	a903      	add	r1, sp, #12
 80049ba:	4668      	mov	r0, sp
 80049bc:	f005 f94a 	bl	8009c54 <LL_PLL_ConfigSystemClock_HSI>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049c6:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80049c8:	6823      	ldr	r3, [r4, #0]
 80049ca:	f023 0301 	bic.w	r3, r3, #1
 80049ce:	6023      	str	r3, [r4, #0]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 80049d0:	2000      	movs	r0, #0
 80049d2:	b006      	add	sp, #24
 80049d4:	bd10      	pop	{r4, pc}
 80049d6:	bf00      	nop
 80049d8:	40021000 	.word	0x40021000

080049dc <config_enable_default_clocks>:

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 80049dc:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 80049de:	4b06      	ldr	r3, [pc, #24]	; (80049f8 <config_enable_default_clocks+0x1c>)
 80049e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80049e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049e6:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80049e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ee:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80049f0:	9b01      	ldr	r3, [sp, #4]
	LL_PWR_DisableBkUpAccess();

	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

#endif
}
 80049f2:	b002      	add	sp, #8
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	40021000 	.word	0x40021000

080049fc <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
 80049fc:	b510      	push	{r4, lr}
 80049fe:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
 8004a00:	280a      	cmp	r0, #10
 8004a02:	d007      	beq.n	8004a14 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
 8004a04:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <console_out+0x28>)
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
 8004a0a:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	4798      	blx	r3

	return c;
}
 8004a10:	4620      	mov	r0, r4
 8004a12:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
 8004a14:	4b03      	ldr	r3, [pc, #12]	; (8004a24 <console_out+0x28>)
 8004a16:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 8004a18:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 8004a1a:	69db      	ldr	r3, [r3, #28]
 8004a1c:	210d      	movs	r1, #13
 8004a1e:	4798      	blx	r3
}
 8004a20:	e7f0      	b.n	8004a04 <console_out+0x8>
 8004a22:	bf00      	nop
 8004a24:	20000e70 	.word	0x20000e70

08004a28 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
 8004a28:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
 8004a2a:	4c04      	ldr	r4, [pc, #16]	; (8004a3c <uart_console_hook_install+0x14>)
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f7ff fdeb 	bl	8004608 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7fd fac6 	bl	8001fc4 <__printk_hook_install>
#endif
}
 8004a38:	bd10      	pop	{r4, pc}
 8004a3a:	bf00      	nop
 8004a3c:	080049fd 	.word	0x080049fd

08004a40 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 8004a40:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8004a42:	4806      	ldr	r0, [pc, #24]	; (8004a5c <uart_console_init+0x1c>)
 8004a44:	4b06      	ldr	r3, [pc, #24]	; (8004a60 <uart_console_init+0x20>)
 8004a46:	6018      	str	r0, [r3, #0]
 8004a48:	f00a f9d9 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 8004a4c:	b118      	cbz	r0, 8004a56 <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
 8004a4e:	f7ff ffeb 	bl	8004a28 <uart_console_hook_install>

	return 0;
 8004a52:	2000      	movs	r0, #0
}
 8004a54:	bd08      	pop	{r3, pc}
		return -ENODEV;
 8004a56:	f06f 0012 	mvn.w	r0, #18
 8004a5a:	e7fb      	b.n	8004a54 <uart_console_init+0x14>
 8004a5c:	0800fe90 	.word	0x0800fe90
 8004a60:	20000e70 	.word	0x20000e70

08004a64 <dma_stm32_get_priority>:

#endif /* CONFIG_DMA_STM32_SHARED_IRQS */

static int dma_stm32_get_priority(uint8_t priority, uint32_t *ll_priority)
{
	switch (priority) {
 8004a64:	2803      	cmp	r0, #3
 8004a66:	d815      	bhi.n	8004a94 <dma_stm32_get_priority+0x30>
 8004a68:	e8df f000 	tbb	[pc, r0]
 8004a6c:	0f0a0502 	.word	0x0f0a0502
	case 0x0:
		*ll_priority = LL_DMA_PRIORITY_LOW;
 8004a70:	2000      	movs	r0, #0
 8004a72:	6008      	str	r0, [r1, #0]
		break;
 8004a74:	4770      	bx	lr
	case 0x1:
		*ll_priority = LL_DMA_PRIORITY_MEDIUM;
 8004a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a7a:	600b      	str	r3, [r1, #0]
	default:
		LOG_ERR("Priority error. %d", priority);
		return -EINVAL;
	}

	return 0;
 8004a7c:	2000      	movs	r0, #0
		break;
 8004a7e:	4770      	bx	lr
		*ll_priority = LL_DMA_PRIORITY_HIGH;
 8004a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a84:	600b      	str	r3, [r1, #0]
	return 0;
 8004a86:	2000      	movs	r0, #0
		break;
 8004a88:	4770      	bx	lr
		*ll_priority = LL_DMA_PRIORITY_VERYHIGH;
 8004a8a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004a8e:	600b      	str	r3, [r1, #0]
	return 0;
 8004a90:	2000      	movs	r0, #0
}
 8004a92:	4770      	bx	lr
{
 8004a94:	b500      	push	{lr}
 8004a96:	b091      	sub	sp, #68	; 0x44
		LOG_ERR("Priority error. %d", priority);
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004a9e:	4b12      	ldr	r3, [pc, #72]	; (8004ae8 <dma_stm32_get_priority+0x84>)
 8004aa0:	930e      	str	r3, [sp, #56]	; 0x38
 8004aa2:	900f      	str	r0, [sp, #60]	; 0x3c
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	9301      	str	r3, [sp, #4]
 8004aa8:	2103      	movs	r1, #3
 8004aaa:	f88d 1004 	strb.w	r1, [sp, #4]
 8004aae:	9901      	ldr	r1, [sp, #4]
 8004ab0:	910d      	str	r1, [sp, #52]	; 0x34
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	f363 0100 	bfi	r1, r3, #0, #1
 8004ab8:	f363 0141 	bfi	r1, r3, #1, #1
 8004abc:	f363 0182 	bfi	r1, r3, #2, #1
 8004ac0:	f363 01c5 	bfi	r1, r3, #3, #3
 8004ac4:	f362 1188 	bfi	r1, r2, #6, #3
 8004ac8:	220c      	movs	r2, #12
 8004aca:	f362 2152 	bfi	r1, r2, #9, #10
 8004ace:	f363 41de 	bfi	r1, r3, #19, #12
 8004ad2:	f363 71df 	bfi	r1, r3, #31, #1
 8004ad6:	aa0d      	add	r2, sp, #52	; 0x34
 8004ad8:	4804      	ldr	r0, [pc, #16]	; (8004aec <dma_stm32_get_priority+0x88>)
 8004ada:	f008 fe81 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8004ade:	f06f 0015 	mvn.w	r0, #21
}
 8004ae2:	b011      	add	sp, #68	; 0x44
 8004ae4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ae8:	08010a38 	.word	0x08010a38
 8004aec:	080101a0 	.word	0x080101a0

08004af0 <dma_stm32_get_direction>:

static int dma_stm32_get_direction(enum dma_channel_direction direction,
				   uint32_t *ll_direction)
{
	switch (direction) {
 8004af0:	2801      	cmp	r0, #1
 8004af2:	d030      	beq.n	8004b56 <dma_stm32_get_direction+0x66>
 8004af4:	2802      	cmp	r0, #2
 8004af6:	d032      	beq.n	8004b5e <dma_stm32_get_direction+0x6e>
 8004af8:	b348      	cbz	r0, 8004b4e <dma_stm32_get_direction+0x5e>
{
 8004afa:	b500      	push	{lr}
 8004afc:	b091      	sub	sp, #68	; 0x44
		break;
	case PERIPHERAL_TO_MEMORY:
		*ll_direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
		break;
	default:
		LOG_ERR("Direction error. %d", direction);
 8004afe:	2201      	movs	r2, #1
 8004b00:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004b04:	4b17      	ldr	r3, [pc, #92]	; (8004b64 <dma_stm32_get_direction+0x74>)
 8004b06:	930e      	str	r3, [sp, #56]	; 0x38
 8004b08:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	9301      	str	r3, [sp, #4]
 8004b0e:	2103      	movs	r1, #3
 8004b10:	f88d 1004 	strb.w	r1, [sp, #4]
 8004b14:	9901      	ldr	r1, [sp, #4]
 8004b16:	910d      	str	r1, [sp, #52]	; 0x34
 8004b18:	4619      	mov	r1, r3
 8004b1a:	f363 0100 	bfi	r1, r3, #0, #1
 8004b1e:	f363 0141 	bfi	r1, r3, #1, #1
 8004b22:	f363 0182 	bfi	r1, r3, #2, #1
 8004b26:	f363 01c5 	bfi	r1, r3, #3, #3
 8004b2a:	f362 1188 	bfi	r1, r2, #6, #3
 8004b2e:	220c      	movs	r2, #12
 8004b30:	f362 2152 	bfi	r1, r2, #9, #10
 8004b34:	f363 41de 	bfi	r1, r3, #19, #12
 8004b38:	f363 71df 	bfi	r1, r3, #31, #1
 8004b3c:	aa0d      	add	r2, sp, #52	; 0x34
 8004b3e:	480a      	ldr	r0, [pc, #40]	; (8004b68 <dma_stm32_get_direction+0x78>)
 8004b40:	f008 fe4e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8004b44:	f06f 0015 	mvn.w	r0, #21
	}

	return 0;
}
 8004b48:	b011      	add	sp, #68	; 0x44
 8004b4a:	f85d fb04 	ldr.w	pc, [sp], #4
		*ll_direction = LL_DMA_DIRECTION_MEMORY_TO_MEMORY;
 8004b4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b52:	600b      	str	r3, [r1, #0]
		break;
 8004b54:	4770      	bx	lr
		*ll_direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8004b56:	2310      	movs	r3, #16
 8004b58:	600b      	str	r3, [r1, #0]
	return 0;
 8004b5a:	2000      	movs	r0, #0
		break;
 8004b5c:	4770      	bx	lr
		*ll_direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8004b5e:	2000      	movs	r0, #0
 8004b60:	6008      	str	r0, [r1, #0]
}
 8004b62:	4770      	bx	lr
 8004b64:	08010a4c 	.word	0x08010a4c
 8004b68:	080101a0 	.word	0x080101a0

08004b6c <dma_stm32_get_memory_increment>:

static int dma_stm32_get_memory_increment(enum dma_addr_adj increment,
					  uint32_t *ll_increment)
{
	switch (increment) {
 8004b6c:	2801      	cmp	r0, #1
 8004b6e:	d032      	beq.n	8004bd6 <dma_stm32_get_memory_increment+0x6a>
 8004b70:	2802      	cmp	r0, #2
 8004b72:	d02d      	beq.n	8004bd0 <dma_stm32_get_memory_increment+0x64>
 8004b74:	b348      	cbz	r0, 8004bca <dma_stm32_get_memory_increment+0x5e>
{
 8004b76:	b500      	push	{lr}
 8004b78:	b091      	sub	sp, #68	; 0x44
		*ll_increment = LL_DMA_MEMORY_NOINCREMENT;
		break;
	case DMA_ADDR_ADJ_DECREMENT:
		return -ENOTSUP;
	default:
		LOG_ERR("Memory increment error. %d", increment);
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004b80:	4b16      	ldr	r3, [pc, #88]	; (8004bdc <dma_stm32_get_memory_increment+0x70>)
 8004b82:	930e      	str	r3, [sp, #56]	; 0x38
 8004b84:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b86:	2300      	movs	r3, #0
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	2103      	movs	r1, #3
 8004b8c:	f88d 1004 	strb.w	r1, [sp, #4]
 8004b90:	9901      	ldr	r1, [sp, #4]
 8004b92:	910d      	str	r1, [sp, #52]	; 0x34
 8004b94:	4619      	mov	r1, r3
 8004b96:	f363 0100 	bfi	r1, r3, #0, #1
 8004b9a:	f363 0141 	bfi	r1, r3, #1, #1
 8004b9e:	f363 0182 	bfi	r1, r3, #2, #1
 8004ba2:	f363 01c5 	bfi	r1, r3, #3, #3
 8004ba6:	f362 1188 	bfi	r1, r2, #6, #3
 8004baa:	220c      	movs	r2, #12
 8004bac:	f362 2152 	bfi	r1, r2, #9, #10
 8004bb0:	f363 41de 	bfi	r1, r3, #19, #12
 8004bb4:	f363 71df 	bfi	r1, r3, #31, #1
 8004bb8:	aa0d      	add	r2, sp, #52	; 0x34
 8004bba:	4809      	ldr	r0, [pc, #36]	; (8004be0 <dma_stm32_get_memory_increment+0x74>)
 8004bbc:	f008 fe10 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8004bc0:	f06f 0015 	mvn.w	r0, #21
	}

	return 0;
}
 8004bc4:	b011      	add	sp, #68	; 0x44
 8004bc6:	f85d fb04 	ldr.w	pc, [sp], #4
		*ll_increment = LL_DMA_MEMORY_INCREMENT;
 8004bca:	2380      	movs	r3, #128	; 0x80
 8004bcc:	600b      	str	r3, [r1, #0]
		break;
 8004bce:	4770      	bx	lr
		*ll_increment = LL_DMA_MEMORY_NOINCREMENT;
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	6008      	str	r0, [r1, #0]
		break;
 8004bd4:	4770      	bx	lr
	switch (increment) {
 8004bd6:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8004bda:	4770      	bx	lr
 8004bdc:	08010a60 	.word	0x08010a60
 8004be0:	080101a0 	.word	0x080101a0

08004be4 <dma_stm32_get_periph_increment>:

static int dma_stm32_get_periph_increment(enum dma_addr_adj increment,
					  uint32_t *ll_increment)
{
	switch (increment) {
 8004be4:	2801      	cmp	r0, #1
 8004be6:	d032      	beq.n	8004c4e <dma_stm32_get_periph_increment+0x6a>
 8004be8:	2802      	cmp	r0, #2
 8004bea:	d02d      	beq.n	8004c48 <dma_stm32_get_periph_increment+0x64>
 8004bec:	b348      	cbz	r0, 8004c42 <dma_stm32_get_periph_increment+0x5e>
{
 8004bee:	b500      	push	{lr}
 8004bf0:	b091      	sub	sp, #68	; 0x44
		*ll_increment = LL_DMA_PERIPH_NOINCREMENT;
		break;
	case DMA_ADDR_ADJ_DECREMENT:
		return -ENOTSUP;
	default:
		LOG_ERR("Periph increment error. %d", increment);
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004bf8:	4b16      	ldr	r3, [pc, #88]	; (8004c54 <dma_stm32_get_periph_increment+0x70>)
 8004bfa:	930e      	str	r3, [sp, #56]	; 0x38
 8004bfc:	900f      	str	r0, [sp, #60]	; 0x3c
 8004bfe:	2300      	movs	r3, #0
 8004c00:	9301      	str	r3, [sp, #4]
 8004c02:	2103      	movs	r1, #3
 8004c04:	f88d 1004 	strb.w	r1, [sp, #4]
 8004c08:	9901      	ldr	r1, [sp, #4]
 8004c0a:	910d      	str	r1, [sp, #52]	; 0x34
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	f363 0100 	bfi	r1, r3, #0, #1
 8004c12:	f363 0141 	bfi	r1, r3, #1, #1
 8004c16:	f363 0182 	bfi	r1, r3, #2, #1
 8004c1a:	f363 01c5 	bfi	r1, r3, #3, #3
 8004c1e:	f362 1188 	bfi	r1, r2, #6, #3
 8004c22:	220c      	movs	r2, #12
 8004c24:	f362 2152 	bfi	r1, r2, #9, #10
 8004c28:	f363 41de 	bfi	r1, r3, #19, #12
 8004c2c:	f363 71df 	bfi	r1, r3, #31, #1
 8004c30:	aa0d      	add	r2, sp, #52	; 0x34
 8004c32:	4809      	ldr	r0, [pc, #36]	; (8004c58 <dma_stm32_get_periph_increment+0x74>)
 8004c34:	f008 fdd4 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8004c38:	f06f 0015 	mvn.w	r0, #21
	}

	return 0;
}
 8004c3c:	b011      	add	sp, #68	; 0x44
 8004c3e:	f85d fb04 	ldr.w	pc, [sp], #4
		*ll_increment = LL_DMA_PERIPH_INCREMENT;
 8004c42:	2340      	movs	r3, #64	; 0x40
 8004c44:	600b      	str	r3, [r1, #0]
		break;
 8004c46:	4770      	bx	lr
		*ll_increment = LL_DMA_PERIPH_NOINCREMENT;
 8004c48:	2000      	movs	r0, #0
 8004c4a:	6008      	str	r0, [r1, #0]
		break;
 8004c4c:	4770      	bx	lr
	switch (increment) {
 8004c4e:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8004c52:	4770      	bx	lr
 8004c54:	08010a7c 	.word	0x08010a7c
 8004c58:	080101a0 	.word	0x080101a0

08004c5c <dma_stm32_irq_handler>:
{
 8004c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c60:	b096      	sub	sp, #88	; 0x58
 8004c62:	4606      	mov	r6, r0
 8004c64:	460d      	mov	r5, r1
	const struct dma_stm32_config *config = dev->config;
 8004c66:	6843      	ldr	r3, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8004c68:	691f      	ldr	r7, [r3, #16]
	stream = &config->streams[id];
 8004c6a:	699c      	ldr	r4, [r3, #24]
 8004c6c:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8004c70:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
	callback_arg = id + STREAM_OFFSET;
 8004c74:	f101 0801 	add.w	r8, r1, #1
		stream->busy = false;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	71a3      	strb	r3, [r4, #6]
	if (stm32_dma_is_ht_irq_active(dma, id)) {
 8004c7c:	4638      	mov	r0, r7
 8004c7e:	f000 fd61 	bl	8005744 <stm32_dma_is_ht_irq_active>
 8004c82:	b178      	cbz	r0, 8004ca4 <dma_stm32_irq_handler+0x48>
		if (!stream->hal_override) {
 8004c84:	7963      	ldrb	r3, [r4, #5]
 8004c86:	b143      	cbz	r3, 8004c9a <dma_stm32_irq_handler+0x3e>
		stream->dma_callback(dev, stream->user_data, callback_arg, 0);
 8004c88:	6965      	ldr	r5, [r4, #20]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	4642      	mov	r2, r8
 8004c8e:	6921      	ldr	r1, [r4, #16]
 8004c90:	4630      	mov	r0, r6
 8004c92:	47a8      	blx	r5
}
 8004c94:	b016      	add	sp, #88	; 0x58
 8004c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			dma_stm32_clear_ht(dma, id);
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	4638      	mov	r0, r7
 8004c9e:	f000 fc59 	bl	8005554 <dma_stm32_clear_ht>
 8004ca2:	e7f1      	b.n	8004c88 <dma_stm32_irq_handler+0x2c>
	} else if (stm32_dma_is_tc_irq_active(dma, id)) {
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	4638      	mov	r0, r7
 8004ca8:	f000 fd32 	bl	8005710 <stm32_dma_is_tc_irq_active>
 8004cac:	b168      	cbz	r0, 8004cca <dma_stm32_irq_handler+0x6e>
		if (!stream->hal_override) {
 8004cae:	7963      	ldrb	r3, [r4, #5]
 8004cb0:	b133      	cbz	r3, 8004cc0 <dma_stm32_irq_handler+0x64>
		stream->dma_callback(dev, stream->user_data, callback_arg, 0);
 8004cb2:	6965      	ldr	r5, [r4, #20]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	4642      	mov	r2, r8
 8004cb8:	6921      	ldr	r1, [r4, #16]
 8004cba:	4630      	mov	r0, r6
 8004cbc:	47a8      	blx	r5
 8004cbe:	e7e9      	b.n	8004c94 <dma_stm32_irq_handler+0x38>
			dma_stm32_clear_tc(dma, id);
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	4638      	mov	r0, r7
 8004cc4:	f000 fc4e 	bl	8005564 <dma_stm32_clear_tc>
 8004cc8:	e7f3      	b.n	8004cb2 <dma_stm32_irq_handler+0x56>
	} else if (stm32_dma_is_unexpected_irq_happened(dma, id)) {
 8004cca:	4629      	mov	r1, r5
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f009 f8bd 	bl	800de4c <stm32_dma_is_unexpected_irq_happened>
 8004cd2:	b348      	cbz	r0, 8004d28 <dma_stm32_irq_handler+0xcc>
		LOG_ERR("Unexpected irq happened.");
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004cda:	4b2c      	ldr	r3, [pc, #176]	; (8004d8c <dma_stm32_irq_handler+0x130>)
 8004cdc:	9314      	str	r3, [sp, #80]	; 0x50
 8004cde:	2300      	movs	r3, #0
 8004ce0:	9301      	str	r3, [sp, #4]
 8004ce2:	2102      	movs	r1, #2
 8004ce4:	f88d 1004 	strb.w	r1, [sp, #4]
 8004ce8:	9901      	ldr	r1, [sp, #4]
 8004cea:	9113      	str	r1, [sp, #76]	; 0x4c
 8004cec:	4619      	mov	r1, r3
 8004cee:	f363 0100 	bfi	r1, r3, #0, #1
 8004cf2:	f363 0141 	bfi	r1, r3, #1, #1
 8004cf6:	f363 0182 	bfi	r1, r3, #2, #1
 8004cfa:	f363 01c5 	bfi	r1, r3, #3, #3
 8004cfe:	f362 1188 	bfi	r1, r2, #6, #3
 8004d02:	2208      	movs	r2, #8
 8004d04:	f362 2152 	bfi	r1, r2, #9, #10
 8004d08:	f363 41de 	bfi	r1, r3, #19, #12
 8004d0c:	f363 71df 	bfi	r1, r3, #31, #1
 8004d10:	aa13      	add	r2, sp, #76	; 0x4c
 8004d12:	481f      	ldr	r0, [pc, #124]	; (8004d90 <dma_stm32_irq_handler+0x134>)
 8004d14:	f008 fd64 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		stream->dma_callback(dev, stream->user_data,
 8004d18:	6965      	ldr	r5, [r4, #20]
 8004d1a:	f06f 0304 	mvn.w	r3, #4
 8004d1e:	4642      	mov	r2, r8
 8004d20:	6921      	ldr	r1, [r4, #16]
 8004d22:	4630      	mov	r0, r6
 8004d24:	47a8      	blx	r5
 8004d26:	e7b5      	b.n	8004c94 <dma_stm32_irq_handler+0x38>
		LOG_ERR("Transfer Error.");
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f8ad 2008 	strh.w	r2, [sp, #8]
 8004d2e:	4b19      	ldr	r3, [pc, #100]	; (8004d94 <dma_stm32_irq_handler+0x138>)
 8004d30:	930e      	str	r3, [sp, #56]	; 0x38
 8004d32:	2300      	movs	r3, #0
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	2102      	movs	r1, #2
 8004d38:	f88d 1004 	strb.w	r1, [sp, #4]
 8004d3c:	9901      	ldr	r1, [sp, #4]
 8004d3e:	910d      	str	r1, [sp, #52]	; 0x34
 8004d40:	4619      	mov	r1, r3
 8004d42:	f363 0100 	bfi	r1, r3, #0, #1
 8004d46:	f363 0141 	bfi	r1, r3, #1, #1
 8004d4a:	f363 0182 	bfi	r1, r3, #2, #1
 8004d4e:	f363 01c5 	bfi	r1, r3, #3, #3
 8004d52:	f362 1188 	bfi	r1, r2, #6, #3
 8004d56:	2208      	movs	r2, #8
 8004d58:	f362 2152 	bfi	r1, r2, #9, #10
 8004d5c:	f363 41de 	bfi	r1, r3, #19, #12
 8004d60:	f363 71df 	bfi	r1, r3, #31, #1
 8004d64:	aa0d      	add	r2, sp, #52	; 0x34
 8004d66:	480a      	ldr	r0, [pc, #40]	; (8004d90 <dma_stm32_irq_handler+0x134>)
 8004d68:	f008 fd3a 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		dma_stm32_dump_stream_irq(dev, id);
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	4630      	mov	r0, r6
 8004d70:	f008 ff0d 	bl	800db8e <dma_stm32_dump_stream_irq>
		dma_stm32_clear_stream_irq(dev, id);
 8004d74:	4629      	mov	r1, r5
 8004d76:	4630      	mov	r0, r6
 8004d78:	f008 ff0f 	bl	800db9a <dma_stm32_clear_stream_irq>
		stream->dma_callback(dev, stream->user_data,
 8004d7c:	6965      	ldr	r5, [r4, #20]
 8004d7e:	f06f 0304 	mvn.w	r3, #4
 8004d82:	4642      	mov	r2, r8
 8004d84:	6921      	ldr	r1, [r4, #16]
 8004d86:	4630      	mov	r0, r6
 8004d88:	47a8      	blx	r5
}
 8004d8a:	e783      	b.n	8004c94 <dma_stm32_irq_handler+0x38>
 8004d8c:	08010a98 	.word	0x08010a98
 8004d90:	080101a0 	.word	0x080101a0
 8004d94:	08010ab4 	.word	0x08010ab4

08004d98 <dma_stm32_get_status>:
	return 0;
}

DMA_STM32_EXPORT_API int dma_stm32_get_status(const struct device *dev,
				uint32_t id, struct dma_status *stat)
{
 8004d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9c:	4614      	mov	r4, r2
	const struct dma_stm32_config *config = dev->config;
 8004d9e:	6843      	ldr	r3, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8004da0:	691e      	ldr	r6, [r3, #16]
	struct dma_stm32_stream *stream;

	/* give channel from index 0 */
	id = id - STREAM_OFFSET;
 8004da2:	1e48      	subs	r0, r1, #1
	if (id >= config->max_streams) {
 8004da4:	695a      	ldr	r2, [r3, #20]
 8004da6:	4282      	cmp	r2, r0
 8004da8:	d916      	bls.n	8004dd8 <dma_stm32_get_status+0x40>
		return -EINVAL;
	}

	stream = &config->streams[id];
 8004daa:	699f      	ldr	r7, [r3, #24]
 8004dac:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8004db0:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8004db4:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
	stat->pending_length = LL_DMA_GetDataLength(dma, dma_stm32_id_to_stream(id));
 8004db8:	f000 fbc6 	bl	8005548 <dma_stm32_id_to_stream>
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004dbc:	4b08      	ldr	r3, [pc, #32]	; (8004de0 <dma_stm32_get_status+0x48>)
 8004dbe:	5c1b      	ldrb	r3, [r3, r0]
 8004dc0:	441e      	add	r6, r3
 8004dc2:	6873      	ldr	r3, [r6, #4]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	6063      	str	r3, [r4, #4]
	stat->dir = stream->direction;
 8004dc8:	f817 3008 	ldrb.w	r3, [r7, r8]
 8004dcc:	7063      	strb	r3, [r4, #1]
	stat->busy = stream->busy;
 8004dce:	79ab      	ldrb	r3, [r5, #6]
 8004dd0:	7023      	strb	r3, [r4, #0]

	return 0;
 8004dd2:	2000      	movs	r0, #0
}
 8004dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EINVAL;
 8004dd8:	f06f 0015 	mvn.w	r0, #21
 8004ddc:	e7fa      	b.n	8004dd4 <dma_stm32_get_status+0x3c>
 8004dde:	bf00      	nop
 8004de0:	08010c44 	.word	0x08010c44

08004de4 <dma_stm32_stop>:
{
 8004de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const struct dma_stm32_config *config = dev->config;
 8004de6:	6842      	ldr	r2, [r0, #4]
	struct dma_stm32_stream *stream = &config->streams[id - STREAM_OFFSET];
 8004de8:	6996      	ldr	r6, [r2, #24]
 8004dea:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	3b18      	subs	r3, #24
 8004df2:	441e      	add	r6, r3
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8004df4:	6917      	ldr	r7, [r2, #16]
	id = id - STREAM_OFFSET;
 8004df6:	1e4c      	subs	r4, r1, #1
	if (id >= config->max_streams) {
 8004df8:	6953      	ldr	r3, [r2, #20]
 8004dfa:	42a3      	cmp	r3, r4
 8004dfc:	d914      	bls.n	8004e28 <dma_stm32_stop+0x44>
 8004dfe:	4605      	mov	r5, r0
	LL_DMA_DisableIT_TC(dma, dma_stm32_id_to_stream(id));
 8004e00:	4620      	mov	r0, r4
 8004e02:	f000 fba1 	bl	8005548 <dma_stm32_id_to_stream>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8004e06:	4b0a      	ldr	r3, [pc, #40]	; (8004e30 <dma_stm32_stop+0x4c>)
 8004e08:	5c1a      	ldrb	r2, [r3, r0]
 8004e0a:	58bb      	ldr	r3, [r7, r2]
 8004e0c:	f023 0302 	bic.w	r3, r3, #2
 8004e10:	50bb      	str	r3, [r7, r2]
	dma_stm32_disable_stream(dma, id);
 8004e12:	4621      	mov	r1, r4
 8004e14:	4638      	mov	r0, r7
 8004e16:	f008 fef3 	bl	800dc00 <dma_stm32_disable_stream>
	dma_stm32_clear_stream_irq(dev, id);
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f008 febc 	bl	800db9a <dma_stm32_clear_stream_irq>
	stream->busy = false;
 8004e22:	2000      	movs	r0, #0
 8004e24:	71b0      	strb	r0, [r6, #6]
}
 8004e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
 8004e28:	f06f 0015 	mvn.w	r0, #21
 8004e2c:	e7fb      	b.n	8004e26 <dma_stm32_stop+0x42>
 8004e2e:	bf00      	nop
 8004e30:	08010c44 	.word	0x08010c44

08004e34 <dma_stm32_reload>:
{
 8004e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	461f      	mov	r7, r3
	const struct dma_stm32_config *config = dev->config;
 8004e3a:	6840      	ldr	r0, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8004e3c:	6906      	ldr	r6, [r0, #16]
	id = id - STREAM_OFFSET;
 8004e3e:	1e4c      	subs	r4, r1, #1
	if (id >= config->max_streams) {
 8004e40:	6943      	ldr	r3, [r0, #20]
 8004e42:	42a3      	cmp	r3, r4
 8004e44:	d964      	bls.n	8004f10 <dma_stm32_reload+0xdc>
 8004e46:	4690      	mov	r8, r2
	stream = &config->streams[id];
 8004e48:	f8d0 a018 	ldr.w	sl, [r0, #24]
 8004e4c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8004e50:	ea4f 0bc5 	mov.w	fp, r5, lsl #3
 8004e54:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
	if (dma_stm32_disable_stream(dma, id) != 0) {
 8004e58:	4621      	mov	r1, r4
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	f008 fed0 	bl	800dc00 <dma_stm32_disable_stream>
 8004e60:	4681      	mov	r9, r0
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d157      	bne.n	8004f16 <dma_stm32_reload+0xe2>
	switch (stream->direction) {
 8004e66:	f85a 100b 	ldr.w	r1, [sl, fp]
 8004e6a:	2901      	cmp	r1, #1
 8004e6c:	d007      	beq.n	8004e7e <dma_stm32_reload+0x4a>
 8004e6e:	2902      	cmp	r1, #2
 8004e70:	d02c      	beq.n	8004ecc <dma_stm32_reload+0x98>
 8004e72:	b359      	cbz	r1, 8004ecc <dma_stm32_reload+0x98>
 8004e74:	f06f 0915 	mvn.w	r9, #21
}
 8004e78:	4648      	mov	r0, r9
 8004e7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		LL_DMA_SetMemoryAddress(dma, dma_stm32_id_to_stream(id), src);
 8004e7e:	4620      	mov	r0, r4
 8004e80:	f000 fb62 	bl	8005548 <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8004e84:	f8df a094 	ldr.w	sl, [pc, #148]	; 8004f1c <dma_stm32_reload+0xe8>
 8004e88:	f81a 3000 	ldrb.w	r3, [sl, r0]
 8004e8c:	4433      	add	r3, r6
 8004e8e:	f8c3 800c 	str.w	r8, [r3, #12]
		LL_DMA_SetPeriphAddress(dma, dma_stm32_id_to_stream(id), dst);
 8004e92:	4620      	mov	r0, r4
 8004e94:	f000 fb58 	bl	8005548 <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8004e98:	f81a 3000 	ldrb.w	r3, [sl, r0]
 8004e9c:	4433      	add	r3, r6
 8004e9e:	609f      	str	r7, [r3, #8]
	if (stream->source_periph) {
 8004ea0:	792b      	ldrb	r3, [r5, #4]
 8004ea2:	b32b      	cbz	r3, 8004ef0 <dma_stm32_reload+0xbc>
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	f000 fb4f 	bl	8005548 <dma_stm32_id_to_stream>
				     size / stream->src_size);
 8004eaa:	68ab      	ldr	r3, [r5, #8]
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8004eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004eae:	fbb2 f3f3 	udiv	r3, r2, r3
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004eb2:	4a1a      	ldr	r2, [pc, #104]	; (8004f1c <dma_stm32_reload+0xe8>)
 8004eb4:	5c11      	ldrb	r1, [r2, r0]
 8004eb6:	4431      	add	r1, r6
 8004eb8:	684a      	ldr	r2, [r1, #4]
 8004eba:	0c12      	lsrs	r2, r2, #16
 8004ebc:	0412      	lsls	r2, r2, #16
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	604b      	str	r3, [r1, #4]
	stm32_dma_enable_stream(dma, id);
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	f000 fc57 	bl	8005778 <stm32_dma_enable_stream>
	return 0;
 8004eca:	e7d5      	b.n	8004e78 <dma_stm32_reload+0x44>
		LL_DMA_SetPeriphAddress(dma, dma_stm32_id_to_stream(id), src);
 8004ecc:	4620      	mov	r0, r4
 8004ece:	f000 fb3b 	bl	8005548 <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8004ed2:	f8df a048 	ldr.w	sl, [pc, #72]	; 8004f1c <dma_stm32_reload+0xe8>
 8004ed6:	f81a 3000 	ldrb.w	r3, [sl, r0]
 8004eda:	4433      	add	r3, r6
 8004edc:	f8c3 8008 	str.w	r8, [r3, #8]
		LL_DMA_SetMemoryAddress(dma, dma_stm32_id_to_stream(id), dst);
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	f000 fb31 	bl	8005548 <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8004ee6:	f81a 3000 	ldrb.w	r3, [sl, r0]
 8004eea:	4433      	add	r3, r6
 8004eec:	60df      	str	r7, [r3, #12]
}
 8004eee:	e7d7      	b.n	8004ea0 <dma_stm32_reload+0x6c>
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	f000 fb29 	bl	8005548 <dma_stm32_id_to_stream>
				     size / stream->dst_size);
 8004ef6:	68eb      	ldr	r3, [r5, #12]
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8004ef8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004efa:	fbb2 f3f3 	udiv	r3, r2, r3
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004efe:	4a07      	ldr	r2, [pc, #28]	; (8004f1c <dma_stm32_reload+0xe8>)
 8004f00:	5c11      	ldrb	r1, [r2, r0]
 8004f02:	4431      	add	r1, r6
 8004f04:	684a      	ldr	r2, [r1, #4]
 8004f06:	0c12      	lsrs	r2, r2, #16
 8004f08:	0412      	lsls	r2, r2, #16
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	604b      	str	r3, [r1, #4]
}
 8004f0e:	e7d8      	b.n	8004ec2 <dma_stm32_reload+0x8e>
		return -EINVAL;
 8004f10:	f06f 0915 	mvn.w	r9, #21
 8004f14:	e7b0      	b.n	8004e78 <dma_stm32_reload+0x44>
		return -EBUSY;
 8004f16:	f06f 090f 	mvn.w	r9, #15
 8004f1a:	e7ad      	b.n	8004e78 <dma_stm32_reload+0x44>
 8004f1c:	08010c44 	.word	0x08010c44

08004f20 <dma_stm32_configure>:
{
 8004f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f24:	b0d1      	sub	sp, #324	; 0x144
 8004f26:	4607      	mov	r7, r0
 8004f28:	460d      	mov	r5, r1
 8004f2a:	4614      	mov	r4, r2
	const struct dma_stm32_config *dev_config = dev->config;
 8004f2c:	f8d0 b004 	ldr.w	fp, [r0, #4]
				&dev_config->streams[id - STREAM_OFFSET];
 8004f30:	f8db 9018 	ldr.w	r9, [fp, #24]
 8004f34:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8004f38:	00f6      	lsls	r6, r6, #3
 8004f3a:	3e18      	subs	r6, #24
	struct dma_stm32_stream *stream =
 8004f3c:	eb09 0806 	add.w	r8, r9, r6
	DMA_TypeDef *dma = (DMA_TypeDef *)dev_config->base;
 8004f40:	f8db a010 	ldr.w	sl, [fp, #16]
	LL_DMA_StructInit(&DMA_InitStruct);
 8004f44:	a809      	add	r0, sp, #36	; 0x24
 8004f46:	f009 ff3c 	bl	800edc2 <LL_DMA_StructInit>
	if (config->linked_channel == STM32_DMA_HAL_OVERRIDE) {
 8004f4a:	8863      	ldrh	r3, [r4, #2]
 8004f4c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004f50:	f5b3 6ffe 	cmp.w	r3, #2032	; 0x7f0
 8004f54:	f000 809c 	beq.w	8005090 <dma_stm32_configure+0x170>
 8004f58:	3d01      	subs	r5, #1
	if (id >= dev_config->max_streams) {
 8004f5a:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004f5e:	42ab      	cmp	r3, r5
 8004f60:	f240 80a6 	bls.w	80050b0 <dma_stm32_configure+0x190>
	if (stream->busy) {
 8004f64:	f898 3006 	ldrb.w	r3, [r8, #6]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f040 80c7 	bne.w	80050fc <dma_stm32_configure+0x1dc>
	if (dma_stm32_disable_stream(dma, id) != 0) {
 8004f6e:	4629      	mov	r1, r5
 8004f70:	4650      	mov	r0, sl
 8004f72:	f008 fe45 	bl	800dc00 <dma_stm32_disable_stream>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f040 80e6 	bne.w	8005148 <dma_stm32_configure+0x228>
	dma_stm32_clear_stream_irq(dev, id);
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	4638      	mov	r0, r7
 8004f80:	f008 fe0b 	bl	800db9a <dma_stm32_clear_stream_irq>
	if (config->head_block->block_size > DMA_STM32_MAX_DATA_ITEMS) {
 8004f84:	6922      	ldr	r2, [r4, #16]
 8004f86:	6953      	ldr	r3, [r2, #20]
 8004f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f8c:	f080 8102 	bcs.w	8005194 <dma_stm32_configure+0x274>
	if ((config->dest_data_size != config->source_data_size)) {
 8004f90:	88e1      	ldrh	r1, [r4, #6]
 8004f92:	88a3      	ldrh	r3, [r4, #4]
 8004f94:	4299      	cmp	r1, r3
 8004f96:	f040 8125 	bne.w	80051e4 <dma_stm32_configure+0x2c4>
	if (config->source_data_size != 4U &&
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d004      	beq.n	8004fa8 <dma_stm32_configure+0x88>
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d002      	beq.n	8004fa8 <dma_stm32_configure+0x88>
	    config->source_data_size != 2U &&
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	f040 8143 	bne.w	800522e <dma_stm32_configure+0x30e>
	if (config->head_block->source_reload_en !=
 8004fa8:	7f13      	ldrb	r3, [r2, #28]
 8004faa:	f3c3 1280 	ubfx	r2, r3, #6, #1
 8004fae:	ebb2 1fd3 	cmp.w	r2, r3, lsr #7
 8004fb2:	f040 8163 	bne.w	800527c <dma_stm32_configure+0x35c>
	stream->busy		= true;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	f888 3006 	strb.w	r3, [r8, #6]
	stream->dma_callback	= config->dma_callback;
 8004fbc:	69a3      	ldr	r3, [r4, #24]
 8004fbe:	f8c8 3014 	str.w	r3, [r8, #20]
	stream->direction	= config->channel_direction;
 8004fc2:	8823      	ldrh	r3, [r4, #0]
 8004fc4:	f3c3 13c2 	ubfx	r3, r3, #7, #3
 8004fc8:	f849 3006 	str.w	r3, [r9, r6]
	stream->user_data       = config->user_data;
 8004fcc:	6963      	ldr	r3, [r4, #20]
 8004fce:	f8c8 3010 	str.w	r3, [r8, #16]
	stream->src_size	= config->source_data_size;
 8004fd2:	88a3      	ldrh	r3, [r4, #4]
 8004fd4:	f8c8 3008 	str.w	r3, [r8, #8]
	stream->dst_size	= config->dest_data_size;
 8004fd8:	88e3      	ldrh	r3, [r4, #6]
 8004fda:	f8c8 300c 	str.w	r3, [r8, #12]
	if ((config->head_block->source_address == 0)) {
 8004fde:	6923      	ldr	r3, [r4, #16]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 816f 	beq.w	80052c6 <dma_stm32_configure+0x3a6>
	if ((config->head_block->dest_address == 0)) {
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 818d 	beq.w	800530c <dma_stm32_configure+0x3ec>
	if (stream->direction == MEMORY_TO_PERIPHERAL) {
 8004ff2:	f859 3006 	ldr.w	r3, [r9, r6]
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	f000 81ab 	beq.w	8005352 <dma_stm32_configure+0x432>
					config->head_block->source_address;
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	681a      	ldr	r2, [r3, #0]
		DMA_InitStruct.PeriphOrM2MSrcAddress =
 8005000:	9209      	str	r2, [sp, #36]	; 0x24
					config->head_block->dest_address;
 8005002:	685b      	ldr	r3, [r3, #4]
		DMA_InitStruct.MemoryOrM2MDstAddress =
 8005004:	930a      	str	r3, [sp, #40]	; 0x28
	ret = dma_stm32_get_priority(config->channel_priority,
 8005006:	6820      	ldr	r0, [r4, #0]
 8005008:	a913      	add	r1, sp, #76	; 0x4c
 800500a:	f3c0 3083 	ubfx	r0, r0, #14, #4
 800500e:	f7ff fd29 	bl	8004a64 <dma_stm32_get_priority>
	if (ret < 0) {
 8005012:	1e07      	subs	r7, r0, #0
 8005014:	db48      	blt.n	80050a8 <dma_stm32_configure+0x188>
	ret = dma_stm32_get_direction(config->channel_direction,
 8005016:	8820      	ldrh	r0, [r4, #0]
 8005018:	a90b      	add	r1, sp, #44	; 0x2c
 800501a:	f3c0 10c2 	ubfx	r0, r0, #7, #3
 800501e:	f7ff fd67 	bl	8004af0 <dma_stm32_get_direction>
	if (ret < 0) {
 8005022:	1e07      	subs	r7, r0, #0
 8005024:	db40      	blt.n	80050a8 <dma_stm32_configure+0x188>
	switch (config->channel_direction) {
 8005026:	8823      	ldrh	r3, [r4, #0]
 8005028:	f3c3 13c2 	ubfx	r3, r3, #7, #3
 800502c:	2b01      	cmp	r3, #1
 800502e:	f000 821b 	beq.w	8005468 <dma_stm32_configure+0x548>
 8005032:	2b02      	cmp	r3, #2
 8005034:	f000 81aa 	beq.w	800538c <dma_stm32_configure+0x46c>
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 81a7 	beq.w	800538c <dma_stm32_configure+0x46c>
		LOG_ERR("Channel direction error (%d).",
 800503e:	2201      	movs	r2, #1
 8005040:	f8ad 2004 	strh.w	r2, [sp, #4]
 8005044:	4bc6      	ldr	r3, [pc, #792]	; (8005360 <dma_stm32_configure+0x440>)
 8005046:	932a      	str	r3, [sp, #168]	; 0xa8
 8005048:	8823      	ldrh	r3, [r4, #0]
 800504a:	f3c3 13c2 	ubfx	r3, r3, #7, #3
 800504e:	932b      	str	r3, [sp, #172]	; 0xac
 8005050:	2300      	movs	r3, #0
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	2103      	movs	r1, #3
 8005056:	f88d 1000 	strb.w	r1, [sp]
 800505a:	9900      	ldr	r1, [sp, #0]
 800505c:	9129      	str	r1, [sp, #164]	; 0xa4
 800505e:	4619      	mov	r1, r3
 8005060:	f363 0100 	bfi	r1, r3, #0, #1
 8005064:	f363 0141 	bfi	r1, r3, #1, #1
 8005068:	f363 0182 	bfi	r1, r3, #2, #1
 800506c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005070:	f362 1188 	bfi	r1, r2, #6, #3
 8005074:	220c      	movs	r2, #12
 8005076:	f362 2152 	bfi	r1, r2, #9, #10
 800507a:	f363 41de 	bfi	r1, r3, #19, #12
 800507e:	f363 71df 	bfi	r1, r3, #31, #1
 8005082:	aa29      	add	r2, sp, #164	; 0xa4
 8005084:	48b7      	ldr	r0, [pc, #732]	; (8005364 <dma_stm32_configure+0x444>)
 8005086:	f008 fbab 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 800508a:	f06f 0715 	mvn.w	r7, #21
 800508e:	e00b      	b.n	80050a8 <dma_stm32_configure+0x188>
		stream->busy = true;
 8005090:	2301      	movs	r3, #1
 8005092:	f888 3006 	strb.w	r3, [r8, #6]
		stream->hal_override = true;
 8005096:	f888 3005 	strb.w	r3, [r8, #5]
		stream->dma_callback = config->dma_callback;
 800509a:	69a3      	ldr	r3, [r4, #24]
 800509c:	f8c8 3014 	str.w	r3, [r8, #20]
		stream->user_data = config->user_data;
 80050a0:	6963      	ldr	r3, [r4, #20]
 80050a2:	f8c8 3010 	str.w	r3, [r8, #16]
		return 0;
 80050a6:	2700      	movs	r7, #0
}
 80050a8:	4638      	mov	r0, r7
 80050aa:	b051      	add	sp, #324	; 0x144
 80050ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		LOG_ERR("cannot configure the dma stream %d.", id);
 80050b0:	2201      	movs	r2, #1
 80050b2:	f8ad 2004 	strh.w	r2, [sp, #4]
 80050b6:	4bac      	ldr	r3, [pc, #688]	; (8005368 <dma_stm32_configure+0x448>)
 80050b8:	934e      	str	r3, [sp, #312]	; 0x138
 80050ba:	954f      	str	r5, [sp, #316]	; 0x13c
 80050bc:	2300      	movs	r3, #0
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	2103      	movs	r1, #3
 80050c2:	f88d 1000 	strb.w	r1, [sp]
 80050c6:	9900      	ldr	r1, [sp, #0]
 80050c8:	914d      	str	r1, [sp, #308]	; 0x134
 80050ca:	4619      	mov	r1, r3
 80050cc:	f363 0100 	bfi	r1, r3, #0, #1
 80050d0:	f363 0141 	bfi	r1, r3, #1, #1
 80050d4:	f363 0182 	bfi	r1, r3, #2, #1
 80050d8:	f363 01c5 	bfi	r1, r3, #3, #3
 80050dc:	f362 1188 	bfi	r1, r2, #6, #3
 80050e0:	220c      	movs	r2, #12
 80050e2:	f362 2152 	bfi	r1, r2, #9, #10
 80050e6:	f363 41de 	bfi	r1, r3, #19, #12
 80050ea:	f363 71df 	bfi	r1, r3, #31, #1
 80050ee:	aa4d      	add	r2, sp, #308	; 0x134
 80050f0:	489c      	ldr	r0, [pc, #624]	; (8005364 <dma_stm32_configure+0x444>)
 80050f2:	f008 fb75 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 80050f6:	f06f 0715 	mvn.w	r7, #21
 80050fa:	e7d5      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("dma stream %d is busy.", id);
 80050fc:	2201      	movs	r2, #1
 80050fe:	f8ad 2004 	strh.w	r2, [sp, #4]
 8005102:	4b9a      	ldr	r3, [pc, #616]	; (800536c <dma_stm32_configure+0x44c>)
 8005104:	9348      	str	r3, [sp, #288]	; 0x120
 8005106:	9549      	str	r5, [sp, #292]	; 0x124
 8005108:	2300      	movs	r3, #0
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	2103      	movs	r1, #3
 800510e:	f88d 1000 	strb.w	r1, [sp]
 8005112:	9900      	ldr	r1, [sp, #0]
 8005114:	9147      	str	r1, [sp, #284]	; 0x11c
 8005116:	4619      	mov	r1, r3
 8005118:	f363 0100 	bfi	r1, r3, #0, #1
 800511c:	f363 0141 	bfi	r1, r3, #1, #1
 8005120:	f363 0182 	bfi	r1, r3, #2, #1
 8005124:	f363 01c5 	bfi	r1, r3, #3, #3
 8005128:	f362 1188 	bfi	r1, r2, #6, #3
 800512c:	220c      	movs	r2, #12
 800512e:	f362 2152 	bfi	r1, r2, #9, #10
 8005132:	f363 41de 	bfi	r1, r3, #19, #12
 8005136:	f363 71df 	bfi	r1, r3, #31, #1
 800513a:	aa47      	add	r2, sp, #284	; 0x11c
 800513c:	4889      	ldr	r0, [pc, #548]	; (8005364 <dma_stm32_configure+0x444>)
 800513e:	f008 fb4f 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EBUSY;
 8005142:	f06f 070f 	mvn.w	r7, #15
 8005146:	e7af      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("could not disable dma stream %d.", id);
 8005148:	2201      	movs	r2, #1
 800514a:	f8ad 2004 	strh.w	r2, [sp, #4]
 800514e:	4b88      	ldr	r3, [pc, #544]	; (8005370 <dma_stm32_configure+0x450>)
 8005150:	9342      	str	r3, [sp, #264]	; 0x108
 8005152:	9543      	str	r5, [sp, #268]	; 0x10c
 8005154:	2300      	movs	r3, #0
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	2103      	movs	r1, #3
 800515a:	f88d 1000 	strb.w	r1, [sp]
 800515e:	9900      	ldr	r1, [sp, #0]
 8005160:	9141      	str	r1, [sp, #260]	; 0x104
 8005162:	4619      	mov	r1, r3
 8005164:	f363 0100 	bfi	r1, r3, #0, #1
 8005168:	f363 0141 	bfi	r1, r3, #1, #1
 800516c:	f363 0182 	bfi	r1, r3, #2, #1
 8005170:	f363 01c5 	bfi	r1, r3, #3, #3
 8005174:	f362 1188 	bfi	r1, r2, #6, #3
 8005178:	220c      	movs	r2, #12
 800517a:	f362 2152 	bfi	r1, r2, #9, #10
 800517e:	f363 41de 	bfi	r1, r3, #19, #12
 8005182:	f363 71df 	bfi	r1, r3, #31, #1
 8005186:	aa41      	add	r2, sp, #260	; 0x104
 8005188:	4876      	ldr	r0, [pc, #472]	; (8005364 <dma_stm32_configure+0x444>)
 800518a:	f008 fb29 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EBUSY;
 800518e:	f06f 070f 	mvn.w	r7, #15
 8005192:	e789      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("Data size too big: %d\n",
 8005194:	2201      	movs	r2, #1
 8005196:	f8ad 2004 	strh.w	r2, [sp, #4]
 800519a:	4b76      	ldr	r3, [pc, #472]	; (8005374 <dma_stm32_configure+0x454>)
 800519c:	933c      	str	r3, [sp, #240]	; 0xf0
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	933d      	str	r3, [sp, #244]	; 0xf4
 80051a4:	2300      	movs	r3, #0
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	2103      	movs	r1, #3
 80051aa:	f88d 1000 	strb.w	r1, [sp]
 80051ae:	9900      	ldr	r1, [sp, #0]
 80051b0:	913b      	str	r1, [sp, #236]	; 0xec
 80051b2:	4619      	mov	r1, r3
 80051b4:	f363 0100 	bfi	r1, r3, #0, #1
 80051b8:	f363 0141 	bfi	r1, r3, #1, #1
 80051bc:	f363 0182 	bfi	r1, r3, #2, #1
 80051c0:	f363 01c5 	bfi	r1, r3, #3, #3
 80051c4:	f362 1188 	bfi	r1, r2, #6, #3
 80051c8:	220c      	movs	r2, #12
 80051ca:	f362 2152 	bfi	r1, r2, #9, #10
 80051ce:	f363 41de 	bfi	r1, r3, #19, #12
 80051d2:	f363 71df 	bfi	r1, r3, #31, #1
 80051d6:	aa3b      	add	r2, sp, #236	; 0xec
 80051d8:	4862      	ldr	r0, [pc, #392]	; (8005364 <dma_stm32_configure+0x444>)
 80051da:	f008 fb01 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 80051de:	f06f 0715 	mvn.w	r7, #21
 80051e2:	e761      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("source and dest data size differ.");
 80051e4:	2201      	movs	r2, #1
 80051e6:	f8ad 2004 	strh.w	r2, [sp, #4]
 80051ea:	4b63      	ldr	r3, [pc, #396]	; (8005378 <dma_stm32_configure+0x458>)
 80051ec:	9336      	str	r3, [sp, #216]	; 0xd8
 80051ee:	2300      	movs	r3, #0
 80051f0:	9300      	str	r3, [sp, #0]
 80051f2:	2102      	movs	r1, #2
 80051f4:	f88d 1000 	strb.w	r1, [sp]
 80051f8:	9900      	ldr	r1, [sp, #0]
 80051fa:	9135      	str	r1, [sp, #212]	; 0xd4
 80051fc:	4619      	mov	r1, r3
 80051fe:	f363 0100 	bfi	r1, r3, #0, #1
 8005202:	f363 0141 	bfi	r1, r3, #1, #1
 8005206:	f363 0182 	bfi	r1, r3, #2, #1
 800520a:	f363 01c5 	bfi	r1, r3, #3, #3
 800520e:	f362 1188 	bfi	r1, r2, #6, #3
 8005212:	2208      	movs	r2, #8
 8005214:	f362 2152 	bfi	r1, r2, #9, #10
 8005218:	f363 41de 	bfi	r1, r3, #19, #12
 800521c:	f363 71df 	bfi	r1, r3, #31, #1
 8005220:	aa35      	add	r2, sp, #212	; 0xd4
 8005222:	4850      	ldr	r0, [pc, #320]	; (8005364 <dma_stm32_configure+0x444>)
 8005224:	f008 fadc 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8005228:	f06f 0715 	mvn.w	r7, #21
 800522c:	e73c      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("source and dest unit size error, %d",
 800522e:	2201      	movs	r2, #1
 8005230:	f8ad 2004 	strh.w	r2, [sp, #4]
 8005234:	4b51      	ldr	r3, [pc, #324]	; (800537c <dma_stm32_configure+0x45c>)
 8005236:	9318      	str	r3, [sp, #96]	; 0x60
 8005238:	88a3      	ldrh	r3, [r4, #4]
 800523a:	9319      	str	r3, [sp, #100]	; 0x64
 800523c:	2300      	movs	r3, #0
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	2103      	movs	r1, #3
 8005242:	f88d 1000 	strb.w	r1, [sp]
 8005246:	9900      	ldr	r1, [sp, #0]
 8005248:	9117      	str	r1, [sp, #92]	; 0x5c
 800524a:	4619      	mov	r1, r3
 800524c:	f363 0100 	bfi	r1, r3, #0, #1
 8005250:	f363 0141 	bfi	r1, r3, #1, #1
 8005254:	f363 0182 	bfi	r1, r3, #2, #1
 8005258:	f363 01c5 	bfi	r1, r3, #3, #3
 800525c:	f362 1188 	bfi	r1, r2, #6, #3
 8005260:	220c      	movs	r2, #12
 8005262:	f362 2152 	bfi	r1, r2, #9, #10
 8005266:	f363 41de 	bfi	r1, r3, #19, #12
 800526a:	f363 71df 	bfi	r1, r3, #31, #1
 800526e:	aa17      	add	r2, sp, #92	; 0x5c
 8005270:	483c      	ldr	r0, [pc, #240]	; (8005364 <dma_stm32_configure+0x444>)
 8005272:	f008 fab5 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8005276:	f06f 0715 	mvn.w	r7, #21
 800527a:	e715      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_ERR("source_reload_en and dest_reload_en must "
 800527c:	2201      	movs	r2, #1
 800527e:	f8ad 2004 	strh.w	r2, [sp, #4]
 8005282:	4b3f      	ldr	r3, [pc, #252]	; (8005380 <dma_stm32_configure+0x460>)
 8005284:	9330      	str	r3, [sp, #192]	; 0xc0
 8005286:	2300      	movs	r3, #0
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	2102      	movs	r1, #2
 800528c:	f88d 1000 	strb.w	r1, [sp]
 8005290:	9900      	ldr	r1, [sp, #0]
 8005292:	912f      	str	r1, [sp, #188]	; 0xbc
 8005294:	4619      	mov	r1, r3
 8005296:	f363 0100 	bfi	r1, r3, #0, #1
 800529a:	f363 0141 	bfi	r1, r3, #1, #1
 800529e:	f363 0182 	bfi	r1, r3, #2, #1
 80052a2:	f363 01c5 	bfi	r1, r3, #3, #3
 80052a6:	f362 1188 	bfi	r1, r2, #6, #3
 80052aa:	2208      	movs	r2, #8
 80052ac:	f362 2152 	bfi	r1, r2, #9, #10
 80052b0:	f363 41de 	bfi	r1, r3, #19, #12
 80052b4:	f363 71df 	bfi	r1, r3, #31, #1
 80052b8:	aa2f      	add	r2, sp, #188	; 0xbc
 80052ba:	482a      	ldr	r0, [pc, #168]	; (8005364 <dma_stm32_configure+0x444>)
 80052bc:	f008 fa90 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 80052c0:	f06f 0715 	mvn.w	r7, #21
 80052c4:	e6f0      	b.n	80050a8 <dma_stm32_configure+0x188>
		LOG_WRN("source_buffer address is null.");
 80052c6:	2301      	movs	r3, #1
 80052c8:	f8ad 3004 	strh.w	r3, [sp, #4]
 80052cc:	4b2d      	ldr	r3, [pc, #180]	; (8005384 <dma_stm32_configure+0x464>)
 80052ce:	931e      	str	r3, [sp, #120]	; 0x78
 80052d0:	2300      	movs	r3, #0
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	2202      	movs	r2, #2
 80052d6:	f88d 2000 	strb.w	r2, [sp]
 80052da:	9900      	ldr	r1, [sp, #0]
 80052dc:	911d      	str	r1, [sp, #116]	; 0x74
 80052de:	4619      	mov	r1, r3
 80052e0:	f363 0100 	bfi	r1, r3, #0, #1
 80052e4:	f363 0141 	bfi	r1, r3, #1, #1
 80052e8:	f363 0182 	bfi	r1, r3, #2, #1
 80052ec:	f363 01c5 	bfi	r1, r3, #3, #3
 80052f0:	f362 1188 	bfi	r1, r2, #6, #3
 80052f4:	2208      	movs	r2, #8
 80052f6:	f362 2152 	bfi	r1, r2, #9, #10
 80052fa:	f363 41de 	bfi	r1, r3, #19, #12
 80052fe:	f363 71df 	bfi	r1, r3, #31, #1
 8005302:	aa1d      	add	r2, sp, #116	; 0x74
 8005304:	4817      	ldr	r0, [pc, #92]	; (8005364 <dma_stm32_configure+0x444>)
 8005306:	f008 fa6b 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 800530a:	e66d      	b.n	8004fe8 <dma_stm32_configure+0xc8>
		LOG_WRN("dest_buffer address is null.");
 800530c:	2301      	movs	r3, #1
 800530e:	f8ad 3004 	strh.w	r3, [sp, #4]
 8005312:	4b1d      	ldr	r3, [pc, #116]	; (8005388 <dma_stm32_configure+0x468>)
 8005314:	9324      	str	r3, [sp, #144]	; 0x90
 8005316:	2300      	movs	r3, #0
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	2202      	movs	r2, #2
 800531c:	f88d 2000 	strb.w	r2, [sp]
 8005320:	9900      	ldr	r1, [sp, #0]
 8005322:	9123      	str	r1, [sp, #140]	; 0x8c
 8005324:	4619      	mov	r1, r3
 8005326:	f363 0100 	bfi	r1, r3, #0, #1
 800532a:	f363 0141 	bfi	r1, r3, #1, #1
 800532e:	f363 0182 	bfi	r1, r3, #2, #1
 8005332:	f363 01c5 	bfi	r1, r3, #3, #3
 8005336:	f362 1188 	bfi	r1, r2, #6, #3
 800533a:	2208      	movs	r2, #8
 800533c:	f362 2152 	bfi	r1, r2, #9, #10
 8005340:	f363 41de 	bfi	r1, r3, #19, #12
 8005344:	f363 71df 	bfi	r1, r3, #31, #1
 8005348:	aa23      	add	r2, sp, #140	; 0x8c
 800534a:	4806      	ldr	r0, [pc, #24]	; (8005364 <dma_stm32_configure+0x444>)
 800534c:	f008 fa48 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8005350:	e64f      	b.n	8004ff2 <dma_stm32_configure+0xd2>
					config->head_block->source_address;
 8005352:	6923      	ldr	r3, [r4, #16]
 8005354:	681a      	ldr	r2, [r3, #0]
		DMA_InitStruct.MemoryOrM2MDstAddress =
 8005356:	920a      	str	r2, [sp, #40]	; 0x28
					config->head_block->dest_address;
 8005358:	685b      	ldr	r3, [r3, #4]
		DMA_InitStruct.PeriphOrM2MSrcAddress =
 800535a:	9309      	str	r3, [sp, #36]	; 0x24
 800535c:	e653      	b.n	8005006 <dma_stm32_configure+0xe6>
 800535e:	bf00      	nop
 8005360:	08010bfc 	.word	0x08010bfc
 8005364:	080101a0 	.word	0x080101a0
 8005368:	08010ac4 	.word	0x08010ac4
 800536c:	08010ae8 	.word	0x08010ae8
 8005370:	08010b00 	.word	0x08010b00
 8005374:	08010b24 	.word	0x08010b24
 8005378:	08010b3c 	.word	0x08010b3c
 800537c:	08010b60 	.word	0x08010b60
 8005380:	08010b84 	.word	0x08010b84
 8005384:	08010bbc 	.word	0x08010bbc
 8005388:	08010bdc 	.word	0x08010bdc
		memory_addr_adj = config->head_block->dest_addr_adj;
 800538c:	6923      	ldr	r3, [r4, #16]
 800538e:	f893 b01c 	ldrb.w	fp, [r3, #28]
 8005392:	f3cb 1001 	ubfx	r0, fp, #4, #2
		periph_addr_adj = config->head_block->source_addr_adj;
 8005396:	f3cb 0b81 	ubfx	fp, fp, #2, #2
	ret = dma_stm32_get_memory_increment(memory_addr_adj,
 800539a:	a90e      	add	r1, sp, #56	; 0x38
 800539c:	f7ff fbe6 	bl	8004b6c <dma_stm32_get_memory_increment>
	if (ret < 0) {
 80053a0:	1e07      	subs	r7, r0, #0
 80053a2:	f6ff ae81 	blt.w	80050a8 <dma_stm32_configure+0x188>
	ret = dma_stm32_get_periph_increment(periph_addr_adj,
 80053a6:	a90d      	add	r1, sp, #52	; 0x34
 80053a8:	4658      	mov	r0, fp
 80053aa:	f7ff fc1b 	bl	8004be4 <dma_stm32_get_periph_increment>
	if (ret < 0) {
 80053ae:	1e07      	subs	r7, r0, #0
 80053b0:	f6ff ae7a 	blt.w	80050a8 <dma_stm32_configure+0x188>
	if (config->head_block->source_reload_en) {
 80053b4:	6923      	ldr	r3, [r4, #16]
 80053b6:	7f1b      	ldrb	r3, [r3, #28]
 80053b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80053bc:	d05c      	beq.n	8005478 <dma_stm32_configure+0x558>
		DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 80053be:	2320      	movs	r3, #32
 80053c0:	930c      	str	r3, [sp, #48]	; 0x30
	stream->source_periph = (stream->direction == PERIPHERAL_TO_MEMORY);
 80053c2:	f859 3006 	ldr.w	r3, [r9, r6]
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	bf14      	ite	ne
 80053ca:	2300      	movne	r3, #0
 80053cc:	2301      	moveq	r3, #1
 80053ce:	f888 3004 	strb.w	r3, [r8, #4]
	int index = find_lsb_set(config->source_data_size) - 1;
 80053d2:	88a3      	ldrh	r3, [r4, #4]
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
 80053d4:	fa93 f2a3 	rbit	r2, r3
 80053d8:	fab2 f282 	clz	r2, r2
 80053dc:	b90b      	cbnz	r3, 80053e2 <dma_stm32_configure+0x4c2>
 80053de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	DMA_InitStruct.PeriphOrM2MSrcDataSize = table_p_size[index];
 80053e2:	4b2a      	ldr	r3, [pc, #168]	; (800548c <dma_stm32_configure+0x56c>)
 80053e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053e8:	930f      	str	r3, [sp, #60]	; 0x3c
	index = find_lsb_set(config->dest_data_size) - 1;
 80053ea:	88e3      	ldrh	r3, [r4, #6]
 80053ec:	fa93 f2a3 	rbit	r2, r3
 80053f0:	fab2 f282 	clz	r2, r2
 80053f4:	b90b      	cbnz	r3, 80053fa <dma_stm32_configure+0x4da>
 80053f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	DMA_InitStruct.MemoryOrM2MDstDataSize = table_m_size[index];
 80053fa:	4b25      	ldr	r3, [pc, #148]	; (8005490 <dma_stm32_configure+0x570>)
 80053fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005400:	9310      	str	r3, [sp, #64]	; 0x40
	if (stream->source_periph) {
 8005402:	f898 3004 	ldrb.w	r3, [r8, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d039      	beq.n	800547e <dma_stm32_configure+0x55e>
		DMA_InitStruct.NbData = config->head_block->block_size /
 800540a:	6923      	ldr	r3, [r4, #16]
 800540c:	695b      	ldr	r3, [r3, #20]
					config->source_data_size;
 800540e:	88a2      	ldrh	r2, [r4, #4]
		DMA_InitStruct.NbData = config->head_block->block_size /
 8005410:	fbb3 f3f2 	udiv	r3, r3, r2
 8005414:	9311      	str	r3, [sp, #68]	; 0x44
	DMA_InitStruct.PeriphRequest = config->dma_slot;
 8005416:	7823      	ldrb	r3, [r4, #0]
 8005418:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800541c:	9312      	str	r3, [sp, #72]	; 0x48
	LL_DMA_Init(dma, dma_stm32_id_to_stream(id), &DMA_InitStruct);
 800541e:	4628      	mov	r0, r5
 8005420:	f000 f892 	bl	8005548 <dma_stm32_id_to_stream>
 8005424:	4601      	mov	r1, r0
 8005426:	aa09      	add	r2, sp, #36	; 0x24
 8005428:	4650      	mov	r0, sl
 800542a:	f004 fafb 	bl	8009a24 <LL_DMA_Init>
	LL_DMA_EnableIT_TC(dma, dma_stm32_id_to_stream(id));
 800542e:	4628      	mov	r0, r5
 8005430:	f000 f88a 	bl	8005548 <dma_stm32_id_to_stream>
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8005434:	4b17      	ldr	r3, [pc, #92]	; (8005494 <dma_stm32_configure+0x574>)
 8005436:	5c1a      	ldrb	r2, [r3, r0]
 8005438:	f85a 3002 	ldr.w	r3, [sl, r2]
 800543c:	f043 0302 	orr.w	r3, r3, #2
 8005440:	f84a 3002 	str.w	r3, [sl, r2]
	if (config->head_block->source_reload_en) {
 8005444:	6923      	ldr	r3, [r4, #16]
 8005446:	7f1b      	ldrb	r3, [r3, #28]
 8005448:	f013 0f40 	tst.w	r3, #64	; 0x40
 800544c:	f43f ae2c 	beq.w	80050a8 <dma_stm32_configure+0x188>
		LL_DMA_EnableIT_HT(dma, dma_stm32_id_to_stream(id));
 8005450:	4628      	mov	r0, r5
 8005452:	f000 f879 	bl	8005548 <dma_stm32_id_to_stream>
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE);
 8005456:	4b0f      	ldr	r3, [pc, #60]	; (8005494 <dma_stm32_configure+0x574>)
 8005458:	5c1a      	ldrb	r2, [r3, r0]
 800545a:	f85a 3002 	ldr.w	r3, [sl, r2]
 800545e:	f043 0304 	orr.w	r3, r3, #4
 8005462:	f84a 3002 	str.w	r3, [sl, r2]
}
 8005466:	e61f      	b.n	80050a8 <dma_stm32_configure+0x188>
		memory_addr_adj = config->head_block->source_addr_adj;
 8005468:	6923      	ldr	r3, [r4, #16]
 800546a:	f893 b01c 	ldrb.w	fp, [r3, #28]
 800546e:	f3cb 0081 	ubfx	r0, fp, #2, #2
		periph_addr_adj = config->head_block->dest_addr_adj;
 8005472:	f3cb 1b01 	ubfx	fp, fp, #4, #2
		break;
 8005476:	e790      	b.n	800539a <dma_stm32_configure+0x47a>
		DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8005478:	2300      	movs	r3, #0
 800547a:	930c      	str	r3, [sp, #48]	; 0x30
 800547c:	e7a1      	b.n	80053c2 <dma_stm32_configure+0x4a2>
		DMA_InitStruct.NbData = config->head_block->block_size /
 800547e:	6923      	ldr	r3, [r4, #16]
 8005480:	695b      	ldr	r3, [r3, #20]
					config->dest_data_size;
 8005482:	88e2      	ldrh	r2, [r4, #6]
		DMA_InitStruct.NbData = config->head_block->block_size /
 8005484:	fbb3 f3f2 	udiv	r3, r3, r2
 8005488:	9311      	str	r3, [sp, #68]	; 0x44
 800548a:	e7c4      	b.n	8005416 <dma_stm32_configure+0x4f6>
 800548c:	08010c94 	.word	0x08010c94
 8005490:	08010c88 	.word	0x08010c88
 8005494:	08010c44 	.word	0x08010c44

08005498 <dma_stm32_init>:
{
 8005498:	b570      	push	{r4, r5, r6, lr}
 800549a:	b090      	sub	sp, #64	; 0x40
 800549c:	4605      	mov	r5, r0
	const struct dma_stm32_config *config = dev->config;
 800549e:	6844      	ldr	r4, [r0, #4]
 80054a0:	4826      	ldr	r0, [pc, #152]	; (800553c <dma_stm32_init+0xa4>)
 80054a2:	f009 fcac 	bl	800edfe <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 80054a6:	b158      	cbz	r0, 80054c0 <dma_stm32_init+0x28>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 80054a8:	4824      	ldr	r0, [pc, #144]	; (800553c <dma_stm32_init+0xa4>)
 80054aa:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4621      	mov	r1, r4
 80054b0:	4798      	blx	r3
 80054b2:	4606      	mov	r6, r0
	if (clock_control_on(clk,
 80054b4:	b93e      	cbnz	r6, 80054c6 <dma_stm32_init+0x2e>
	config->config_irq(dev);
 80054b6:	68a3      	ldr	r3, [r4, #8]
 80054b8:	4628      	mov	r0, r5
 80054ba:	4798      	blx	r3
	for (uint32_t i = 0; i < config->max_streams; i++) {
 80054bc:	2300      	movs	r3, #0
 80054be:	e02f      	b.n	8005520 <dma_stm32_init+0x88>
		return -ENODEV;
 80054c0:	f06f 0612 	mvn.w	r6, #18
 80054c4:	e7f6      	b.n	80054b4 <dma_stm32_init+0x1c>
		LOG_ERR("clock op failed\n");
 80054c6:	2201      	movs	r2, #1
 80054c8:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054cc:	4b1c      	ldr	r3, [pc, #112]	; (8005540 <dma_stm32_init+0xa8>)
 80054ce:	930e      	str	r3, [sp, #56]	; 0x38
 80054d0:	2300      	movs	r3, #0
 80054d2:	9301      	str	r3, [sp, #4]
 80054d4:	2102      	movs	r1, #2
 80054d6:	f88d 1004 	strb.w	r1, [sp, #4]
 80054da:	9901      	ldr	r1, [sp, #4]
 80054dc:	910d      	str	r1, [sp, #52]	; 0x34
 80054de:	4619      	mov	r1, r3
 80054e0:	f363 0100 	bfi	r1, r3, #0, #1
 80054e4:	f363 0141 	bfi	r1, r3, #1, #1
 80054e8:	f363 0182 	bfi	r1, r3, #2, #1
 80054ec:	f363 01c5 	bfi	r1, r3, #3, #3
 80054f0:	f362 1188 	bfi	r1, r2, #6, #3
 80054f4:	2208      	movs	r2, #8
 80054f6:	f362 2152 	bfi	r1, r2, #9, #10
 80054fa:	f363 41de 	bfi	r1, r3, #19, #12
 80054fe:	f363 71df 	bfi	r1, r3, #31, #1
 8005502:	aa0d      	add	r2, sp, #52	; 0x34
 8005504:	480f      	ldr	r0, [pc, #60]	; (8005544 <dma_stm32_init+0xac>)
 8005506:	f008 f96b 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EIO;
 800550a:	f06f 0604 	mvn.w	r6, #4
 800550e:	e011      	b.n	8005534 <dma_stm32_init+0x9c>
		config->streams[i].busy = false;
 8005510:	69a2      	ldr	r2, [r4, #24]
 8005512:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8005516:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800551a:	2100      	movs	r1, #0
 800551c:	7191      	strb	r1, [r2, #6]
	for (uint32_t i = 0; i < config->max_streams; i++) {
 800551e:	3301      	adds	r3, #1
 8005520:	6962      	ldr	r2, [r4, #20]
 8005522:	4293      	cmp	r3, r2
 8005524:	d3f4      	bcc.n	8005510 <dma_stm32_init+0x78>
	((struct dma_stm32_data *)dev->data)->dma_ctx.magic = 0;
 8005526:	692a      	ldr	r2, [r5, #16]
 8005528:	2300      	movs	r3, #0
 800552a:	6013      	str	r3, [r2, #0]
	((struct dma_stm32_data *)dev->data)->dma_ctx.dma_channels = 0;
 800552c:	692a      	ldr	r2, [r5, #16]
 800552e:	6053      	str	r3, [r2, #4]
	((struct dma_stm32_data *)dev->data)->dma_ctx.atomic = 0;
 8005530:	692a      	ldr	r2, [r5, #16]
 8005532:	6093      	str	r3, [r2, #8]
}
 8005534:	4630      	mov	r0, r6
 8005536:	b010      	add	sp, #64	; 0x40
 8005538:	bd70      	pop	{r4, r5, r6, pc}
 800553a:	bf00      	nop
 800553c:	0800fdb8 	.word	0x0800fdb8
 8005540:	08010c1c 	.word	0x08010c1c
 8005544:	080101a0 	.word	0x080101a0

08005548 <dma_stm32_id_to_stream>:
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(stream_nr));

	return stream_nr[id];
}
 8005548:	4b01      	ldr	r3, [pc, #4]	; (8005550 <dma_stm32_id_to_stream+0x8>)
 800554a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800554e:	4770      	bx	lr
 8005550:	08010d9c 	.word	0x08010d9c

08005554 <dma_stm32_clear_ht>:

void dma_stm32_clear_ht(DMA_TypeDef *DMAx, uint32_t id)
{
 8005554:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CHTIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	func[id](DMAx);
 8005556:	4b02      	ldr	r3, [pc, #8]	; (8005560 <dma_stm32_clear_ht+0xc>)
 8005558:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800555c:	4798      	blx	r3
}
 800555e:	bd08      	pop	{r3, pc}
 8005560:	08010d80 	.word	0x08010d80

08005564 <dma_stm32_clear_tc>:

void dma_stm32_clear_tc(DMA_TypeDef *DMAx, uint32_t id)
{
 8005564:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CTCIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	func[id](DMAx);
 8005566:	4b02      	ldr	r3, [pc, #8]	; (8005570 <dma_stm32_clear_tc+0xc>)
 8005568:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800556c:	4798      	blx	r3
}
 800556e:	bd08      	pop	{r3, pc}
 8005570:	08010d64 	.word	0x08010d64

08005574 <dma_stm32_is_ht_active>:

bool dma_stm32_is_ht_active(DMA_TypeDef *DMAx, uint32_t id)
{
 8005574:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CHTIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	return func[id](DMAx);
 8005576:	4b04      	ldr	r3, [pc, #16]	; (8005588 <dma_stm32_is_ht_active+0x14>)
 8005578:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800557c:	4798      	blx	r3
}
 800557e:	3800      	subs	r0, #0
 8005580:	bf18      	it	ne
 8005582:	2001      	movne	r0, #1
 8005584:	bd08      	pop	{r3, pc}
 8005586:	bf00      	nop
 8005588:	08010d48 	.word	0x08010d48

0800558c <dma_stm32_is_tc_active>:

bool dma_stm32_is_tc_active(DMA_TypeDef *DMAx, uint32_t id)
{
 800558c:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CTCIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	return func[id](DMAx);
 800558e:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <dma_stm32_is_tc_active+0x14>)
 8005590:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005594:	4798      	blx	r3
}
 8005596:	3800      	subs	r0, #0
 8005598:	bf18      	it	ne
 800559a:	2001      	movne	r0, #1
 800559c:	bd08      	pop	{r3, pc}
 800559e:	bf00      	nop
 80055a0:	08010d2c 	.word	0x08010d2c

080055a4 <dma_stm32_clear_te>:


void dma_stm32_clear_te(DMA_TypeDef *DMAx, uint32_t id)
{
 80055a4:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CTEIF8 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	func[id](DMAx);
 80055a6:	4b02      	ldr	r3, [pc, #8]	; (80055b0 <dma_stm32_clear_te+0xc>)
 80055a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80055ac:	4798      	blx	r3
}
 80055ae:	bd08      	pop	{r3, pc}
 80055b0:	08010d10 	.word	0x08010d10

080055b4 <dma_stm32_is_te_active>:

	func[id](DMAx);
}

bool dma_stm32_is_te_active(DMA_TypeDef *DMAx, uint32_t id)
{
 80055b4:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CTEIF8 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	return func[id](DMAx);
 80055b6:	4b04      	ldr	r3, [pc, #16]	; (80055c8 <dma_stm32_is_te_active+0x14>)
 80055b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80055bc:	4798      	blx	r3
}
 80055be:	3800      	subs	r0, #0
 80055c0:	bf18      	it	ne
 80055c2:	2001      	movne	r0, #1
 80055c4:	bd08      	pop	{r3, pc}
 80055c6:	bf00      	nop
 80055c8:	08010cf4 	.word	0x08010cf4

080055cc <dma_stm32_is_gi_active>:

bool dma_stm32_is_gi_active(DMA_TypeDef *DMAx, uint32_t id)
{
 80055cc:	b508      	push	{r3, lr}
#endif /* LL_DMA_IFCR_CGIF8 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	return func[id](DMAx);
 80055ce:	4b04      	ldr	r3, [pc, #16]	; (80055e0 <dma_stm32_is_gi_active+0x14>)
 80055d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80055d4:	4798      	blx	r3
}
 80055d6:	3800      	subs	r0, #0
 80055d8:	bf18      	it	ne
 80055da:	2001      	movne	r0, #1
 80055dc:	bd08      	pop	{r3, pc}
 80055de:	bf00      	nop
 80055e0:	08010cd8 	.word	0x08010cd8

080055e4 <stm32_dma_dump_stream_irq>:

void stm32_dma_dump_stream_irq(DMA_TypeDef *dma, uint32_t id)
{
 80055e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055e8:	b08b      	sub	sp, #44	; 0x2c
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	4604      	mov	r4, r0
 80055ee:	460d      	mov	r5, r1
	LOG_INF("tc: %d, ht: %d, te: %d, gi: %d",
 80055f0:	2301      	movs	r3, #1
 80055f2:	813b      	strh	r3, [r7, #8]
 80055f4:	f7ff ffca 	bl	800558c <dma_stm32_is_tc_active>
 80055f8:	4629      	mov	r1, r5
 80055fa:	4620      	mov	r0, r4
 80055fc:	f7ff ffba 	bl	8005574 <dma_stm32_is_ht_active>
 8005600:	4629      	mov	r1, r5
 8005602:	4620      	mov	r0, r4
 8005604:	f7ff ffd6 	bl	80055b4 <dma_stm32_is_te_active>
 8005608:	4629      	mov	r1, r5
 800560a:	4620      	mov	r0, r4
 800560c:	f7ff ffde 	bl	80055cc <dma_stm32_is_gi_active>
 8005610:	b08a      	sub	sp, #40	; 0x28
 8005612:	46e9      	mov	r9, sp
 8005614:	f119 060c 	adds.w	r6, r9, #12
 8005618:	d053      	beq.n	80056c2 <stm32_dma_dump_stream_irq+0xde>
 800561a:	f04f 0818 	mov.w	r8, #24
 800561e:	2301      	movs	r3, #1
 8005620:	813b      	strh	r3, [r7, #8]
 8005622:	b12e      	cbz	r6, 8005630 <stm32_dma_dump_stream_irq+0x4c>
 8005624:	f1b8 0f04 	cmp.w	r8, #4
 8005628:	dd02      	ble.n	8005630 <stm32_dma_dump_stream_irq+0x4c>
 800562a:	4b37      	ldr	r3, [pc, #220]	; (8005708 <stm32_dma_dump_stream_irq+0x124>)
 800562c:	f8c9 3010 	str.w	r3, [r9, #16]
 8005630:	4629      	mov	r1, r5
 8005632:	4620      	mov	r0, r4
 8005634:	f7ff ffaa 	bl	800558c <dma_stm32_is_tc_active>
 8005638:	b116      	cbz	r6, 8005640 <stm32_dma_dump_stream_irq+0x5c>
 800563a:	f1b8 0f08 	cmp.w	r8, #8
 800563e:	dc43      	bgt.n	80056c8 <stm32_dma_dump_stream_irq+0xe4>
 8005640:	4629      	mov	r1, r5
 8005642:	4620      	mov	r0, r4
 8005644:	f7ff ff96 	bl	8005574 <dma_stm32_is_ht_active>
 8005648:	b116      	cbz	r6, 8005650 <stm32_dma_dump_stream_irq+0x6c>
 800564a:	f1b8 0f0c 	cmp.w	r8, #12
 800564e:	dc42      	bgt.n	80056d6 <stm32_dma_dump_stream_irq+0xf2>
 8005650:	4629      	mov	r1, r5
 8005652:	4620      	mov	r0, r4
 8005654:	f7ff ffae 	bl	80055b4 <dma_stm32_is_te_active>
 8005658:	b116      	cbz	r6, 8005660 <stm32_dma_dump_stream_irq+0x7c>
 800565a:	f1b8 0f10 	cmp.w	r8, #16
 800565e:	dc41      	bgt.n	80056e4 <stm32_dma_dump_stream_irq+0x100>
 8005660:	4629      	mov	r1, r5
 8005662:	4620      	mov	r0, r4
 8005664:	f7ff ffb2 	bl	80055cc <dma_stm32_is_gi_active>
 8005668:	b116      	cbz	r6, 8005670 <stm32_dma_dump_stream_irq+0x8c>
 800566a:	f1b8 0f14 	cmp.w	r8, #20
 800566e:	dc40      	bgt.n	80056f2 <stm32_dma_dump_stream_irq+0x10e>
 8005670:	f1b8 0f17 	cmp.w	r8, #23
 8005674:	dd44      	ble.n	8005700 <stm32_dma_dump_stream_irq+0x11c>
 8005676:	2318      	movs	r3, #24
 8005678:	b136      	cbz	r6, 8005688 <stm32_dma_dump_stream_irq+0xa4>
 800567a:	2200      	movs	r2, #0
 800567c:	607a      	str	r2, [r7, #4]
 800567e:	2206      	movs	r2, #6
 8005680:	713a      	strb	r2, [r7, #4]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	f8c9 200c 	str.w	r2, [r9, #12]
 8005688:	2100      	movs	r1, #0
 800568a:	f36f 0100 	bfc	r1, #0, #1
 800568e:	f36f 0141 	bfc	r1, #1, #1
 8005692:	f36f 0182 	bfc	r1, #2, #1
 8005696:	f36f 01c5 	bfc	r1, #3, #3
 800569a:	2203      	movs	r2, #3
 800569c:	f362 1188 	bfi	r1, r2, #6, #3
 80056a0:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80056a4:	f363 2152 	bfi	r1, r3, #9, #10
 80056a8:	f36f 41de 	bfc	r1, #19, #12
 80056ac:	f36f 71df 	bfc	r1, #31, #1
 80056b0:	2300      	movs	r3, #0
 80056b2:	4632      	mov	r2, r6
 80056b4:	4815      	ldr	r0, [pc, #84]	; (800570c <stm32_dma_dump_stream_irq+0x128>)
 80056b6:	f008 f893 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		dma_stm32_is_tc_active(dma, id),
		dma_stm32_is_ht_active(dma, id),
		dma_stm32_is_te_active(dma, id),
		dma_stm32_is_gi_active(dma, id));
}
 80056ba:	372c      	adds	r7, #44	; 0x2c
 80056bc:	46bd      	mov	sp, r7
 80056be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	LOG_INF("tc: %d, ht: %d, te: %d, gi: %d",
 80056c2:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 80056c6:	e7aa      	b.n	800561e <stm32_dma_dump_stream_irq+0x3a>
 80056c8:	4629      	mov	r1, r5
 80056ca:	4620      	mov	r0, r4
 80056cc:	f7ff ff5e 	bl	800558c <dma_stm32_is_tc_active>
 80056d0:	f8c9 0014 	str.w	r0, [r9, #20]
 80056d4:	e7b4      	b.n	8005640 <stm32_dma_dump_stream_irq+0x5c>
 80056d6:	4629      	mov	r1, r5
 80056d8:	4620      	mov	r0, r4
 80056da:	f7ff ff4b 	bl	8005574 <dma_stm32_is_ht_active>
 80056de:	f8c9 0018 	str.w	r0, [r9, #24]
 80056e2:	e7b5      	b.n	8005650 <stm32_dma_dump_stream_irq+0x6c>
 80056e4:	4629      	mov	r1, r5
 80056e6:	4620      	mov	r0, r4
 80056e8:	f7ff ff64 	bl	80055b4 <dma_stm32_is_te_active>
 80056ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80056f0:	e7b6      	b.n	8005660 <stm32_dma_dump_stream_irq+0x7c>
 80056f2:	4629      	mov	r1, r5
 80056f4:	4620      	mov	r0, r4
 80056f6:	f7ff ff69 	bl	80055cc <dma_stm32_is_gi_active>
 80056fa:	f8c9 0020 	str.w	r0, [r9, #32]
 80056fe:	e7b7      	b.n	8005670 <stm32_dma_dump_stream_irq+0x8c>
 8005700:	f06f 031b 	mvn.w	r3, #27
 8005704:	e7b8      	b.n	8005678 <stm32_dma_dump_stream_irq+0x94>
 8005706:	bf00      	nop
 8005708:	08010ca0 	.word	0x08010ca0
 800570c:	080101a8 	.word	0x080101a8

08005710 <stm32_dma_is_tc_irq_active>:

bool stm32_dma_is_tc_irq_active(DMA_TypeDef *dma, uint32_t id)
{
 8005710:	b538      	push	{r3, r4, r5, lr}
 8005712:	4604      	mov	r4, r0
 8005714:	460d      	mov	r5, r1
	return LL_DMA_IsEnabledIT_TC(dma, dma_stm32_id_to_stream(id)) &&
 8005716:	4608      	mov	r0, r1
 8005718:	f7ff ff16 	bl	8005548 <dma_stm32_id_to_stream>
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800571c:	4b08      	ldr	r3, [pc, #32]	; (8005740 <stm32_dma_is_tc_irq_active+0x30>)
 800571e:	5c1b      	ldrb	r3, [r3, r0]
 8005720:	58e3      	ldr	r3, [r4, r3]
                   DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
 8005722:	f013 0f02 	tst.w	r3, #2
 8005726:	d006      	beq.n	8005736 <stm32_dma_is_tc_irq_active+0x26>
	       dma_stm32_is_tc_active(dma, id);
 8005728:	4629      	mov	r1, r5
 800572a:	4620      	mov	r0, r4
 800572c:	f7ff ff2e 	bl	800558c <dma_stm32_is_tc_active>
	return LL_DMA_IsEnabledIT_TC(dma, dma_stm32_id_to_stream(id)) &&
 8005730:	b118      	cbz	r0, 800573a <stm32_dma_is_tc_irq_active+0x2a>
 8005732:	2001      	movs	r0, #1
 8005734:	e000      	b.n	8005738 <stm32_dma_is_tc_irq_active+0x28>
 8005736:	2000      	movs	r0, #0
}
 8005738:	bd38      	pop	{r3, r4, r5, pc}
	return LL_DMA_IsEnabledIT_TC(dma, dma_stm32_id_to_stream(id)) &&
 800573a:	2000      	movs	r0, #0
 800573c:	e7fc      	b.n	8005738 <stm32_dma_is_tc_irq_active+0x28>
 800573e:	bf00      	nop
 8005740:	08010cd0 	.word	0x08010cd0

08005744 <stm32_dma_is_ht_irq_active>:

bool stm32_dma_is_ht_irq_active(DMA_TypeDef *dma, uint32_t id)
{
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	4604      	mov	r4, r0
 8005748:	460d      	mov	r5, r1
	return LL_DMA_IsEnabledIT_HT(dma, dma_stm32_id_to_stream(id)) &&
 800574a:	4608      	mov	r0, r1
 800574c:	f7ff fefc 	bl	8005548 <dma_stm32_id_to_stream>
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8005750:	4b08      	ldr	r3, [pc, #32]	; (8005774 <stm32_dma_is_ht_irq_active+0x30>)
 8005752:	5c1b      	ldrb	r3, [r3, r0]
 8005754:	58e3      	ldr	r3, [r4, r3]
                   DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL);
 8005756:	f013 0f04 	tst.w	r3, #4
 800575a:	d006      	beq.n	800576a <stm32_dma_is_ht_irq_active+0x26>
	       dma_stm32_is_ht_active(dma, id);
 800575c:	4629      	mov	r1, r5
 800575e:	4620      	mov	r0, r4
 8005760:	f7ff ff08 	bl	8005574 <dma_stm32_is_ht_active>
	return LL_DMA_IsEnabledIT_HT(dma, dma_stm32_id_to_stream(id)) &&
 8005764:	b118      	cbz	r0, 800576e <stm32_dma_is_ht_irq_active+0x2a>
 8005766:	2001      	movs	r0, #1
 8005768:	e000      	b.n	800576c <stm32_dma_is_ht_irq_active+0x28>
 800576a:	2000      	movs	r0, #0
}
 800576c:	bd38      	pop	{r3, r4, r5, pc}
	return LL_DMA_IsEnabledIT_HT(dma, dma_stm32_id_to_stream(id)) &&
 800576e:	2000      	movs	r0, #0
 8005770:	e7fc      	b.n	800576c <stm32_dma_is_ht_irq_active+0x28>
 8005772:	bf00      	nop
 8005774:	08010cd0 	.word	0x08010cd0

08005778 <stm32_dma_enable_stream>:
	/* Preserve for future amending. */
	return false;
}

void stm32_dma_enable_stream(DMA_TypeDef *dma, uint32_t id)
{
 8005778:	b510      	push	{r4, lr}
 800577a:	4604      	mov	r4, r0
	LL_DMA_EnableChannel(dma, dma_stm32_id_to_stream(id));
 800577c:	4608      	mov	r0, r1
 800577e:	f7ff fee3 	bl	8005548 <dma_stm32_id_to_stream>
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005782:	4b03      	ldr	r3, [pc, #12]	; (8005790 <stm32_dma_enable_stream+0x18>)
 8005784:	5c1a      	ldrb	r2, [r3, r0]
 8005786:	58a3      	ldr	r3, [r4, r2]
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	50a3      	str	r3, [r4, r2]
}
 800578e:	bd10      	pop	{r4, pc}
 8005790:	08010cd0 	.word	0x08010cd0

08005794 <stm32_dma_disable_stream>:

int stm32_dma_disable_stream(DMA_TypeDef *dma, uint32_t id)
{
 8005794:	b510      	push	{r4, lr}
 8005796:	4604      	mov	r4, r0
	LL_DMA_DisableChannel(dma, dma_stm32_id_to_stream(id));
 8005798:	4608      	mov	r0, r1
 800579a:	f7ff fed5 	bl	8005548 <dma_stm32_id_to_stream>
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800579e:	4b07      	ldr	r3, [pc, #28]	; (80057bc <stm32_dma_disable_stream+0x28>)
 80057a0:	5c1b      	ldrb	r3, [r3, r0]
 80057a2:	58e2      	ldr	r2, [r4, r3]
 80057a4:	f022 0201 	bic.w	r2, r2, #1
 80057a8:	50e2      	str	r2, [r4, r3]
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 80057aa:	58e3      	ldr	r3, [r4, r3]
                  DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80057ac:	f013 0f01 	tst.w	r3, #1
 80057b0:	d002      	beq.n	80057b8 <stm32_dma_disable_stream+0x24>

	if (!LL_DMA_IsEnabledChannel(dma, dma_stm32_id_to_stream(id))) {
		return 0;
	}

	return -EAGAIN;
 80057b2:	f06f 000a 	mvn.w	r0, #10
}
 80057b6:	bd10      	pop	{r4, pc}
		return 0;
 80057b8:	2000      	movs	r0, #0
 80057ba:	e7fc      	b.n	80057b6 <stm32_dma_disable_stream+0x22>
 80057bc:	08010cd0 	.word	0x08010cd0

080057c0 <gpio_stm32_set_exti_source>:
#elif defined(CONFIG_SOC_SERIES_STM32G0X) || \
	defined(CONFIG_SOC_SERIES_STM32L5X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X)
	return ((pin & 0x3) << (16 + 3)) | (pin >> 2);
#else
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 80057c0:	424a      	negs	r2, r1
 80057c2:	f001 0303 	and.w	r3, r1, #3
 80057c6:	f002 0203 	and.w	r2, r2, #3
 80057ca:	bf58      	it	pl
 80057cc:	4253      	negpl	r3, r2
 80057ce:	3304      	adds	r3, #4
 80057d0:	009a      	lsls	r2, r3, #2
 80057d2:	230f      	movs	r3, #15
 80057d4:	4093      	lsls	r3, r2
 80057d6:	460a      	mov	r2, r1
 80057d8:	2900      	cmp	r1, #0
 80057da:	db19      	blt.n	8005810 <gpio_stm32_set_exti_source+0x50>
 80057dc:	ea43 03a2 	orr.w	r3, r3, r2, asr #2
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80057e0:	fa5f fc83 	uxtb.w	ip, r3
 80057e4:	f10c 0102 	add.w	r1, ip, #2
 80057e8:	4a0b      	ldr	r2, [pc, #44]	; (8005818 <gpio_stm32_set_exti_source+0x58>)
 80057ea:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80057ee:	0c1a      	lsrs	r2, r3, #16
 80057f0:	ea21 4313 	bic.w	r3, r1, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80057f8:	b162      	cbz	r2, 8005814 <gpio_stm32_set_exti_source+0x54>
  return __builtin_clz(value);
 80057fa:	fab2 f282 	clz	r2, r2
 80057fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005802:	431a      	orrs	r2, r3
 8005804:	f10c 0c02 	add.w	ip, ip, #2
 8005808:	4b03      	ldr	r3, [pc, #12]	; (8005818 <gpio_stm32_set_exti_source+0x58>)
 800580a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
	LL_EXTI_SetEXTISource(port, line);
#else
	LL_SYSCFG_SetEXTISource(port, line);
#endif
	z_stm32_hsem_unlock(CFG_HW_EXTI_SEMID);
}
 800580e:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8005810:	1cca      	adds	r2, r1, #3
 8005812:	e7e3      	b.n	80057dc <gpio_stm32_set_exti_source+0x1c>
    return 32U;
 8005814:	2220      	movs	r2, #32
 8005816:	e7f2      	b.n	80057fe <gpio_stm32_set_exti_source+0x3e>
 8005818:	40010000 	.word	0x40010000

0800581c <gpio_stm32_get_exti_source>:
 800581c:	4242      	negs	r2, r0
 800581e:	f000 0303 	and.w	r3, r0, #3
 8005822:	f002 0203 	and.w	r2, r2, #3
 8005826:	bf58      	it	pl
 8005828:	4253      	negpl	r3, r2
 800582a:	3304      	adds	r3, #4
 800582c:	009a      	lsls	r2, r3, #2
 800582e:	230f      	movs	r3, #15
 8005830:	4093      	lsls	r3, r2
 8005832:	4602      	mov	r2, r0
 8005834:	2800      	cmp	r0, #0
 8005836:	db10      	blt.n	800585a <gpio_stm32_get_exti_source+0x3e>
 8005838:	ea43 00a2 	orr.w	r0, r3, r2, asr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 800583c:	b2c3      	uxtb	r3, r0
 800583e:	3302      	adds	r3, #2
 8005840:	4a08      	ldr	r2, [pc, #32]	; (8005864 <gpio_stm32_get_exti_source+0x48>)
 8005842:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005846:	0c03      	lsrs	r3, r0, #16
 8005848:	ea02 4010 	and.w	r0, r2, r0, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8005850:	b12b      	cbz	r3, 800585e <gpio_stm32_get_exti_source+0x42>
  return __builtin_clz(value);
 8005852:	fab3 f383 	clz	r3, r3
		port = STM32_PORTH;
	}
#endif

	return port;
}
 8005856:	40d8      	lsrs	r0, r3
 8005858:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 800585a:	1cc2      	adds	r2, r0, #3
 800585c:	e7ec      	b.n	8005838 <gpio_stm32_get_exti_source+0x1c>
    return 32U;
 800585e:	2320      	movs	r3, #32
 8005860:	e7f9      	b.n	8005856 <gpio_stm32_get_exti_source+0x3a>
 8005862:	bf00      	nop
 8005864:	40010000 	.word	0x40010000

08005868 <gpio_stm32_clock_request>:
{
 8005868:	b510      	push	{r4, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800586a:	6844      	ldr	r4, [r0, #4]
	if (on) {
 800586c:	b169      	cbz	r1, 800588a <gpio_stm32_clock_request+0x22>
					(clock_control_subsys_t *)&cfg->pclken);
 800586e:	340c      	adds	r4, #12
 8005870:	480d      	ldr	r0, [pc, #52]	; (80058a8 <gpio_stm32_clock_request+0x40>)
 8005872:	f009 fac4 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8005876:	b128      	cbz	r0, 8005884 <gpio_stm32_clock_request+0x1c>
	const struct clock_control_driver_api *api =
 8005878:	480b      	ldr	r0, [pc, #44]	; (80058a8 <gpio_stm32_clock_request+0x40>)
 800587a:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4621      	mov	r1, r4
 8005880:	4798      	blx	r3
}
 8005882:	bd10      	pop	{r4, pc}
		return -ENODEV;
 8005884:	f06f 0012 	mvn.w	r0, #18
 8005888:	e7fb      	b.n	8005882 <gpio_stm32_clock_request+0x1a>
					(clock_control_subsys_t *)&cfg->pclken);
 800588a:	340c      	adds	r4, #12
 800588c:	4806      	ldr	r0, [pc, #24]	; (80058a8 <gpio_stm32_clock_request+0x40>)
 800588e:	f009 fab6 	bl	800edfe <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_off(const struct device *dev,
				    clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 8005892:	b128      	cbz	r0, 80058a0 <gpio_stm32_clock_request+0x38>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 8005894:	4804      	ldr	r0, [pc, #16]	; (80058a8 <gpio_stm32_clock_request+0x40>)
 8005896:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->off(dev, sys);
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	4621      	mov	r1, r4
 800589c:	4798      	blx	r3
 800589e:	e7f0      	b.n	8005882 <gpio_stm32_clock_request+0x1a>
		return -ENODEV;
 80058a0:	f06f 0012 	mvn.w	r0, #18
	if (ret != 0) {
 80058a4:	e7ed      	b.n	8005882 <gpio_stm32_clock_request+0x1a>
 80058a6:	bf00      	nop
 80058a8:	0800fdb8 	.word	0x0800fdb8

080058ac <gpio_stm32_enable_int>:

/**
 * @brief Enable EXTI of the specific line
 */
static int gpio_stm32_enable_int(int port, int pin)
{
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	4606      	mov	r6, r0
 80058b2:	460d      	mov	r5, r1
	defined(CONFIG_SOC_SERIES_STM32H7X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X) || \
	defined(CONFIG_SOC_SERIES_STM32L4X) || \
	defined(CONFIG_SOC_SERIES_STM32G4X)
	const struct device *clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
	struct stm32_pclken pclken = {
 80058b4:	4b0d      	ldr	r3, [pc, #52]	; (80058ec <gpio_stm32_enable_int+0x40>)
 80058b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80058ba:	ab02      	add	r3, sp, #8
 80058bc:	e903 0003 	stmdb	r3, {r0, r1}
 80058c0:	480b      	ldr	r0, [pc, #44]	; (80058f0 <gpio_stm32_enable_int+0x44>)
 80058c2:	f009 fa9c 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80058c6:	b148      	cbz	r0, 80058dc <gpio_stm32_enable_int+0x30>
	const struct clock_control_driver_api *api =
 80058c8:	4809      	ldr	r0, [pc, #36]	; (80058f0 <gpio_stm32_enable_int+0x44>)
 80058ca:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4669      	mov	r1, sp
 80058d0:	4798      	blx	r3
 80058d2:	4604      	mov	r4, r0
	};
	int ret;

	/* Enable SYSCFG clock */
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
	if (ret != 0) {
 80058d4:	b12c      	cbz	r4, 80058e2 <gpio_stm32_enable_int+0x36>
#endif

	gpio_stm32_set_exti_source(port, pin);

	return 0;
}
 80058d6:	4620      	mov	r0, r4
 80058d8:	b002      	add	sp, #8
 80058da:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
 80058dc:	f06f 0412 	mvn.w	r4, #18
 80058e0:	e7f8      	b.n	80058d4 <gpio_stm32_enable_int+0x28>
	gpio_stm32_set_exti_source(port, pin);
 80058e2:	4629      	mov	r1, r5
 80058e4:	4630      	mov	r0, r6
 80058e6:	f7ff ff6b 	bl	80057c0 <gpio_stm32_set_exti_source>
	return 0;
 80058ea:	e7f4      	b.n	80058d6 <gpio_stm32_enable_int+0x2a>
 80058ec:	080102a0 	.word	0x080102a0
 80058f0:	0800fdb8 	.word	0x0800fdb8

080058f4 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 80058f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f6:	460c      	mov	r4, r1
 80058f8:	4611      	mov	r1, r2
	const struct gpio_stm32_config *cfg = dev->config;
 80058fa:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 80058fc:	6902      	ldr	r2, [r0, #16]
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 80058fe:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005902:	d01f      	beq.n	8005944 <gpio_stm32_pin_interrupt_configure+0x50>
 8005904:	461d      	mov	r5, r3
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 8005906:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800590a:	d034      	beq.n	8005976 <gpio_stm32_pin_interrupt_configure+0x82>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 800590c:	491d      	ldr	r1, [pc, #116]	; (8005984 <gpio_stm32_pin_interrupt_configure+0x90>)
 800590e:	4620      	mov	r0, r4
 8005910:	f7fe ff4a 	bl	80047a8 <stm32_exti_set_callback>
 8005914:	4606      	mov	r6, r0
 8005916:	bb88      	cbnz	r0, 800597c <gpio_stm32_pin_interrupt_configure+0x88>
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 8005918:	4621      	mov	r1, r4
 800591a:	68b8      	ldr	r0, [r7, #8]
 800591c:	f7ff ffc6 	bl	80058ac <gpio_stm32_enable_int>

	switch (trig) {
 8005920:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 8005924:	d023      	beq.n	800596e <gpio_stm32_pin_interrupt_configure+0x7a>
 8005926:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
 800592a:	d022      	beq.n	8005972 <gpio_stm32_pin_interrupt_configure+0x7e>
 800592c:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 8005930:	d01b      	beq.n	800596a <gpio_stm32_pin_interrupt_configure+0x76>
 8005932:	4631      	mov	r1, r6
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 8005934:	4620      	mov	r0, r4
 8005936:	f7fe feff 	bl	8004738 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 800593a:	4620      	mov	r0, r4
 800593c:	f7fe fee0 	bl	8004700 <stm32_exti_enable>

exit:
	return err;
}
 8005940:	4630      	mov	r0, r6
 8005942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 8005944:	4620      	mov	r0, r4
 8005946:	f7ff ff69 	bl	800581c <gpio_stm32_get_exti_source>
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	4298      	cmp	r0, r3
 800594e:	d001      	beq.n	8005954 <gpio_stm32_pin_interrupt_configure+0x60>
	int err = 0;
 8005950:	2600      	movs	r6, #0
		goto exit;
 8005952:	e7f5      	b.n	8005940 <gpio_stm32_pin_interrupt_configure+0x4c>
			stm32_exti_disable(pin);
 8005954:	4620      	mov	r0, r4
 8005956:	f7fe fee3 	bl	8004720 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 800595a:	4620      	mov	r0, r4
 800595c:	f7fe ff36 	bl	80047cc <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 8005960:	2100      	movs	r1, #0
 8005962:	4620      	mov	r0, r4
 8005964:	f7fe fee8 	bl	8004738 <stm32_exti_trigger>
 8005968:	e7f2      	b.n	8005950 <gpio_stm32_pin_interrupt_configure+0x5c>
		edge = STM32_EXTI_TRIG_FALLING;
 800596a:	2102      	movs	r1, #2
 800596c:	e7e2      	b.n	8005934 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_RISING;
 800596e:	2101      	movs	r1, #1
 8005970:	e7e0      	b.n	8005934 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_BOTH;
 8005972:	2103      	movs	r1, #3
 8005974:	e7de      	b.n	8005934 <gpio_stm32_pin_interrupt_configure+0x40>
		err = -ENOTSUP;
 8005976:	f06f 0685 	mvn.w	r6, #133	; 0x85
 800597a:	e7e1      	b.n	8005940 <gpio_stm32_pin_interrupt_configure+0x4c>
		err = -EBUSY;
 800597c:	f06f 060f 	mvn.w	r6, #15
	return err;
 8005980:	e7de      	b.n	8005940 <gpio_stm32_pin_interrupt_configure+0x4c>
 8005982:	bf00      	nop
 8005984:	0800de51 	.word	0x0800de51

08005988 <spi_stm32_get_err>:
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
}

static int spi_stm32_get_err(SPI_TypeDef *spi)
{
	uint32_t sr = LL_SPI_ReadReg(spi, SR);
 8005988:	6883      	ldr	r3, [r0, #8]

	if (sr & SPI_STM32_ERR_MSK) {
 800598a:	f413 73b8 	ands.w	r3, r3, #368	; 0x170
 800598e:	d101      	bne.n	8005994 <spi_stm32_get_err+0xc>
		}

		return -EIO;
	}

	return 0;
 8005990:	2000      	movs	r0, #0
}
 8005992:	4770      	bx	lr
{
 8005994:	b510      	push	{r4, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	4604      	mov	r4, r0
		LOG_ERR("%s: err=%d", __func__,
 800599a:	9303      	str	r3, [sp, #12]
 800599c:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <spi_stm32_get_err+0x48>)
 800599e:	9302      	str	r3, [sp, #8]
 80059a0:	4b0c      	ldr	r3, [pc, #48]	; (80059d4 <spi_stm32_get_err+0x4c>)
 80059a2:	9301      	str	r3, [sp, #4]
 80059a4:	2000      	movs	r0, #0
 80059a6:	9000      	str	r0, [sp, #0]
 80059a8:	4603      	mov	r3, r0
 80059aa:	2201      	movs	r2, #1
 80059ac:	490a      	ldr	r1, [pc, #40]	; (80059d8 <spi_stm32_get_err+0x50>)
 80059ae:	f008 fbe6 	bl	800e17e <z_log_msg2_runtime_create>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 80059b2:	68a3      	ldr	r3, [r4, #8]
 80059b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80059b8:	d005      	beq.n	80059c6 <spi_stm32_get_err+0x3e>
  * @retval None
  */
__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
{
  __IO uint32_t tmpreg;
  tmpreg = SPIx->DR;
 80059ba:	68e3      	ldr	r3, [r4, #12]
 80059bc:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 80059be:	9b05      	ldr	r3, [sp, #20]
  tmpreg = SPIx->SR;
 80059c0:	68a3      	ldr	r3, [r4, #8]
 80059c2:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 80059c4:	9b05      	ldr	r3, [sp, #20]
		return -EIO;
 80059c6:	f06f 0004 	mvn.w	r0, #4
}
 80059ca:	b006      	add	sp, #24
 80059cc:	bd10      	pop	{r4, pc}
 80059ce:	bf00      	nop
 80059d0:	08010f8c 	.word	0x08010f8c
 80059d4:	08010e84 	.word	0x08010e84
 80059d8:	080101e0 	.word	0x080101e0

080059dc <spi_stm32_configure>:
}
#endif

static int spi_stm32_configure(const struct device *dev,
			       const struct spi_config *config)
{
 80059dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e0:	b098      	sub	sp, #96	; 0x60
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	460d      	mov	r5, r1
	const struct spi_stm32_config *cfg = dev->config;
 80059e6:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 80059ea:	6906      	ldr	r6, [r0, #16]
	const uint32_t scaler[] = {
 80059ec:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80059f0:	f8df c298 	ldr.w	ip, [pc, #664]	; 8005c8c <spi_stm32_configure+0x2b0>
 80059f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80059f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80059fa:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80059fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		LL_SPI_BAUDRATEPRESCALER_DIV32,
		LL_SPI_BAUDRATEPRESCALER_DIV64,
		LL_SPI_BAUDRATEPRESCALER_DIV128,
		LL_SPI_BAUDRATEPRESCALER_DIV256
	};
	SPI_TypeDef *spi = cfg->spi;
 8005a02:	f8d8 4008 	ldr.w	r4, [r8, #8]
	._ctx_name.num_cs_gpios = DT_PROP_LEN_OR(_node_id, cs_gpios, 0),

static inline bool spi_context_configured(struct spi_context *ctx,
					  const struct spi_config *config)
{
	return !!(ctx->config == config);
 8005a06:	6833      	ldr	r3, [r6, #0]
	uint32_t clock;
	int br;

	if (spi_context_configured(&data->ctx, config)) {
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	f000 8139 	beq.w	8005c80 <spi_stm32_configure+0x2a4>
		/* Nothing to do */
		return 0;
	}

	if ((SPI_WORD_SIZE_GET(config->operation) != 8)
 8005a0e:	88ab      	ldrh	r3, [r5, #4]
 8005a10:	f3c3 1245 	ubfx	r2, r3, #5, #6
 8005a14:	2a08      	cmp	r2, #8
 8005a16:	d002      	beq.n	8005a1e <spi_stm32_configure+0x42>
	    && (SPI_WORD_SIZE_GET(config->operation) != 16)) {
 8005a18:	2a10      	cmp	r2, #16
 8005a1a:	f040 8133 	bne.w	8005c84 <spi_stm32_configure+0x2a8>
		return -ENOTSUP;
	}

	/* configure the frame format Motorola (default) or TI */
	if ((config->operation & SPI_FRAME_FORMAT_TI) == SPI_FRAME_FORMAT_TI) {
 8005a1e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8005a22:	d11c      	bne.n	8005a5e <spi_stm32_configure+0x82>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8005a24:	6863      	ldr	r3, [r4, #4]
 8005a26:	f023 0310 	bic.w	r3, r3, #16
 8005a2a:	6063      	str	r3, [r4, #4]
 8005a2c:	4898      	ldr	r0, [pc, #608]	; (8005c90 <spi_stm32_configure+0x2b4>)
 8005a2e:	f009 f9e6 	bl	800edfe <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 8005a32:	b1c8      	cbz	r0, 8005a68 <spi_stm32_configure+0x8c>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 8005a34:	4b96      	ldr	r3, [pc, #600]	; (8005c90 <spi_stm32_configure+0x2b4>)
 8005a36:	689b      	ldr	r3, [r3, #8]
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	b1c3      	cbz	r3, 8005a6e <spi_stm32_configure+0x92>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 8005a3c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005a40:	4641      	mov	r1, r8
 8005a42:	4893      	ldr	r0, [pc, #588]	; (8005c90 <spi_stm32_configure+0x2b4>)
 8005a44:	4798      	blx	r3
	} else {
		LL_SPI_SetStandard(spi, LL_SPI_PROTOCOL_MOTOROLA);
#endif
}

	if (clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8005a46:	2800      	cmp	r0, #0
 8005a48:	db14      	blt.n	8005a74 <spi_stm32_configure+0x98>
			(clock_control_subsys_t) &cfg->pclken, &clock) < 0) {
		LOG_ERR("Failed call clock_control_get_rate");
		return -EIO;
	}

	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	dc35      	bgt.n	8005abc <spi_stm32_configure+0xe0>
		uint32_t clk = clock >> br;
 8005a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a52:	40da      	lsrs	r2, r3

		if (clk <= config->frequency) {
 8005a54:	6829      	ldr	r1, [r5, #0]
 8005a56:	4291      	cmp	r1, r2
 8005a58:	d230      	bcs.n	8005abc <spi_stm32_configure+0xe0>
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	e7f6      	b.n	8005a4c <spi_stm32_configure+0x70>
 8005a5e:	6863      	ldr	r3, [r4, #4]
 8005a60:	f043 0310 	orr.w	r3, r3, #16
 8005a64:	6063      	str	r3, [r4, #4]
}
 8005a66:	e7e1      	b.n	8005a2c <spi_stm32_configure+0x50>
		return -ENODEV;
 8005a68:	f06f 0012 	mvn.w	r0, #18
 8005a6c:	e7eb      	b.n	8005a46 <spi_stm32_configure+0x6a>
		return -ENOSYS;
 8005a6e:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8005a72:	e7e8      	b.n	8005a46 <spi_stm32_configure+0x6a>
		LOG_ERR("Failed call clock_control_get_rate");
 8005a74:	2201      	movs	r2, #1
 8005a76:	80ba      	strh	r2, [r7, #4]
 8005a78:	4b86      	ldr	r3, [pc, #536]	; (8005c94 <spi_stm32_configure+0x2b8>)
 8005a7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	603b      	str	r3, [r7, #0]
 8005a80:	2102      	movs	r1, #2
 8005a82:	7039      	strb	r1, [r7, #0]
 8005a84:	6839      	ldr	r1, [r7, #0]
 8005a86:	6579      	str	r1, [r7, #84]	; 0x54
 8005a88:	4619      	mov	r1, r3
 8005a8a:	f363 0100 	bfi	r1, r3, #0, #1
 8005a8e:	f363 0141 	bfi	r1, r3, #1, #1
 8005a92:	f363 0182 	bfi	r1, r3, #2, #1
 8005a96:	f363 01c5 	bfi	r1, r3, #3, #3
 8005a9a:	f362 1188 	bfi	r1, r2, #6, #3
 8005a9e:	2208      	movs	r2, #8
 8005aa0:	f362 2152 	bfi	r1, r2, #9, #10
 8005aa4:	f363 41de 	bfi	r1, r3, #19, #12
 8005aa8:	f363 71df 	bfi	r1, r3, #31, #1
 8005aac:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8005ab0:	4879      	ldr	r0, [pc, #484]	; (8005c98 <spi_stm32_configure+0x2bc>)
 8005ab2:	f007 fe95 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8005ab6:	f06f 0004 	mvn.w	r0, #4
 8005aba:	e059      	b.n	8005b70 <spi_stm32_configure+0x194>
			break;
		}
	}

	if (br > ARRAY_SIZE(scaler)) {
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	dc5b      	bgt.n	8005b78 <spi_stm32_configure+0x19c>
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005ac0:	6822      	ldr	r2, [r4, #0]
 8005ac2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac6:	6022      	str	r2, [r4, #0]
			    clock >> ARRAY_SIZE(scaler));
		return -EINVAL;
	}

	LL_SPI_Disable(spi);
	LL_SPI_SetBaudRatePrescaler(spi, scaler[br - 1]);
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005ace:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ad2:	f853 3c38 	ldr.w	r3, [r3, #-56]
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8005ad6:	6822      	ldr	r2, [r4, #0]
 8005ad8:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8005adc:	4313      	orrs	r3, r2
 8005ade:	6023      	str	r3, [r4, #0]

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) {
 8005ae0:	88ab      	ldrh	r3, [r5, #4]
 8005ae2:	f013 0f02 	tst.w	r3, #2
 8005ae6:	f000 8098 	beq.w	8005c1a <spi_stm32_configure+0x23e>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8005aea:	6823      	ldr	r3, [r4, #0]
 8005aec:	f043 0302 	orr.w	r3, r3, #2
 8005af0:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_HIGH);
	} else {
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_LOW);
	}

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) {
 8005af2:	88ab      	ldrh	r3, [r5, #4]
 8005af4:	f013 0f04 	tst.w	r3, #4
 8005af8:	f000 8094 	beq.w	8005c24 <spi_stm32_configure+0x248>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	f043 0301 	orr.w	r3, r3, #1
 8005b02:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	f423 4344 	bic.w	r3, r3, #50176	; 0xc400
 8005b0a:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPhase(spi, LL_SPI_PHASE_1EDGE);
	}

	LL_SPI_SetTransferDirection(spi, LL_SPI_FULL_DUPLEX);

	if (config->operation & SPI_TRANSFER_LSB) {
 8005b0c:	88ab      	ldrh	r3, [r5, #4]
 8005b0e:	f013 0f10 	tst.w	r3, #16
 8005b12:	f000 808c 	beq.w	8005c2e <spi_stm32_configure+0x252>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b1c:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 8005b1e:	6823      	ldr	r3, [r4, #0]
 8005b20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b24:	6023      	str	r3, [r4, #0]
		LL_SPI_SetTransferBitOrder(spi, LL_SPI_MSB_FIRST);
	}

	LL_SPI_DisableCRC(spi);

	if (config->cs || !IS_ENABLED(CONFIG_SPI_STM32_USE_HW_SS)) {
 8005b26:	68ab      	ldr	r3, [r5, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 8085 	beq.w	8005c38 <spi_stm32_configure+0x25c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8005b2e:	6823      	ldr	r3, [r4, #0]
 8005b30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b34:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8005b36:	6863      	ldr	r3, [r4, #4]
 8005b38:	f023 0304 	bic.w	r3, r3, #4
 8005b3c:	6063      	str	r3, [r4, #4]
		} else {
			LL_SPI_SetNSSMode(spi, LL_SPI_NSS_HARD_OUTPUT);
		}
	}

	if (config->operation & SPI_OP_MODE_SLAVE) {
 8005b3e:	88ab      	ldrh	r3, [r5, #4]
 8005b40:	f013 0f01 	tst.w	r3, #1
 8005b44:	f000 8090 	beq.w	8005c68 <spi_stm32_configure+0x28c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	f423 7382 	bic.w	r3, r3, #260	; 0x104
 8005b4e:	6023      	str	r3, [r4, #0]
		LL_SPI_SetMode(spi, LL_SPI_MODE_SLAVE);
	} else {
		LL_SPI_SetMode(spi, LL_SPI_MODE_MASTER);
	}

	if (SPI_WORD_SIZE_GET(config->operation) ==  8) {
 8005b50:	88ab      	ldrh	r3, [r5, #4]
 8005b52:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8005b56:	2b08      	cmp	r3, #8
 8005b58:	f000 808b 	beq.w	8005c72 <spi_stm32_configure+0x296>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8005b5c:	6863      	ldr	r3, [r4, #4]
 8005b5e:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8005b62:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b6a:	6063      	str	r3, [r4, #4]
#if DT_HAS_COMPAT_STATUS_OKAY(st_stm32_spi_fifo)
	ll_func_set_fifo_threshold_8bit(spi);
#endif

	/* At this point, it's mandatory to set this on the context! */
	data->ctx.config = config;
 8005b6c:	6035      	str	r5, [r6, #0]
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_LOOP) ? 1 : 0,
		    config->slave);

	return 0;
 8005b6e:	2000      	movs	r0, #0
}
 8005b70:	3760      	adds	r7, #96	; 0x60
 8005b72:	46bd      	mov	sp, r7
 8005b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 8005b78:	2301      	movs	r3, #1
 8005b7a:	80bb      	strh	r3, [r7, #4]
 8005b7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b7e:	fa20 f603 	lsr.w	r6, r0, r3
 8005b82:	0a00      	lsrs	r0, r0, #8
 8005b84:	466c      	mov	r4, sp
 8005b86:	b088      	sub	sp, #32
 8005b88:	466b      	mov	r3, sp
 8005b8a:	f113 020c 	adds.w	r2, r3, #12
 8005b8e:	d03e      	beq.n	8005c0e <spi_stm32_configure+0x232>
 8005b90:	2114      	movs	r1, #20
 8005b92:	f04f 0c01 	mov.w	ip, #1
 8005b96:	f8a7 c004 	strh.w	ip, [r7, #4]
 8005b9a:	b12a      	cbz	r2, 8005ba8 <spi_stm32_configure+0x1cc>
 8005b9c:	2904      	cmp	r1, #4
 8005b9e:	dd03      	ble.n	8005ba8 <spi_stm32_configure+0x1cc>
 8005ba0:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8005c9c <spi_stm32_configure+0x2c0>
 8005ba4:	f8c3 c010 	str.w	ip, [r3, #16]
 8005ba8:	682d      	ldr	r5, [r5, #0]
 8005baa:	b112      	cbz	r2, 8005bb2 <spi_stm32_configure+0x1d6>
 8005bac:	2908      	cmp	r1, #8
 8005bae:	dd00      	ble.n	8005bb2 <spi_stm32_configure+0x1d6>
 8005bb0:	615d      	str	r5, [r3, #20]
 8005bb2:	b112      	cbz	r2, 8005bba <spi_stm32_configure+0x1de>
 8005bb4:	290c      	cmp	r1, #12
 8005bb6:	dd00      	ble.n	8005bba <spi_stm32_configure+0x1de>
 8005bb8:	619e      	str	r6, [r3, #24]
 8005bba:	b112      	cbz	r2, 8005bc2 <spi_stm32_configure+0x1e6>
 8005bbc:	2910      	cmp	r1, #16
 8005bbe:	dd00      	ble.n	8005bc2 <spi_stm32_configure+0x1e6>
 8005bc0:	61d8      	str	r0, [r3, #28]
 8005bc2:	2913      	cmp	r1, #19
 8005bc4:	dd26      	ble.n	8005c14 <spi_stm32_configure+0x238>
 8005bc6:	2014      	movs	r0, #20
 8005bc8:	b12a      	cbz	r2, 8005bd6 <spi_stm32_configure+0x1fa>
 8005bca:	2100      	movs	r1, #0
 8005bcc:	6039      	str	r1, [r7, #0]
 8005bce:	2105      	movs	r1, #5
 8005bd0:	7039      	strb	r1, [r7, #0]
 8005bd2:	6839      	ldr	r1, [r7, #0]
 8005bd4:	60d9      	str	r1, [r3, #12]
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	f36f 0100 	bfc	r1, #0, #1
 8005bdc:	f36f 0141 	bfc	r1, #1, #1
 8005be0:	f36f 0182 	bfc	r1, #2, #1
 8005be4:	f36f 01c5 	bfc	r1, #3, #3
 8005be8:	2301      	movs	r3, #1
 8005bea:	f363 1188 	bfi	r1, r3, #6, #3
 8005bee:	f400 707d 	and.w	r0, r0, #1012	; 0x3f4
 8005bf2:	f360 2152 	bfi	r1, r0, #9, #10
 8005bf6:	f36f 41de 	bfc	r1, #19, #12
 8005bfa:	f36f 71df 	bfc	r1, #31, #1
 8005bfe:	2300      	movs	r3, #0
 8005c00:	4825      	ldr	r0, [pc, #148]	; (8005c98 <spi_stm32_configure+0x2bc>)
 8005c02:	f007 fded 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8005c06:	46a5      	mov	sp, r4
		return -EINVAL;
 8005c08:	f06f 0015 	mvn.w	r0, #21
 8005c0c:	e7b0      	b.n	8005b70 <spi_stm32_configure+0x194>
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 8005c0e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c12:	e7be      	b.n	8005b92 <spi_stm32_configure+0x1b6>
 8005c14:	f06f 001b 	mvn.w	r0, #27
 8005c18:	e7d6      	b.n	8005bc8 <spi_stm32_configure+0x1ec>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	f023 0302 	bic.w	r3, r3, #2
 8005c20:	6023      	str	r3, [r4, #0]
}
 8005c22:	e766      	b.n	8005af2 <spi_stm32_configure+0x116>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	f023 0301 	bic.w	r3, r3, #1
 8005c2a:	6023      	str	r3, [r4, #0]
}
 8005c2c:	e76a      	b.n	8005b04 <spi_stm32_configure+0x128>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c34:	6023      	str	r3, [r4, #0]
}
 8005c36:	e772      	b.n	8005b1e <spi_stm32_configure+0x142>
		if (config->operation & SPI_OP_MODE_SLAVE) {
 8005c38:	88ab      	ldrh	r3, [r5, #4]
 8005c3a:	f013 0f01 	tst.w	r3, #1
 8005c3e:	d008      	beq.n	8005c52 <spi_stm32_configure+0x276>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c46:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8005c48:	6863      	ldr	r3, [r4, #4]
 8005c4a:	f023 0304 	bic.w	r3, r3, #4
 8005c4e:	6063      	str	r3, [r4, #4]
}
 8005c50:	e775      	b.n	8005b3e <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c5c:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8005c5e:	6863      	ldr	r3, [r4, #4]
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	6063      	str	r3, [r4, #4]
}
 8005c66:	e76a      	b.n	8005b3e <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8005c6e:	6023      	str	r3, [r4, #0]
}
 8005c70:	e76e      	b.n	8005b50 <spi_stm32_configure+0x174>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8005c72:	6863      	ldr	r3, [r4, #4]
 8005c74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005c78:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c7c:	6063      	str	r3, [r4, #4]
}
 8005c7e:	e771      	b.n	8005b64 <spi_stm32_configure+0x188>
		return 0;
 8005c80:	2000      	movs	r0, #0
 8005c82:	e775      	b.n	8005b70 <spi_stm32_configure+0x194>
		return -ENOTSUP;
 8005c84:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8005c88:	e772      	b.n	8005b70 <spi_stm32_configure+0x194>
 8005c8a:	bf00      	nop
 8005c8c:	080102a8 	.word	0x080102a8
 8005c90:	0800fdb8 	.word	0x0800fdb8
 8005c94:	08010e90 	.word	0x08010e90
 8005c98:	080101e0 	.word	0x080101e0
 8005c9c:	08010eb4 	.word	0x08010eb4

08005ca0 <spi_stm32_init>:
	return false;
#endif
}

static int spi_stm32_init(const struct device *dev)
{
 8005ca0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ca4:	b09b      	sub	sp, #108	; 0x6c
 8005ca6:	4604      	mov	r4, r0
	struct spi_stm32_data *data __attribute__((unused)) = dev->data;
 8005ca8:	6905      	ldr	r5, [r0, #16]
	const struct spi_stm32_config *cfg = dev->config;
 8005caa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8005cae:	4873      	ldr	r0, [pc, #460]	; (8005e7c <spi_stm32_init+0x1dc>)
 8005cb0:	f009 f8a5 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8005cb4:	b1f8      	cbz	r0, 8005cf6 <spi_stm32_init+0x56>
	const struct clock_control_driver_api *api =
 8005cb6:	4871      	ldr	r0, [pc, #452]	; (8005e7c <spi_stm32_init+0x1dc>)
 8005cb8:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	4798      	blx	r3
 8005cc0:	4681      	mov	r9, r0
	int err;

	if (clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8005cc2:	f1b9 0f00 	cmp.w	r9, #0
 8005cc6:	d119      	bne.n	8005cfc <spi_stm32_init+0x5c>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 8005cc8:	aa06      	add	r2, sp, #24
 8005cca:	2100      	movs	r1, #0
 8005ccc:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8005cd0:	f009 f833 	bl	800ed3a <pinctrl_lookup_state>
	if (ret < 0) {
 8005cd4:	1e07      	subs	r7, r0, #0
 8005cd6:	db06      	blt.n	8005ce6 <spi_stm32_init+0x46>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 8005cd8:	9b06      	ldr	r3, [sp, #24]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8005cda:	2200      	movs	r2, #0
 8005cdc:	7919      	ldrb	r1, [r3, #4]
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	f009 f845 	bl	800ed6e <pinctrl_configure_pins>
 8005ce4:	4607      	mov	r7, r0
	}

	if (!spi_stm32_is_subghzspi(dev)) {
		/* Configure dt provided device signals when available */
		err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
		if (err < 0) {
 8005ce6:	2f00      	cmp	r7, #0
 8005ce8:	db2d      	blt.n	8005d46 <spi_stm32_init+0xa6>
			return err;
		}
	}

#ifdef CONFIG_SPI_STM32_INTERRUPT
	cfg->irq_config(dev);
 8005cea:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005cee:	4620      	mov	r0, r4
 8005cf0:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8005cf2:	68ac      	ldr	r4, [r5, #8]
 8005cf4:	e06c      	b.n	8005dd0 <spi_stm32_init+0x130>
		return -ENODEV;
 8005cf6:	f06f 0912 	mvn.w	r9, #18
 8005cfa:	e7e2      	b.n	8005cc2 <spi_stm32_init+0x22>
		LOG_ERR("Could not enable SPI clock");
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f8ad 2018 	strh.w	r2, [sp, #24]
 8005d02:	4b5f      	ldr	r3, [pc, #380]	; (8005e80 <spi_stm32_init+0x1e0>)
 8005d04:	9318      	str	r3, [sp, #96]	; 0x60
 8005d06:	2300      	movs	r3, #0
 8005d08:	9305      	str	r3, [sp, #20]
 8005d0a:	2102      	movs	r1, #2
 8005d0c:	f88d 1014 	strb.w	r1, [sp, #20]
 8005d10:	9905      	ldr	r1, [sp, #20]
 8005d12:	9117      	str	r1, [sp, #92]	; 0x5c
 8005d14:	4619      	mov	r1, r3
 8005d16:	f363 0100 	bfi	r1, r3, #0, #1
 8005d1a:	f363 0141 	bfi	r1, r3, #1, #1
 8005d1e:	f363 0182 	bfi	r1, r3, #2, #1
 8005d22:	f363 01c5 	bfi	r1, r3, #3, #3
 8005d26:	f362 1188 	bfi	r1, r2, #6, #3
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	f362 2152 	bfi	r1, r2, #9, #10
 8005d30:	f363 41de 	bfi	r1, r3, #19, #12
 8005d34:	f363 71df 	bfi	r1, r3, #31, #1
 8005d38:	aa17      	add	r2, sp, #92	; 0x5c
 8005d3a:	4852      	ldr	r0, [pc, #328]	; (8005e84 <spi_stm32_init+0x1e4>)
 8005d3c:	f007 fd50 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8005d40:	f06f 0704 	mvn.w	r7, #4
 8005d44:	e087      	b.n	8005e56 <spi_stm32_init+0x1b6>
			LOG_ERR("SPI pinctrl setup failed (%d)", err);
 8005d46:	2201      	movs	r2, #1
 8005d48:	f8ad 2018 	strh.w	r2, [sp, #24]
 8005d4c:	4b4e      	ldr	r3, [pc, #312]	; (8005e88 <spi_stm32_init+0x1e8>)
 8005d4e:	9312      	str	r3, [sp, #72]	; 0x48
 8005d50:	9713      	str	r7, [sp, #76]	; 0x4c
 8005d52:	2300      	movs	r3, #0
 8005d54:	9305      	str	r3, [sp, #20]
 8005d56:	2103      	movs	r1, #3
 8005d58:	f88d 1014 	strb.w	r1, [sp, #20]
 8005d5c:	9905      	ldr	r1, [sp, #20]
 8005d5e:	9111      	str	r1, [sp, #68]	; 0x44
 8005d60:	4619      	mov	r1, r3
 8005d62:	f363 0100 	bfi	r1, r3, #0, #1
 8005d66:	f363 0141 	bfi	r1, r3, #1, #1
 8005d6a:	f363 0182 	bfi	r1, r3, #2, #1
 8005d6e:	f363 01c5 	bfi	r1, r3, #3, #3
 8005d72:	f362 1188 	bfi	r1, r2, #6, #3
 8005d76:	220c      	movs	r2, #12
 8005d78:	f362 2152 	bfi	r1, r2, #9, #10
 8005d7c:	f363 41de 	bfi	r1, r3, #19, #12
 8005d80:	f363 71df 	bfi	r1, r3, #31, #1
 8005d84:	aa11      	add	r2, sp, #68	; 0x44
 8005d86:	483f      	ldr	r0, [pc, #252]	; (8005e84 <spi_stm32_init+0x1e4>)
 8005d88:	f007 fd2a 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			return err;
 8005d8c:	e063      	b.n	8005e56 <spi_stm32_init+0x1b6>
		if (!device_is_ready(cs_gpio->port)) {
			LOG_ERR("CS GPIO port %s pin %d is not ready",
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	7922      	ldrb	r2, [r4, #4]
 8005d92:	9203      	str	r2, [sp, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	9302      	str	r3, [sp, #8]
 8005d98:	4b3c      	ldr	r3, [pc, #240]	; (8005e8c <spi_stm32_init+0x1ec>)
 8005d9a:	9301      	str	r3, [sp, #4]
 8005d9c:	9000      	str	r0, [sp, #0]
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2201      	movs	r2, #1
 8005da2:	4938      	ldr	r1, [pc, #224]	; (8005e84 <spi_stm32_init+0x1e4>)
 8005da4:	f008 f9eb 	bl	800e17e <z_log_msg2_runtime_create>
				cs_gpio->port->name, cs_gpio->pin);
			return -ENODEV;
 8005da8:	f06f 0712 	mvn.w	r7, #18
 8005dac:	e034      	b.n	8005e18 <spi_stm32_init+0x178>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
	}

	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8005dae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8005db2:	f013 0f01 	tst.w	r3, #1
 8005db6:	d026      	beq.n	8005e06 <spi_stm32_init+0x166>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8005db8:	2301      	movs	r3, #1
 8005dba:	fa03 fe01 	lsl.w	lr, r3, r1
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	ea43 030e 	orr.w	r3, r3, lr
 8005dc4:	603b      	str	r3, [r7, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
 8005dc6:	6833      	ldr	r3, [r6, #0]
 8005dc8:	4798      	blx	r3
		}

		ret = gpio_pin_configure_dt(cs_gpio, GPIO_OUTPUT_INACTIVE);
		if (ret < 0) {
 8005dca:	1e07      	subs	r7, r0, #0
 8005dcc:	db24      	blt.n	8005e18 <spi_stm32_init+0x178>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8005dce:	3408      	adds	r4, #8
 8005dd0:	68ab      	ldr	r3, [r5, #8]
 8005dd2:	68ea      	ldr	r2, [r5, #12]
 8005dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dd8:	429c      	cmp	r4, r3
 8005dda:	d21c      	bcs.n	8005e16 <spi_stm32_init+0x176>
		if (!device_is_ready(cs_gpio->port)) {
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	f009 f80e 	bl	800edfe <z_device_is_ready>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d0d3      	beq.n	8005d8e <spi_stm32_init+0xee>
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
 8005de6:	6820      	ldr	r0, [r4, #0]
 8005de8:	7921      	ldrb	r1, [r4, #4]
				  spec->pin,
				  spec->dt_flags | extra_flags);
 8005dea:	7963      	ldrb	r3, [r4, #5]
	return gpio_pin_configure(spec->port,
 8005dec:	f443 53b0 	orr.w	r3, r3, #5632	; 0x1600
	const struct gpio_driver_api *api =
 8005df0:	6886      	ldr	r6, [r0, #8]
	struct gpio_driver_data *data =
 8005df2:	6907      	ldr	r7, [r0, #16]
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8005df4:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8005df8:	d0d9      	beq.n	8005dae <spi_stm32_init+0x10e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8005dfa:	f013 0f01 	tst.w	r3, #1
 8005dfe:	d0d6      	beq.n	8005dae <spi_stm32_init+0x10e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8005e00:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 8005e04:	e7d3      	b.n	8005dae <spi_stm32_init+0x10e>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8005e06:	2301      	movs	r3, #1
 8005e08:	fa03 fe01 	lsl.w	lr, r3, r1
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	ea23 030e 	bic.w	r3, r3, lr
 8005e12:	603b      	str	r3, [r7, #0]
 8005e14:	e7d7      	b.n	8005dc6 <spi_stm32_init+0x126>
			return ret;
		}
	}

	return 0;
 8005e16:	464f      	mov	r7, r9
		return -ENODEV;
	}
#endif /* CONFIG_SPI_STM32_DMA */

	err = spi_context_cs_configure_all(&data->ctx);
	if (err < 0) {
 8005e18:	2f00      	cmp	r7, #0
 8005e1a:	db1c      	blt.n	8005e56 <spi_stm32_init+0x1b6>
}

static inline void _spi_context_cs_control(struct spi_context *ctx,
					   bool on, bool force_off)
{
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8005e1c:	682b      	ldr	r3, [r5, #0]
 8005e1e:	b1bb      	cbz	r3, 8005e50 <spi_stm32_init+0x1b0>
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	b1ab      	cbz	r3, 8005e50 <spi_stm32_init+0x1b0>
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	b19a      	cbz	r2, 8005e50 <spi_stm32_init+0x1b0>
			if (!force_off &&
			    ctx->config->operation & SPI_HOLD_ON_CS) {
				return;
			}

			k_busy_wait(ctx->config->cs->delay);
 8005e28:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8005e2a:	f005 f9fb 	bl	800b224 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8005e2e:	682b      	ldr	r3, [r5, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
	return gpio_pin_set(spec->port, spec->pin, value);
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	791a      	ldrb	r2, [r3, #4]
	const struct gpio_driver_data *const data =
 8005e36:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8005e38:	6819      	ldr	r1, [r3, #0]
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4093      	lsls	r3, r2
 8005e3e:	4219      	tst	r1, r3
 8005e40:	d10d      	bne.n	8005e5e <spi_stm32_init+0x1be>
 8005e42:	464b      	mov	r3, r9
	if (value != 0)	{
 8005e44:	b16b      	cbz	r3, 8005e62 <spi_stm32_init+0x1c2>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8005e46:	2101      	movs	r1, #1
 8005e48:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8005e4a:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	4798      	blx	r3
/**
 * @internal
 */
static inline unsigned int z_impl_k_sem_count_get(struct k_sem *sem)
{
	return sem->count;
 8005e50:	69ab      	ldr	r3, [r5, #24]
static inline void spi_context_unlock_unconditionally(struct spi_context *ctx)
{
	/* Forcing CS to go to inactive status */
	_spi_context_cs_control(ctx, false, true);

	if (!k_sem_count_get(&ctx->lock)) {
 8005e52:	b163      	cbz	r3, 8005e6e <spi_stm32_init+0x1ce>
		return err;
	}

	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
 8005e54:	464f      	mov	r7, r9
}
 8005e56:	4638      	mov	r0, r7
 8005e58:	b01b      	add	sp, #108	; 0x6c
 8005e5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		value = (value != 0) ? 0 : 1;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e7f0      	b.n	8005e44 <spi_stm32_init+0x1a4>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8005e62:	2101      	movs	r1, #1
 8005e64:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8005e66:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 8005e6c:	e7f0      	b.n	8005e50 <spi_stm32_init+0x1b0>
		ctx->owner = NULL;
 8005e6e:	606b      	str	r3, [r5, #4]
		k_sem_give(&ctx->lock);
 8005e70:	f105 0010 	add.w	r0, r5, #16
	z_impl_k_sem_give(sem);
 8005e74:	f004 fa9a 	bl	800a3ac <z_impl_k_sem_give>
}
 8005e78:	e7ec      	b.n	8005e54 <spi_stm32_init+0x1b4>
 8005e7a:	bf00      	nop
 8005e7c:	0800fdb8 	.word	0x0800fdb8
 8005e80:	08010ee4 	.word	0x08010ee4
 8005e84:	080101e0 	.word	0x080101e0
 8005e88:	08010f00 	.word	0x08010f00
 8005e8c:	08010f20 	.word	0x08010f20

08005e90 <transceive>:
{
 8005e90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e94:	b091      	sub	sp, #68	; 0x44
 8005e96:	4605      	mov	r5, r0
 8005e98:	4688      	mov	r8, r1
 8005e9a:	461f      	mov	r7, r3
	const struct spi_stm32_config *cfg = dev->config;
 8005e9c:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 8005e9e:	6904      	ldr	r4, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 8005ea0:	689e      	ldr	r6, [r3, #8]
	if (!tx_bufs && !rx_bufs) {
 8005ea2:	4691      	mov	r9, r2
 8005ea4:	b31a      	cbz	r2, 8005eee <transceive+0x5e>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8005ea6:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8005eaa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005eae:	d004      	beq.n	8005eba <transceive+0x2a>
 8005eb0:	69a3      	ldr	r3, [r4, #24]
 8005eb2:	b913      	cbnz	r3, 8005eba <transceive+0x2a>
		(ctx->owner == spi_cfg)) {
 8005eb4:	6863      	ldr	r3, [r4, #4]
		(k_sem_count_get(&ctx->lock) == 0) &&
 8005eb6:	4598      	cmp	r8, r3
 8005eb8:	d009      	beq.n	8005ece <transceive+0x3e>
	k_sem_take(&ctx->lock, K_FOREVER);
 8005eba:	f104 0010 	add.w	r0, r4, #16
	return z_impl_k_sem_take(sem, timeout);
 8005ebe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ec2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ec6:	f004 fa99 	bl	800a3fc <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8005eca:	f8c4 8004 	str.w	r8, [r4, #4]
	ret = spi_stm32_configure(dev, config);
 8005ece:	4641      	mov	r1, r8
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	f7ff fd83 	bl	80059dc <spi_stm32_configure>
	if (ret) {
 8005ed6:	4680      	mov	r8, r0
 8005ed8:	b170      	cbz	r0, 8005ef8 <transceive+0x68>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8005eda:	6823      	ldr	r3, [r4, #0]
 8005edc:	889b      	ldrh	r3, [r3, #4]
 8005ede:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005ee2:	f000 80ab 	beq.w	800603c <transceive+0x1ac>
}
 8005ee6:	4640      	mov	r0, r8
 8005ee8:	b011      	add	sp, #68	; 0x44
 8005eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!tx_bufs && !rx_bufs) {
 8005eee:	2f00      	cmp	r7, #0
 8005ef0:	d1d9      	bne.n	8005ea6 <transceive+0x16>
		return 0;
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	e7f6      	b.n	8005ee6 <transceive+0x56>
			       const struct spi_buf_set *rx_bufs,
			       uint8_t dfs)
{
	LOG_DBG("tx_bufs %p - rx_bufs %p - %u", tx_bufs, rx_bufs, dfs);

	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8005ef8:	f1b9 0f00 	cmp.w	r9, #0
 8005efc:	d00b      	beq.n	8005f16 <transceive+0x86>
 8005efe:	f8d9 3000 	ldr.w	r3, [r9]
 8005f02:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8005f04:	b14b      	cbz	r3, 8005f1a <transceive+0x8a>
 8005f06:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005f0a:	64a3      	str	r3, [r4, #72]	; 0x48
	ctx->tx_buf = (const uint8_t *)
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
 8005f0c:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8005f10:	f104 0148 	add.w	r1, r4, #72	; 0x48
	while (*count) {
 8005f14:	e008      	b.n	8005f28 <transceive+0x98>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8005f16:	464b      	mov	r3, r9
 8005f18:	e7f3      	b.n	8005f02 <transceive+0x72>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	e7f5      	b.n	8005f0a <transceive+0x7a>
		++(*current);
 8005f1e:	3208      	adds	r2, #8
 8005f20:	6002      	str	r2, [r0, #0]
		--(*count);
 8005f22:	680b      	ldr	r3, [r1, #0]
 8005f24:	3b01      	subs	r3, #1
 8005f26:	600b      	str	r3, [r1, #0]
	while (*count) {
 8005f28:	680b      	ldr	r3, [r1, #0]
 8005f2a:	b13b      	cbz	r3, 8005f3c <transceive+0xac>
		if (((*current)->len / dfs) != 0) {
 8005f2c:	6802      	ldr	r2, [r0, #0]
 8005f2e:	6853      	ldr	r3, [r2, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d0f4      	beq.n	8005f1e <transceive+0x8e>
			*buf_len = (*current)->len / dfs;
 8005f34:	65a3      	str	r3, [r4, #88]	; 0x58
			return (*current)->buf;
 8005f36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	e000      	b.n	8005f3e <transceive+0xae>
	*buf_len = 0;
 8005f3c:	65a3      	str	r3, [r4, #88]	; 0x58
	ctx->tx_buf = (const uint8_t *)
 8005f3e:	6563      	str	r3, [r4, #84]	; 0x54
					 &ctx->tx_len, dfs);

	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8005f40:	b19f      	cbz	r7, 8005f6a <transceive+0xda>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8005f46:	b193      	cbz	r3, 8005f6e <transceive+0xde>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6523      	str	r3, [r4, #80]	; 0x50
	ctx->rx_buf = (uint8_t *)
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
 8005f4c:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8005f50:	f104 0150 	add.w	r1, r4, #80	; 0x50
	while (*count) {
 8005f54:	680b      	ldr	r3, [r1, #0]
 8005f56:	b183      	cbz	r3, 8005f7a <transceive+0xea>
		if (((*current)->len / dfs) != 0) {
 8005f58:	6802      	ldr	r2, [r0, #0]
 8005f5a:	6853      	ldr	r3, [r2, #4]
 8005f5c:	b94b      	cbnz	r3, 8005f72 <transceive+0xe2>
		++(*current);
 8005f5e:	3208      	adds	r2, #8
 8005f60:	6002      	str	r2, [r0, #0]
		--(*count);
 8005f62:	680b      	ldr	r3, [r1, #0]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	600b      	str	r3, [r1, #0]
 8005f68:	e7f4      	b.n	8005f54 <transceive+0xc4>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8005f6a:	463b      	mov	r3, r7
 8005f6c:	e7ea      	b.n	8005f44 <transceive+0xb4>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	e7eb      	b.n	8005f4a <transceive+0xba>
			*buf_len = (*current)->len / dfs;
 8005f72:	6623      	str	r3, [r4, #96]	; 0x60
			return (*current)->buf;
 8005f74:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	e000      	b.n	8005f7c <transceive+0xec>
	*buf_len = 0;
 8005f7a:	6623      	str	r3, [r4, #96]	; 0x60
	ctx->rx_buf = (uint8_t *)
 8005f7c:	65e3      	str	r3, [r4, #92]	; 0x5c
					 &ctx->rx_len, dfs);

	ctx->sync_status = 0;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	6423      	str	r3, [r4, #64]	; 0x40
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8005f82:	68b3      	ldr	r3, [r6, #8]
 8005f84:	f013 0f01 	tst.w	r3, #1
 8005f88:	d001      	beq.n	8005f8e <transceive+0xfe>
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
  return (uint8_t)(READ_REG(SPIx->DR));
 8005f8a:	68f3      	ldr	r3, [r6, #12]
 8005f8c:	e7f9      	b.n	8005f82 <transceive+0xf2>
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005f8e:	6833      	ldr	r3, [r6, #0]
 8005f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f94:	6033      	str	r3, [r6, #0]
	spi_stm32_cs_control(dev, true);
 8005f96:	2101      	movs	r1, #1
 8005f98:	4628      	mov	r0, r5
 8005f9a:	f008 f937 	bl	800e20c <spi_stm32_cs_control>
  SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 8005f9e:	6873      	ldr	r3, [r6, #4]
 8005fa0:	f043 0320 	orr.w	r3, r3, #32
 8005fa4:	6073      	str	r3, [r6, #4]
	if (rx_bufs) {
 8005fa6:	b11f      	cbz	r7, 8005fb0 <transceive+0x120>
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8005fa8:	6873      	ldr	r3, [r6, #4]
 8005faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fae:	6073      	str	r3, [r6, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8005fb0:	6873      	ldr	r3, [r6, #4]
 8005fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fb6:	6073      	str	r3, [r6, #4]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8005fb8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005fba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	bf38      	it	cc
 8005fc0:	461a      	movcc	r2, r3
 8005fc2:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005fc6:	fb03 f202 	mul.w	r2, r3, r2
			     ctx->config->frequency;
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f850 3b28 	ldr.w	r3, [r0], #40
 8005fd0:	681b      	ldr	r3, [r3, #0]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8005fd2:	fbb2 f2f3 	udiv	r2, r2, r3
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
 8005fd6:	32c8      	adds	r2, #200	; 0xc8
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 8005fd8:	0f91      	lsrs	r1, r2, #30
 8005fda:	0093      	lsls	r3, r2, #2
 8005fdc:	189a      	adds	r2, r3, r2
 8005fde:	f141 0300 	adc.w	r3, r1, #0
 8005fe2:	1892      	adds	r2, r2, r2
 8005fe4:	415b      	adcs	r3, r3
 8005fe6:	f004 fa09 	bl	800a3fc <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
 8005fea:	b910      	cbnz	r0, 8005ff2 <transceive+0x162>
	status = ctx->sync_status;
 8005fec:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
	return status;
 8005ff0:	e773      	b.n	8005eda <transceive+0x4a>
		LOG_ERR("Timeout waiting for transfer complete");
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005ff8:	4b14      	ldr	r3, [pc, #80]	; (800604c <transceive+0x1bc>)
 8005ffa:	930e      	str	r3, [sp, #56]	; 0x38
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9301      	str	r3, [sp, #4]
 8006000:	2102      	movs	r1, #2
 8006002:	f88d 1004 	strb.w	r1, [sp, #4]
 8006006:	9901      	ldr	r1, [sp, #4]
 8006008:	910d      	str	r1, [sp, #52]	; 0x34
 800600a:	4619      	mov	r1, r3
 800600c:	f363 0100 	bfi	r1, r3, #0, #1
 8006010:	f363 0141 	bfi	r1, r3, #1, #1
 8006014:	f363 0182 	bfi	r1, r3, #2, #1
 8006018:	f363 01c5 	bfi	r1, r3, #3, #3
 800601c:	f362 1188 	bfi	r1, r2, #6, #3
 8006020:	2208      	movs	r2, #8
 8006022:	f362 2152 	bfi	r1, r2, #9, #10
 8006026:	f363 41de 	bfi	r1, r3, #19, #12
 800602a:	f363 71df 	bfi	r1, r3, #31, #1
 800602e:	aa0d      	add	r2, sp, #52	; 0x34
 8006030:	4807      	ldr	r0, [pc, #28]	; (8006050 <transceive+0x1c0>)
 8006032:	f007 fbd5 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -ETIMEDOUT;
 8006036:	f06f 0873 	mvn.w	r8, #115	; 0x73
 800603a:	e74e      	b.n	8005eda <transceive+0x4a>
		ctx->owner = NULL;
 800603c:	2300      	movs	r3, #0
 800603e:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 8006040:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 8006044:	f004 f9b2 	bl	800a3ac <z_impl_k_sem_give>
}
 8006048:	e74d      	b.n	8005ee6 <transceive+0x56>
 800604a:	bf00      	nop
 800604c:	08010f44 	.word	0x08010f44
 8006050:	080101e0 	.word	0x080101e0

08006054 <timer_callback>:
{
	TimerIrqHandler();
}

static void timer_callback(struct k_timer *_timer)
{
 8006054:	b508      	push	{r3, lr}
	ARG_UNUSED(_timer);

	k_work_submit(&timer_work);
 8006056:	4802      	ldr	r0, [pc, #8]	; (8006060 <timer_callback+0xc>)
 8006058:	f004 fb34 	bl	800a6c4 <k_work_submit>
}
 800605c:	bd08      	pop	{r3, pc}
 800605e:	bf00      	nop
 8006060:	20000338 	.word	0x20000338

08006064 <RtcGetTimerElapsedTime>:
{
	return k_uptime_get_32();
}

uint32_t RtcGetTimerElapsedTime(void)
{
 8006064:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 8006066:	f009 fa68 	bl	800f53a <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 800606a:	220a      	movs	r2, #10
 800606c:	2300      	movs	r3, #0
 800606e:	f7fa fcb5 	bl	80009dc <__aeabi_uldivmod>
	return (k_uptime_get_32() - saved_time);
 8006072:	4b02      	ldr	r3, [pc, #8]	; (800607c <RtcGetTimerElapsedTime+0x18>)
 8006074:	681b      	ldr	r3, [r3, #0]
}
 8006076:	1ac0      	subs	r0, r0, r3
 8006078:	bd08      	pop	{r3, pc}
 800607a:	bf00      	nop
 800607c:	20000f88 	.word	0x20000f88

08006080 <RtcStopAlarm>:
{
	return 1;
}

void RtcStopAlarm(void)
{
 8006080:	b508      	push	{r3, lr}
	z_impl_k_timer_stop(timer);
 8006082:	4802      	ldr	r0, [pc, #8]	; (800608c <RtcStopAlarm+0xc>)
 8006084:	f009 fa69 	bl	800f55a <z_impl_k_timer_stop>
	k_timer_stop(&lora_timer);
}
 8006088:	bd08      	pop	{r3, pc}
 800608a:	bf00      	nop
 800608c:	20000578 	.word	0x20000578

08006090 <RtcSetAlarm>:

void RtcSetAlarm(uint32_t timeout)
{
 8006090:	b500      	push	{lr}
 8006092:	b083      	sub	sp, #12
			return t * ((uint64_t)to_hz / from_hz);
 8006094:	0f83      	lsrs	r3, r0, #30
 8006096:	0082      	lsls	r2, r0, #2
 8006098:	1812      	adds	r2, r2, r0
 800609a:	f143 0300 	adc.w	r3, r3, #0
 800609e:	1892      	adds	r2, r2, r2
 80060a0:	415b      	adcs	r3, r3
	z_impl_k_timer_start(timer, duration, period);
 80060a2:	2000      	movs	r0, #0
 80060a4:	2100      	movs	r1, #0
 80060a6:	e9cd 0100 	strd	r0, r1, [sp]
 80060aa:	4803      	ldr	r0, [pc, #12]	; (80060b8 <RtcSetAlarm+0x28>)
 80060ac:	f005 f91e 	bl	800b2ec <z_impl_k_timer_start>
	k_timer_start(&lora_timer, K_MSEC(timeout), K_NO_WAIT);
}
 80060b0:	b003      	add	sp, #12
 80060b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80060b6:	bf00      	nop
 80060b8:	20000578 	.word	0x20000578

080060bc <RtcSetTimerContext>:

uint32_t RtcSetTimerContext(void)
{
 80060bc:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 80060be:	f009 fa3c 	bl	800f53a <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 80060c2:	220a      	movs	r2, #10
 80060c4:	2300      	movs	r3, #0
 80060c6:	f7fa fc89 	bl	80009dc <__aeabi_uldivmod>
	saved_time = k_uptime_get_32();
 80060ca:	4b01      	ldr	r3, [pc, #4]	; (80060d0 <RtcSetTimerContext+0x14>)
 80060cc:	6018      	str	r0, [r3, #0]

	return saved_time;
}
 80060ce:	bd08      	pop	{r3, pc}
 80060d0:	20000f88 	.word	0x20000f88

080060d4 <RtcGetTimerContext>:

/* For us, 1 tick = 1 milli second. So no need to do any conversion here */
uint32_t RtcGetTimerContext(void)
{
	return saved_time;
}
 80060d4:	4b01      	ldr	r3, [pc, #4]	; (80060dc <RtcGetTimerContext+0x8>)
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	20000f88 	.word	0x20000f88

080060e0 <modem_release>:
 *
 * @retval true if modem was released by this function
 * @retval false otherwise
 */
static bool modem_release(struct sx12xx_data *data)
{
 80060e0:	b570      	push	{r4, r5, r6, lr}
 80060e2:	4604      	mov	r4, r0
	/* Increment atomic so both acquire and release will fail */
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 80060e4:	f100 053c 	add.w	r5, r0, #60	; 0x3c
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 80060e8:	2302      	movs	r3, #2
 80060ea:	f3bf 8f5b 	dmb	ish
 80060ee:	e855 2f00 	ldrex	r2, [r5]
 80060f2:	2a01      	cmp	r2, #1
 80060f4:	d103      	bne.n	80060fe <modem_release+0x1e>
 80060f6:	e845 3100 	strex	r1, r3, [r5]
 80060fa:	2900      	cmp	r1, #0
 80060fc:	d1f7      	bne.n	80060ee <modem_release+0xe>
 80060fe:	f3bf 8f5b 	dmb	ish
 8006102:	bf0c      	ite	eq
 8006104:	2601      	moveq	r6, #1
 8006106:	2600      	movne	r6, #0
 8006108:	d10e      	bne.n	8006128 <modem_release+0x48>
		return false;
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 800610a:	4b08      	ldr	r3, [pc, #32]	; (800612c <modem_release+0x4c>)
 800610c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610e:	4798      	blx	r3
	/* Completely release modem */
	data->operation_done = NULL;
 8006110:	2300      	movs	r3, #0
 8006112:	6063      	str	r3, [r4, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8006114:	f3bf 8f5b 	dmb	ish
 8006118:	e855 2f00 	ldrex	r2, [r5]
 800611c:	e845 3100 	strex	r1, r3, [r5]
 8006120:	2900      	cmp	r1, #0
 8006122:	d1f9      	bne.n	8006118 <modem_release+0x38>
 8006124:	f3bf 8f5b 	dmb	ish
	atomic_clear(&data->modem_usage);
	return true;
}
 8006128:	4630      	mov	r0, r6
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	08011194 	.word	0x08011194

08006130 <sx12xx_ev_rx_done>:

static void sx12xx_ev_rx_done(uint8_t *payload, uint16_t size, int16_t rssi,
			      int8_t snr)
{
 8006130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006134:	b082      	sub	sp, #8
 8006136:	4605      	mov	r5, r0
 8006138:	460c      	mov	r4, r1
 800613a:	4690      	mov	r8, r2
 800613c:	461e      	mov	r6, r3
	struct k_poll_signal *sig = dev_data.operation_done;
 800613e:	4926      	ldr	r1, [pc, #152]	; (80061d8 <sx12xx_ev_rx_done+0xa8>)
 8006140:	684f      	ldr	r7, [r1, #4]

	/* Receiving in asynchronous mode */
	if (dev_data.async_rx_cb) {
 8006142:	6889      	ldr	r1, [r1, #8]
 8006144:	b161      	cbz	r1, 8006160 <sx12xx_ev_rx_done+0x30>
		/* Start receiving again */
		Radio.Rx(0);
 8006146:	4b25      	ldr	r3, [pc, #148]	; (80061dc <sx12xx_ev_rx_done+0xac>)
 8006148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614a:	2000      	movs	r0, #0
 800614c:	4798      	blx	r3
		/* Run the callback */
		dev_data.async_rx_cb(dev_data.dev, payload, size, rssi, snr);
 800614e:	4822      	ldr	r0, [pc, #136]	; (80061d8 <sx12xx_ev_rx_done+0xa8>)
 8006150:	6887      	ldr	r7, [r0, #8]
 8006152:	9600      	str	r6, [sp, #0]
 8006154:	4643      	mov	r3, r8
 8006156:	4622      	mov	r2, r4
 8006158:	4629      	mov	r1, r5
 800615a:	6800      	ldr	r0, [r0, #0]
 800615c:	47b8      	blx	r7
		/* Don't run the synchronous code */
		return;
 800615e:	e037      	b.n	80061d0 <sx12xx_ev_rx_done+0xa0>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8006160:	4b1f      	ldr	r3, [pc, #124]	; (80061e0 <sx12xx_ev_rx_done+0xb0>)
 8006162:	2202      	movs	r2, #2
 8006164:	f3bf 8f5b 	dmb	ish
 8006168:	e853 1f00 	ldrex	r1, [r3]
 800616c:	2901      	cmp	r1, #1
 800616e:	d103      	bne.n	8006178 <sx12xx_ev_rx_done+0x48>
 8006170:	e843 2000 	strex	r0, r2, [r3]
 8006174:	2800      	cmp	r0, #0
 8006176:	d1f7      	bne.n	8006168 <sx12xx_ev_rx_done+0x38>
 8006178:	f3bf 8f5b 	dmb	ish

	/* Manually release the modem instead of just calling modem_release
	 * as we need to perform cleanup operations while still ensuring
	 * others can't use the modem.
	 */
	if (!atomic_cas(&dev_data.modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 800617c:	d128      	bne.n	80061d0 <sx12xx_ev_rx_done+0xa0>
	 * This lets us guarantee that the operation_done signal and pointers
	 * in rx_params are always valid in this function.
	 */

	/* Store actual size */
	if (size < *dev_data.rx_params.size) {
 800617e:	3b3c      	subs	r3, #60	; 0x3c
 8006180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006182:	781a      	ldrb	r2, [r3, #0]
 8006184:	42a2      	cmp	r2, r4
 8006186:	d900      	bls.n	800618a <sx12xx_ev_rx_done+0x5a>
		*dev_data.rx_params.size = size;
 8006188:	701c      	strb	r4, [r3, #0]
	}
	/* Copy received data to output buffer */
	memcpy(dev_data.rx_params.buf, payload,
 800618a:	4c13      	ldr	r4, [pc, #76]	; (80061d8 <sx12xx_ev_rx_done+0xa8>)
 800618c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800618e:	781a      	ldrb	r2, [r3, #0]
 8006190:	4629      	mov	r1, r5
 8006192:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006194:	f009 fa7a 	bl	800f68c <memcpy>
	       *dev_data.rx_params.size);
	/* Output RSSI and SNR */
	if (dev_data.rx_params.rssi) {
 8006198:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800619a:	b10b      	cbz	r3, 80061a0 <sx12xx_ev_rx_done+0x70>
		*dev_data.rx_params.rssi = rssi;
 800619c:	f8a3 8000 	strh.w	r8, [r3]
	}
	if (dev_data.rx_params.snr) {
 80061a0:	4b0d      	ldr	r3, [pc, #52]	; (80061d8 <sx12xx_ev_rx_done+0xa8>)
 80061a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061a4:	b103      	cbz	r3, 80061a8 <sx12xx_ev_rx_done+0x78>
		*dev_data.rx_params.snr = snr;
 80061a6:	701e      	strb	r6, [r3, #0]
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 80061a8:	4b0c      	ldr	r3, [pc, #48]	; (80061dc <sx12xx_ev_rx_done+0xac>)
 80061aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ac:	4798      	blx	r3
	/* Completely release modem */
	dev_data.operation_done = NULL;
 80061ae:	4b0a      	ldr	r3, [pc, #40]	; (80061d8 <sx12xx_ev_rx_done+0xa8>)
 80061b0:	2100      	movs	r1, #0
 80061b2:	6059      	str	r1, [r3, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 80061b4:	333c      	adds	r3, #60	; 0x3c
 80061b6:	f3bf 8f5b 	dmb	ish
 80061ba:	e853 2f00 	ldrex	r2, [r3]
 80061be:	e843 1000 	strex	r0, r1, [r3]
 80061c2:	2800      	cmp	r0, #0
 80061c4:	d1f9      	bne.n	80061ba <sx12xx_ev_rx_done+0x8a>
 80061c6:	f3bf 8f5b 	dmb	ish
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
 80061ca:	4638      	mov	r0, r7
 80061cc:	f005 fb8a 	bl	800b8e4 <z_impl_k_poll_signal_raise>
	atomic_clear(&dev_data.modem_usage);
	/* Notify caller RX is complete */
	k_poll_signal_raise(sig, 0);
}
 80061d0:	b002      	add	sp, #8
 80061d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061d6:	bf00      	nop
 80061d8:	20000f8c 	.word	0x20000f8c
 80061dc:	08011194 	.word	0x08011194
 80061e0:	20000fc8 	.word	0x20000fc8

080061e4 <sx12xx_ev_tx_done>:

static void sx12xx_ev_tx_done(void)
{
 80061e4:	b510      	push	{r4, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 80061e6:	4805      	ldr	r0, [pc, #20]	; (80061fc <sx12xx_ev_tx_done+0x18>)
 80061e8:	6844      	ldr	r4, [r0, #4]

	if (modem_release(&dev_data)) {
 80061ea:	f7ff ff79 	bl	80060e0 <modem_release>
 80061ee:	b120      	cbz	r0, 80061fa <sx12xx_ev_tx_done+0x16>
		/* Raise signal if provided */
		if (sig) {
 80061f0:	b11c      	cbz	r4, 80061fa <sx12xx_ev_tx_done+0x16>
 80061f2:	2100      	movs	r1, #0
 80061f4:	4620      	mov	r0, r4
 80061f6:	f005 fb75 	bl	800b8e4 <z_impl_k_poll_signal_raise>
			k_poll_signal_raise(sig, 0);
		}
	}
}
 80061fa:	bd10      	pop	{r4, pc}
 80061fc:	20000f8c 	.word	0x20000f8c

08006200 <__sx12xx_configure_pin>:
{
 8006200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006202:	b087      	sub	sp, #28
 8006204:	4604      	mov	r4, r0
 8006206:	460f      	mov	r7, r1
 8006208:	4616      	mov	r6, r2
 800620a:	461d      	mov	r5, r3
 800620c:	4608      	mov	r0, r1
 800620e:	f003 fd89 	bl	8009d24 <z_impl_device_get_binding>
	*dev = device_get_binding(controller);
 8006212:	6020      	str	r0, [r4, #0]
	if (!(*dev)) {
 8006214:	b1f8      	cbz	r0, 8006256 <__sx12xx_configure_pin+0x56>
	const struct gpio_driver_api *api =
 8006216:	6883      	ldr	r3, [r0, #8]
	struct gpio_driver_data *data =
 8006218:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 800621a:	f415 5f80 	tst.w	r5, #4096	; 0x1000
 800621e:	d007      	beq.n	8006230 <__sx12xx_configure_pin+0x30>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8006220:	f415 6f40 	tst.w	r5, #3072	; 0xc00
 8006224:	d004      	beq.n	8006230 <__sx12xx_configure_pin+0x30>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8006226:	f015 0f01 	tst.w	r5, #1
 800622a:	d001      	beq.n	8006230 <__sx12xx_configure_pin+0x30>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800622c:	f485 6540 	eor.w	r5, r5, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8006230:	f425 5280 	bic.w	r2, r5, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006234:	f015 0f01 	tst.w	r5, #1
 8006238:	d019      	beq.n	800626e <__sx12xx_configure_pin+0x6e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800623a:	2101      	movs	r1, #1
 800623c:	fa01 f506 	lsl.w	r5, r1, r6
 8006240:	6821      	ldr	r1, [r4, #0]
 8006242:	4329      	orrs	r1, r5
 8006244:	6021      	str	r1, [r4, #0]
	return api->pin_configure(port, pin, flags);
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4631      	mov	r1, r6
 800624a:	4798      	blx	r3
	if (err) {
 800624c:	4604      	mov	r4, r0
 800624e:	b9b0      	cbnz	r0, 800627e <__sx12xx_configure_pin+0x7e>
}
 8006250:	4620      	mov	r0, r4
 8006252:	b007      	add	sp, #28
 8006254:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Cannot get pointer to %s device", controller);
 8006256:	9702      	str	r7, [sp, #8]
 8006258:	4b0f      	ldr	r3, [pc, #60]	; (8006298 <__sx12xx_configure_pin+0x98>)
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	9000      	str	r0, [sp, #0]
 800625e:	4603      	mov	r3, r0
 8006260:	2201      	movs	r2, #1
 8006262:	490e      	ldr	r1, [pc, #56]	; (800629c <__sx12xx_configure_pin+0x9c>)
 8006264:	f008 fa8c 	bl	800e780 <z_log_msg2_runtime_create>
		return -EIO;
 8006268:	f06f 0404 	mvn.w	r4, #4
 800626c:	e7f0      	b.n	8006250 <__sx12xx_configure_pin+0x50>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800626e:	2101      	movs	r1, #1
 8006270:	fa01 f506 	lsl.w	r5, r1, r6
 8006274:	6821      	ldr	r1, [r4, #0]
 8006276:	ea21 0105 	bic.w	r1, r1, r5
 800627a:	6021      	str	r1, [r4, #0]
 800627c:	e7e3      	b.n	8006246 <__sx12xx_configure_pin+0x46>
		LOG_ERR("Cannot configure gpio %s %d: %d", controller, pin,
 800627e:	9004      	str	r0, [sp, #16]
 8006280:	9603      	str	r6, [sp, #12]
 8006282:	9702      	str	r7, [sp, #8]
 8006284:	4b06      	ldr	r3, [pc, #24]	; (80062a0 <__sx12xx_configure_pin+0xa0>)
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	2000      	movs	r0, #0
 800628a:	9000      	str	r0, [sp, #0]
 800628c:	4603      	mov	r3, r0
 800628e:	2201      	movs	r2, #1
 8006290:	4902      	ldr	r1, [pc, #8]	; (800629c <__sx12xx_configure_pin+0x9c>)
 8006292:	f008 fa75 	bl	800e780 <z_log_msg2_runtime_create>
		return err;
 8006296:	e7db      	b.n	8006250 <__sx12xx_configure_pin+0x50>
 8006298:	08010fe4 	.word	0x08010fe4
 800629c:	080101f0 	.word	0x080101f0
 80062a0:	08011004 	.word	0x08011004

080062a4 <sx12xx_lora_send_async>:
	return 0;
}

int sx12xx_lora_send_async(const struct device *dev, uint8_t *data,
			   uint32_t data_len, struct k_poll_signal *async)
{
 80062a4:	b570      	push	{r4, r5, r6, lr}
 80062a6:	460d      	mov	r5, r1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 80062a8:	490f      	ldr	r1, [pc, #60]	; (80062e8 <sx12xx_lora_send_async+0x44>)
 80062aa:	2001      	movs	r0, #1
 80062ac:	f3bf 8f5b 	dmb	ish
 80062b0:	e851 4f00 	ldrex	r4, [r1]
 80062b4:	2c00      	cmp	r4, #0
 80062b6:	d103      	bne.n	80062c0 <sx12xx_lora_send_async+0x1c>
 80062b8:	e841 0600 	strex	r6, r0, [r1]
 80062bc:	2e00      	cmp	r6, #0
 80062be:	d1f7      	bne.n	80062b0 <sx12xx_lora_send_async+0xc>
 80062c0:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed by sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 80062c4:	d10c      	bne.n	80062e0 <sx12xx_lora_send_async+0x3c>
		return -EBUSY;
	}

	/* Store signal */
	dev_data.operation_done = async;
 80062c6:	393c      	subs	r1, #60	; 0x3c
 80062c8:	604b      	str	r3, [r1, #4]

	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 80062ca:	4e08      	ldr	r6, [pc, #32]	; (80062ec <sx12xx_lora_send_async+0x48>)
 80062cc:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80062ce:	b2d4      	uxtb	r4, r2
 80062d0:	4621      	mov	r1, r4
 80062d2:	4798      	blx	r3

	Radio.Send(data, data_len);
 80062d4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80062d6:	4621      	mov	r1, r4
 80062d8:	4628      	mov	r0, r5
 80062da:	4798      	blx	r3

	return 0;
 80062dc:	2000      	movs	r0, #0
}
 80062de:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 80062e0:	f06f 000f 	mvn.w	r0, #15
 80062e4:	e7fb      	b.n	80062de <sx12xx_lora_send_async+0x3a>
 80062e6:	bf00      	nop
 80062e8:	20000fc8 	.word	0x20000fc8
 80062ec:	08011194 	.word	0x08011194

080062f0 <sx12xx_lora_send>:
{
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	b09c      	sub	sp, #112	; 0x70
 80062f4:	4614      	mov	r4, r2
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 80062f6:	aa12      	add	r2, sp, #72	; 0x48
 80062f8:	9212      	str	r2, [sp, #72]	; 0x48
 80062fa:	9213      	str	r2, [sp, #76]	; 0x4c
 80062fc:	2300      	movs	r3, #0
 80062fe:	9314      	str	r3, [sp, #80]	; 0x50
 8006300:	9315      	str	r3, [sp, #84]	; 0x54
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8006302:	930d      	str	r3, [sp, #52]	; 0x34
 8006304:	930e      	str	r3, [sp, #56]	; 0x38
 8006306:	930f      	str	r3, [sp, #60]	; 0x3c
 8006308:	9310      	str	r3, [sp, #64]	; 0x40
 800630a:	9311      	str	r3, [sp, #68]	; 0x44
 800630c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8006310:	2501      	movs	r5, #1
 8006312:	f365 0304 	bfi	r3, r5, #0, #5
 8006316:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800631a:	9211      	str	r2, [sp, #68]	; 0x44
	if (!dev_data.tx_cfg.frequency) {
 800631c:	4b31      	ldr	r3, [pc, #196]	; (80063e4 <sx12xx_lora_send+0xf4>)
 800631e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006320:	2b00      	cmp	r3, #0
 8006322:	d05b      	beq.n	80063dc <sx12xx_lora_send+0xec>
	ret = sx12xx_lora_send_async(dev, data, data_len, &done);
 8006324:	4613      	mov	r3, r2
 8006326:	4622      	mov	r2, r4
 8006328:	f7ff ffbc 	bl	80062a4 <sx12xx_lora_send_async>
	if (ret < 0) {
 800632c:	2800      	cmp	r0, #0
 800632e:	db22      	blt.n	8006376 <sx12xx_lora_send+0x86>
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8006330:	4b2d      	ldr	r3, [pc, #180]	; (80063e8 <sx12xx_lora_send+0xf8>)
 8006332:	6a5e      	ldr	r6, [r3, #36]	; 0x24
				   dev_data.tx_cfg.bandwidth,
 8006334:	482b      	ldr	r0, [pc, #172]	; (80063e4 <sx12xx_lora_send+0xf4>)
 8006336:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
				   dev_data.tx_cfg.datarate,
 800633a:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
				   dev_data.tx_cfg.coding_rate,
 800633e:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8006342:	9503      	str	r5, [sp, #12]
 8006344:	b2e4      	uxtb	r4, r4
 8006346:	9402      	str	r4, [sp, #8]
 8006348:	2400      	movs	r4, #0
 800634a:	9401      	str	r4, [sp, #4]
 800634c:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 800634e:	9000      	str	r0, [sp, #0]
 8006350:	4628      	mov	r0, r5
 8006352:	47b0      	blx	r6
	ret = k_poll(&evt, 1, K_MSEC(2 * air_time));
 8006354:	fa00 f105 	lsl.w	r1, r0, r5
			return t * ((uint64_t)to_hz / from_hz);
 8006358:	f3c0 7341 	ubfx	r3, r0, #29, #2
 800635c:	00c2      	lsls	r2, r0, #3
 800635e:	1852      	adds	r2, r2, r1
 8006360:	f143 0300 	adc.w	r3, r3, #0
 8006364:	1892      	adds	r2, r2, r2
 8006366:	415b      	adcs	r3, r3
	return z_impl_k_poll(events, num_events, timeout);
 8006368:	4629      	mov	r1, r5
 800636a:	a80d      	add	r0, sp, #52	; 0x34
 800636c:	f005 fa0e 	bl	800b78c <z_impl_k_poll>
	if (ret < 0) {
 8006370:	42a0      	cmp	r0, r4
 8006372:	db02      	blt.n	800637a <sx12xx_lora_send+0x8a>
	return 0;
 8006374:	2000      	movs	r0, #0
}
 8006376:	b01c      	add	sp, #112	; 0x70
 8006378:	bd70      	pop	{r4, r5, r6, pc}
		LOG_ERR("Packet transmission failed!");
 800637a:	f8ad 5014 	strh.w	r5, [sp, #20]
 800637e:	4b1b      	ldr	r3, [pc, #108]	; (80063ec <sx12xx_lora_send+0xfc>)
 8006380:	931a      	str	r3, [sp, #104]	; 0x68
 8006382:	4623      	mov	r3, r4
 8006384:	9404      	str	r4, [sp, #16]
 8006386:	2102      	movs	r1, #2
 8006388:	f88d 1010 	strb.w	r1, [sp, #16]
 800638c:	9904      	ldr	r1, [sp, #16]
 800638e:	9119      	str	r1, [sp, #100]	; 0x64
 8006390:	4621      	mov	r1, r4
 8006392:	f364 0100 	bfi	r1, r4, #0, #1
 8006396:	f364 0141 	bfi	r1, r4, #1, #1
 800639a:	f364 0182 	bfi	r1, r4, #2, #1
 800639e:	f364 01c5 	bfi	r1, r4, #3, #3
 80063a2:	f365 1188 	bfi	r1, r5, #6, #3
 80063a6:	2208      	movs	r2, #8
 80063a8:	f362 2152 	bfi	r1, r2, #9, #10
 80063ac:	f364 41de 	bfi	r1, r4, #19, #12
 80063b0:	f364 71df 	bfi	r1, r4, #31, #1
 80063b4:	aa19      	add	r2, sp, #100	; 0x64
 80063b6:	480e      	ldr	r0, [pc, #56]	; (80063f0 <sx12xx_lora_send+0x100>)
 80063b8:	f007 fa12 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		if (!modem_release(&dev_data)) {
 80063bc:	4809      	ldr	r0, [pc, #36]	; (80063e4 <sx12xx_lora_send+0xf4>)
 80063be:	f7ff fe8f 	bl	80060e0 <modem_release>
 80063c2:	b108      	cbz	r0, 80063c8 <sx12xx_lora_send+0xd8>
	return 0;
 80063c4:	2000      	movs	r0, #0
 80063c6:	e7d6      	b.n	8006376 <sx12xx_lora_send+0x86>
 80063c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063d0:	4629      	mov	r1, r5
 80063d2:	a80d      	add	r0, sp, #52	; 0x34
 80063d4:	f005 f9da 	bl	800b78c <z_impl_k_poll>
 80063d8:	4620      	mov	r0, r4
 80063da:	e7cc      	b.n	8006376 <sx12xx_lora_send+0x86>
		return -EINVAL;
 80063dc:	f06f 0015 	mvn.w	r0, #21
 80063e0:	e7c9      	b.n	8006376 <sx12xx_lora_send+0x86>
 80063e2:	bf00      	nop
 80063e4:	20000f8c 	.word	0x20000f8c
 80063e8:	08011194 	.word	0x08011194
 80063ec:	08011024 	.word	0x08011024
 80063f0:	080101f0 	.word	0x080101f0

080063f4 <sx12xx_lora_recv>:

int sx12xx_lora_recv(const struct device *dev, uint8_t *data, uint8_t size,
		     k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
 80063f4:	b530      	push	{r4, r5, lr}
 80063f6:	b09b      	sub	sp, #108	; 0x6c
 80063f8:	f88d 2007 	strb.w	r2, [sp, #7]
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 80063fc:	aa10      	add	r2, sp, #64	; 0x40
 80063fe:	9210      	str	r2, [sp, #64]	; 0x40
 8006400:	9211      	str	r2, [sp, #68]	; 0x44
 8006402:	2300      	movs	r3, #0
 8006404:	9312      	str	r3, [sp, #72]	; 0x48
 8006406:	9313      	str	r3, [sp, #76]	; 0x4c
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8006408:	930b      	str	r3, [sp, #44]	; 0x2c
 800640a:	930c      	str	r3, [sp, #48]	; 0x30
 800640c:	930d      	str	r3, [sp, #52]	; 0x34
 800640e:	930e      	str	r3, [sp, #56]	; 0x38
 8006410:	930f      	str	r3, [sp, #60]	; 0x3c
 8006412:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 8006416:	2001      	movs	r0, #1
 8006418:	f360 0304 	bfi	r3, r0, #0, #5
 800641c:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
 8006420:	920f      	str	r2, [sp, #60]	; 0x3c
 8006422:	4b32      	ldr	r3, [pc, #200]	; (80064ec <sx12xx_lora_recv+0xf8>)
 8006424:	f3bf 8f5b 	dmb	ish
 8006428:	e853 2f00 	ldrex	r2, [r3]
 800642c:	2a00      	cmp	r2, #0
 800642e:	d103      	bne.n	8006438 <sx12xx_lora_recv+0x44>
 8006430:	e843 0400 	strex	r4, r0, [r3]
 8006434:	2c00      	cmp	r4, #0
 8006436:	d1f7      	bne.n	8006428 <sx12xx_lora_recv+0x34>
 8006438:	f3bf 8f5b 	dmb	ish
		K_POLL_MODE_NOTIFY_ONLY,
		&done);
	int ret;

	/* Ensure available, decremented by sx12xx_ev_rx_done or on timeout */
	if (!modem_acquire(&dev_data)) {
 800643c:	d153      	bne.n	80064e6 <sx12xx_lora_recv+0xf2>
		return -EBUSY;
	}

	dev_data.async_rx_cb = NULL;
 800643e:	3b3c      	subs	r3, #60	; 0x3c
 8006440:	2400      	movs	r4, #0
 8006442:	609c      	str	r4, [r3, #8]
	/* Store operation signal */
	dev_data.operation_done = &done;
 8006444:	aa10      	add	r2, sp, #64	; 0x40
 8006446:	605a      	str	r2, [r3, #4]
	/* Set data output location */
	dev_data.rx_params.buf = data;
 8006448:	6419      	str	r1, [r3, #64]	; 0x40
	dev_data.rx_params.size = &size;
 800644a:	f10d 0207 	add.w	r2, sp, #7
 800644e:	645a      	str	r2, [r3, #68]	; 0x44
	dev_data.rx_params.rssi = rssi;
 8006450:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006452:	649a      	str	r2, [r3, #72]	; 0x48
	dev_data.rx_params.snr = snr;
 8006454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006456:	64da      	str	r2, [r3, #76]	; 0x4c

	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8006458:	4d25      	ldr	r5, [pc, #148]	; (80064f0 <sx12xx_lora_recv+0xfc>)
 800645a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800645c:	21ff      	movs	r1, #255	; 0xff
 800645e:	4798      	blx	r3
	Radio.Rx(0);
 8006460:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8006462:	4620      	mov	r0, r4
 8006464:	4798      	blx	r3
 8006466:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 800646a:	2101      	movs	r1, #1
 800646c:	a80b      	add	r0, sp, #44	; 0x2c
 800646e:	f005 f98d 	bl	800b78c <z_impl_k_poll>

	ret = k_poll(&evt, 1, timeout);
	if (ret < 0) {
 8006472:	1e04      	subs	r4, r0, #0
 8006474:	db04      	blt.n	8006480 <sx12xx_lora_recv+0x8c>
		}
		LOG_INF("Receive timeout");
		return ret;
	}

	return size;
 8006476:	f89d 4007 	ldrb.w	r4, [sp, #7]
}
 800647a:	4620      	mov	r0, r4
 800647c:	b01b      	add	sp, #108	; 0x6c
 800647e:	bd30      	pop	{r4, r5, pc}
		if (!modem_release(&dev_data)) {
 8006480:	481c      	ldr	r0, [pc, #112]	; (80064f4 <sx12xx_lora_recv+0x100>)
 8006482:	f7ff fe2d 	bl	80060e0 <modem_release>
 8006486:	b950      	cbnz	r0, 800649e <sx12xx_lora_recv+0xaa>
 8006488:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800648c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006490:	2101      	movs	r1, #1
 8006492:	a80b      	add	r0, sp, #44	; 0x2c
 8006494:	f005 f97a 	bl	800b78c <z_impl_k_poll>
			return size;
 8006498:	f89d 4007 	ldrb.w	r4, [sp, #7]
 800649c:	e7ed      	b.n	800647a <sx12xx_lora_recv+0x86>
		LOG_INF("Receive timeout");
 800649e:	2301      	movs	r3, #1
 80064a0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80064a4:	4b14      	ldr	r3, [pc, #80]	; (80064f8 <sx12xx_lora_recv+0x104>)
 80064a6:	9318      	str	r3, [sp, #96]	; 0x60
 80064a8:	2300      	movs	r3, #0
 80064aa:	9302      	str	r3, [sp, #8]
 80064ac:	2202      	movs	r2, #2
 80064ae:	f88d 2008 	strb.w	r2, [sp, #8]
 80064b2:	9a02      	ldr	r2, [sp, #8]
 80064b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80064b6:	4619      	mov	r1, r3
 80064b8:	f363 0100 	bfi	r1, r3, #0, #1
 80064bc:	f363 0141 	bfi	r1, r3, #1, #1
 80064c0:	f363 0182 	bfi	r1, r3, #2, #1
 80064c4:	f363 01c5 	bfi	r1, r3, #3, #3
 80064c8:	2203      	movs	r2, #3
 80064ca:	f362 1188 	bfi	r1, r2, #6, #3
 80064ce:	2208      	movs	r2, #8
 80064d0:	f362 2152 	bfi	r1, r2, #9, #10
 80064d4:	f363 41de 	bfi	r1, r3, #19, #12
 80064d8:	f363 71df 	bfi	r1, r3, #31, #1
 80064dc:	aa17      	add	r2, sp, #92	; 0x5c
 80064de:	4807      	ldr	r0, [pc, #28]	; (80064fc <sx12xx_lora_recv+0x108>)
 80064e0:	f007 f97e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return ret;
 80064e4:	e7c9      	b.n	800647a <sx12xx_lora_recv+0x86>
		return -EBUSY;
 80064e6:	f06f 040f 	mvn.w	r4, #15
 80064ea:	e7c6      	b.n	800647a <sx12xx_lora_recv+0x86>
 80064ec:	20000fc8 	.word	0x20000fc8
 80064f0:	08011194 	.word	0x08011194
 80064f4:	20000f8c 	.word	0x20000f8c
 80064f8:	08011040 	.word	0x08011040
 80064fc:	080101f0 	.word	0x080101f0

08006500 <sx12xx_lora_recv_async>:

int sx12xx_lora_recv_async(const struct device *dev, lora_recv_cb cb)
{
 8006500:	b510      	push	{r4, lr}
	/* Cancel ongoing reception */
	if (cb == NULL) {
 8006502:	b1d9      	cbz	r1, 800653c <sx12xx_lora_recv_async+0x3c>
 8006504:	460a      	mov	r2, r1
 8006506:	4b13      	ldr	r3, [pc, #76]	; (8006554 <sx12xx_lora_recv_async+0x54>)
 8006508:	2101      	movs	r1, #1
 800650a:	f3bf 8f5b 	dmb	ish
 800650e:	e853 0f00 	ldrex	r0, [r3]
 8006512:	2800      	cmp	r0, #0
 8006514:	d103      	bne.n	800651e <sx12xx_lora_recv_async+0x1e>
 8006516:	e843 1400 	strex	r4, r1, [r3]
 800651a:	2c00      	cmp	r4, #0
 800651c:	d1f7      	bne.n	800650e <sx12xx_lora_recv_async+0xe>
 800651e:	f3bf 8f5b 	dmb	ish
		}
		return 0;
	}

	/* Ensure available */
	if (!modem_acquire(&dev_data)) {
 8006522:	d114      	bne.n	800654e <sx12xx_lora_recv_async+0x4e>
		return -EBUSY;
	}

	/* Store parameters */
	dev_data.async_rx_cb = cb;
 8006524:	3b3c      	subs	r3, #60	; 0x3c
 8006526:	609a      	str	r2, [r3, #8]

	/* Start reception */
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8006528:	4c0b      	ldr	r4, [pc, #44]	; (8006558 <sx12xx_lora_recv_async+0x58>)
 800652a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800652c:	21ff      	movs	r1, #255	; 0xff
 800652e:	2001      	movs	r0, #1
 8006530:	4798      	blx	r3
	Radio.Rx(0);
 8006532:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006534:	2000      	movs	r0, #0
 8006536:	4798      	blx	r3

	return 0;
 8006538:	2000      	movs	r0, #0
}
 800653a:	bd10      	pop	{r4, pc}
		if (!modem_release(&dev_data)) {
 800653c:	4807      	ldr	r0, [pc, #28]	; (800655c <sx12xx_lora_recv_async+0x5c>)
 800653e:	f7ff fdcf 	bl	80060e0 <modem_release>
 8006542:	b108      	cbz	r0, 8006548 <sx12xx_lora_recv_async+0x48>
		return 0;
 8006544:	2000      	movs	r0, #0
 8006546:	e7f8      	b.n	800653a <sx12xx_lora_recv_async+0x3a>
			return -EINVAL;
 8006548:	f06f 0015 	mvn.w	r0, #21
 800654c:	e7f5      	b.n	800653a <sx12xx_lora_recv_async+0x3a>
		return -EBUSY;
 800654e:	f06f 000f 	mvn.w	r0, #15
 8006552:	e7f2      	b.n	800653a <sx12xx_lora_recv_async+0x3a>
 8006554:	20000fc8 	.word	0x20000fc8
 8006558:	08011194 	.word	0x08011194
 800655c:	20000f8c 	.word	0x20000f8c

08006560 <sx12xx_lora_config>:

int sx12xx_lora_config(const struct device *dev,
		       struct lora_modem_config *config)
{
 8006560:	b570      	push	{r4, r5, r6, lr}
 8006562:	b08a      	sub	sp, #40	; 0x28
 8006564:	460c      	mov	r4, r1
 8006566:	4b27      	ldr	r3, [pc, #156]	; (8006604 <sx12xx_lora_config+0xa4>)
 8006568:	2201      	movs	r2, #1
 800656a:	f3bf 8f5b 	dmb	ish
 800656e:	e853 1f00 	ldrex	r1, [r3]
 8006572:	2900      	cmp	r1, #0
 8006574:	d103      	bne.n	800657e <sx12xx_lora_config+0x1e>
 8006576:	e843 2000 	strex	r0, r2, [r3]
 800657a:	2800      	cmp	r0, #0
 800657c:	d1f7      	bne.n	800656e <sx12xx_lora_config+0xe>
 800657e:	f3bf 8f5b 	dmb	ish
	/* Ensure available, decremented after configuration */
	if (!modem_acquire(&dev_data)) {
 8006582:	d13b      	bne.n	80065fc <sx12xx_lora_config+0x9c>
		return -EBUSY;
	}

	Radio.SetChannel(config->frequency);
 8006584:	4b20      	ldr	r3, [pc, #128]	; (8006608 <sx12xx_lora_config+0xa8>)
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	6820      	ldr	r0, [r4, #0]
 800658a:	4798      	blx	r3

	if (config->tx) {
 800658c:	7ae3      	ldrb	r3, [r4, #11]
 800658e:	b9cb      	cbnz	r3, 80065c4 <sx12xx_lora_config+0x64>
				  config->bandwidth, config->datarate,
				  config->coding_rate, config->preamble_len,
				  false, true, 0, 0, false, 4000);
	} else {
		/* TODO: Get symbol timeout value from config parameters */
		Radio.SetRxConfig(MODEM_LORA, config->bandwidth,
 8006590:	4b1d      	ldr	r3, [pc, #116]	; (8006608 <sx12xx_lora_config+0xa8>)
 8006592:	699d      	ldr	r5, [r3, #24]
 8006594:	2001      	movs	r0, #1
 8006596:	9009      	str	r0, [sp, #36]	; 0x24
 8006598:	2300      	movs	r3, #0
 800659a:	9308      	str	r3, [sp, #32]
 800659c:	9307      	str	r3, [sp, #28]
 800659e:	9306      	str	r3, [sp, #24]
 80065a0:	9305      	str	r3, [sp, #20]
 80065a2:	9304      	str	r3, [sp, #16]
 80065a4:	9303      	str	r3, [sp, #12]
 80065a6:	220a      	movs	r2, #10
 80065a8:	9202      	str	r2, [sp, #8]
 80065aa:	8922      	ldrh	r2, [r4, #8]
 80065ac:	9201      	str	r2, [sp, #4]
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	79a3      	ldrb	r3, [r4, #6]
 80065b2:	7962      	ldrb	r2, [r4, #5]
 80065b4:	7921      	ldrb	r1, [r4, #4]
 80065b6:	47a8      	blx	r5
				  config->datarate, config->coding_rate,
				  0, config->preamble_len, 10, false, 0,
				  false, 0, 0, false, true);
	}

	modem_release(&dev_data);
 80065b8:	4814      	ldr	r0, [pc, #80]	; (800660c <sx12xx_lora_config+0xac>)
 80065ba:	f7ff fd91 	bl	80060e0 <modem_release>
	return 0;
 80065be:	2000      	movs	r0, #0
}
 80065c0:	b00a      	add	sp, #40	; 0x28
 80065c2:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(&dev_data.tx_cfg, config, sizeof(dev_data.tx_cfg));
 80065c4:	4b12      	ldr	r3, [pc, #72]	; (8006610 <sx12xx_lora_config+0xb0>)
 80065c6:	6820      	ldr	r0, [r4, #0]
 80065c8:	6861      	ldr	r1, [r4, #4]
 80065ca:	68a2      	ldr	r2, [r4, #8]
 80065cc:	c307      	stmia	r3!, {r0, r1, r2}
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 80065ce:	4b0e      	ldr	r3, [pc, #56]	; (8006608 <sx12xx_lora_config+0xa8>)
 80065d0:	69dd      	ldr	r5, [r3, #28]
				  config->bandwidth, config->datarate,
 80065d2:	7963      	ldrb	r3, [r4, #5]
				  config->coding_rate, config->preamble_len,
 80065d4:	79a1      	ldrb	r1, [r4, #6]
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 80065d6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80065da:	9208      	str	r2, [sp, #32]
 80065dc:	2200      	movs	r2, #0
 80065de:	9207      	str	r2, [sp, #28]
 80065e0:	9206      	str	r2, [sp, #24]
 80065e2:	9205      	str	r2, [sp, #20]
 80065e4:	2001      	movs	r0, #1
 80065e6:	9004      	str	r0, [sp, #16]
 80065e8:	9203      	str	r2, [sp, #12]
 80065ea:	8926      	ldrh	r6, [r4, #8]
 80065ec:	9602      	str	r6, [sp, #8]
 80065ee:	9101      	str	r1, [sp, #4]
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	7923      	ldrb	r3, [r4, #4]
 80065f4:	f994 100a 	ldrsb.w	r1, [r4, #10]
 80065f8:	47a8      	blx	r5
 80065fa:	e7dd      	b.n	80065b8 <sx12xx_lora_config+0x58>
		return -EBUSY;
 80065fc:	f06f 000f 	mvn.w	r0, #15
 8006600:	e7de      	b.n	80065c0 <sx12xx_lora_config+0x60>
 8006602:	bf00      	nop
 8006604:	20000fc8 	.word	0x20000fc8
 8006608:	08011194 	.word	0x08011194
 800660c:	20000f8c 	.word	0x20000f8c
 8006610:	20000fbc 	.word	0x20000fbc

08006614 <sx12xx_lora_test_cw>:

int sx12xx_lora_test_cw(const struct device *dev, uint32_t frequency,
			int8_t tx_power,
			uint16_t duration)
{
 8006614:	b510      	push	{r4, lr}
 8006616:	4608      	mov	r0, r1
 8006618:	4611      	mov	r1, r2
 800661a:	461a      	mov	r2, r3
 800661c:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <sx12xx_lora_test_cw+0x3c>)
 800661e:	f04f 0c01 	mov.w	ip, #1
 8006622:	f3bf 8f5b 	dmb	ish
 8006626:	e853 ef00 	ldrex	lr, [r3]
 800662a:	f1be 0f00 	cmp.w	lr, #0
 800662e:	d103      	bne.n	8006638 <sx12xx_lora_test_cw+0x24>
 8006630:	e843 c400 	strex	r4, ip, [r3]
 8006634:	2c00      	cmp	r4, #0
 8006636:	d1f6      	bne.n	8006626 <sx12xx_lora_test_cw+0x12>
 8006638:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed in sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 800663c:	d104      	bne.n	8006648 <sx12xx_lora_test_cw+0x34>
		return -EBUSY;
	}

	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 800663e:	4b05      	ldr	r3, [pc, #20]	; (8006654 <sx12xx_lora_test_cw+0x40>)
 8006640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006642:	4798      	blx	r3
	return 0;
 8006644:	2000      	movs	r0, #0
}
 8006646:	bd10      	pop	{r4, pc}
		return -EBUSY;
 8006648:	f06f 000f 	mvn.w	r0, #15
 800664c:	e7fb      	b.n	8006646 <sx12xx_lora_test_cw+0x32>
 800664e:	bf00      	nop
 8006650:	20000fc8 	.word	0x20000fc8
 8006654:	08011194 	.word	0x08011194

08006658 <sx12xx_init>:

int sx12xx_init(const struct device *dev)
{
 8006658:	b538      	push	{r3, r4, r5, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 800665a:	4b0e      	ldr	r3, [pc, #56]	; (8006694 <sx12xx_init+0x3c>)
 800665c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8006660:	2400      	movs	r4, #0
 8006662:	f3bf 8f5b 	dmb	ish
 8006666:	e852 1f00 	ldrex	r1, [r2]
 800666a:	e842 4500 	strex	r5, r4, [r2]
 800666e:	2d00      	cmp	r5, #0
 8006670:	d1f9      	bne.n	8006666 <sx12xx_init+0xe>
 8006672:	f3bf 8f5b 	dmb	ish
	atomic_set(&dev_data.modem_usage, 0);

	dev_data.dev = dev;
 8006676:	6018      	str	r0, [r3, #0]
	dev_data.events.TxDone = sx12xx_ev_tx_done;
 8006678:	4a07      	ldr	r2, [pc, #28]	; (8006698 <sx12xx_init+0x40>)
 800667a:	60da      	str	r2, [r3, #12]
	dev_data.events.RxDone = sx12xx_ev_rx_done;
 800667c:	4a07      	ldr	r2, [pc, #28]	; (800669c <sx12xx_init+0x44>)
 800667e:	615a      	str	r2, [r3, #20]
	Radio.Init(&dev_data.events);
 8006680:	4d07      	ldr	r5, [pc, #28]	; (80066a0 <sx12xx_init+0x48>)
 8006682:	682a      	ldr	r2, [r5, #0]
 8006684:	f103 000c 	add.w	r0, r3, #12
 8006688:	4790      	blx	r2
	 * The required `lora_config` call before transmission or reception
	 * will bring the radio out of sleep mode before it is used. The radio
	 * is automatically placed back into sleep mode upon TX or RX
	 * completion.
	 */
	Radio.Sleep();
 800668a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800668c:	4798      	blx	r3

	return 0;
}
 800668e:	4620      	mov	r0, r4
 8006690:	bd38      	pop	{r3, r4, r5, pc}
 8006692:	bf00      	nop
 8006694:	20000f8c 	.word	0x20000f8c
 8006698:	080061e5 	.word	0x080061e5
 800669c:	08006131 	.word	0x08006131
 80066a0:	08011194 	.word	0x08011194

080066a4 <sx127x_dio_work_handle>:

	k_sleep(K_MSEC(6));
}

static void sx127x_dio_work_handle(struct k_work *work)
{
 80066a4:	b508      	push	{r3, lr}
	int dio = work - dev_data.dio_work;
 80066a6:	4b04      	ldr	r3, [pc, #16]	; (80066b8 <sx127x_dio_work_handle+0x14>)
 80066a8:	1ac0      	subs	r0, r0, r3
 80066aa:	1100      	asrs	r0, r0, #4

	(*DioIrq[dio])(NULL);
 80066ac:	4b03      	ldr	r3, [pc, #12]	; (80066bc <sx127x_dio_work_handle+0x18>)
 80066ae:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80066b2:	2000      	movs	r0, #0
 80066b4:	4798      	blx	r3
}
 80066b6:	bd08      	pop	{r3, pc}
 80066b8:	20001030 	.word	0x20001030
 80066bc:	20000348 	.word	0x20000348

080066c0 <sx127x_transceive>:
	}

}

static int sx127x_transceive(uint8_t reg, bool write, void *data, size_t length)
{
 80066c0:	b510      	push	{r4, lr}
 80066c2:	b08a      	sub	sp, #40	; 0x28
 80066c4:	f88d 0007 	strb.w	r0, [sp, #7]
	const struct spi_buf buf[2] = {
 80066c8:	f10d 0007 	add.w	r0, sp, #7
 80066cc:	9006      	str	r0, [sp, #24]
 80066ce:	2001      	movs	r0, #1
 80066d0:	9007      	str	r0, [sp, #28]
 80066d2:	9208      	str	r2, [sp, #32]
 80066d4:	9309      	str	r3, [sp, #36]	; 0x24
			.buf = data,
			.len = length
		}
	};

	struct spi_buf_set tx = {
 80066d6:	ab06      	add	r3, sp, #24
 80066d8:	9304      	str	r3, [sp, #16]
 80066da:	2302      	movs	r3, #2
 80066dc:	9305      	str	r3, [sp, #20]
		.buffers = buf,
		.count = ARRAY_SIZE(buf),
	};

	if (!write) {
 80066de:	b149      	cbz	r1, 80066f4 <sx127x_transceive+0x34>
		};

		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
	}

	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 80066e0:	490b      	ldr	r1, [pc, #44]	; (8006710 <sx127x_transceive+0x50>)
 80066e2:	6848      	ldr	r0, [r1, #4]
static inline int z_impl_spi_transceive(const struct device *dev,
					const struct spi_config *config,
					const struct spi_buf_set *tx_bufs,
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
 80066e4:	6883      	ldr	r3, [r0, #8]
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
 80066e6:	681c      	ldr	r4, [r3, #0]
 80066e8:	2300      	movs	r3, #0
 80066ea:	aa04      	add	r2, sp, #16
 80066ec:	3108      	adds	r1, #8
 80066ee:	47a0      	blx	r4
}
 80066f0:	b00a      	add	sp, #40	; 0x28
 80066f2:	bd10      	pop	{r4, pc}
		const struct spi_buf_set rx = {
 80066f4:	ab06      	add	r3, sp, #24
 80066f6:	9302      	str	r3, [sp, #8]
 80066f8:	2302      	movs	r3, #2
 80066fa:	9303      	str	r3, [sp, #12]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 80066fc:	4904      	ldr	r1, [pc, #16]	; (8006710 <sx127x_transceive+0x50>)
 80066fe:	6848      	ldr	r0, [r1, #4]
	const struct spi_driver_api *api =
 8006700:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8006702:	681c      	ldr	r4, [r3, #0]
 8006704:	ab02      	add	r3, sp, #8
 8006706:	aa04      	add	r2, sp, #16
 8006708:	3108      	adds	r1, #8
 800670a:	47a0      	blx	r4
 800670c:	e7f0      	b.n	80066f0 <sx127x_transceive+0x30>
 800670e:	bf00      	nop
 8006710:	2000100c 	.word	0x2000100c

08006714 <sx127x_irq_callback>:
{
 8006714:	b570      	push	{r4, r5, r6, lr}
 8006716:	4605      	mov	r5, r0
 8006718:	fa92 f6a2 	rbit	r6, r2
 800671c:	fab6 f686 	clz	r6, r6
 8006720:	b90a      	cbnz	r2, 8006726 <sx127x_irq_callback+0x12>
 8006722:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8006726:	2400      	movs	r4, #0
 8006728:	e000      	b.n	800672c <sx127x_irq_callback+0x18>
 800672a:	3401      	adds	r4, #1
 800672c:	2c03      	cmp	r4, #3
 800672e:	d813      	bhi.n	8006758 <sx127x_irq_callback+0x44>
		if (dev == dev_data.dio_dev[i] &&
 8006730:	1d23      	adds	r3, r4, #4
 8006732:	4a0a      	ldr	r2, [pc, #40]	; (800675c <sx127x_irq_callback+0x48>)
 8006734:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	42ab      	cmp	r3, r5
 800673c:	d1f5      	bne.n	800672a <sx127x_irq_callback+0x16>
		    pin == sx127x_dios[i].pin) {
 800673e:	4b08      	ldr	r3, [pc, #32]	; (8006760 <sx127x_irq_callback+0x4c>)
 8006740:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006744:	791b      	ldrb	r3, [r3, #4]
		if (dev == dev_data.dio_dev[i] &&
 8006746:	42b3      	cmp	r3, r6
 8006748:	d1ef      	bne.n	800672a <sx127x_irq_callback+0x16>
			k_work_submit(&dev_data.dio_work[i]);
 800674a:	1ca0      	adds	r0, r4, #2
 800674c:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8006750:	3004      	adds	r0, #4
 8006752:	f003 ffb7 	bl	800a6c4 <k_work_submit>
 8006756:	e7e8      	b.n	800672a <sx127x_irq_callback+0x16>
}
 8006758:	bd70      	pop	{r4, r5, r6, pc}
 800675a:	bf00      	nop
 800675c:	2000100c 	.word	0x2000100c
 8006760:	08011200 	.word	0x08011200

08006764 <SX1276Reset>:
{
 8006764:	b508      	push	{r3, lr}
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 1);
 8006766:	4b18      	ldr	r3, [pc, #96]	; (80067c8 <SX1276Reset+0x64>)
 8006768:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 800676a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f013 0f01 	tst.w	r3, #1
 8006772:	d11b      	bne.n	80067ac <SX1276Reset+0x48>
 8006774:	2301      	movs	r3, #1
	if (value != 0)	{
 8006776:	b1db      	cbz	r3, 80067b0 <SX1276Reset+0x4c>
	const struct gpio_driver_api *api =
 8006778:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	2101      	movs	r1, #1
 800677e:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
 8006780:	200a      	movs	r0, #10
 8006782:	2100      	movs	r1, #0
 8006784:	f004 fb74 	bl	800ae70 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8006788:	4b0f      	ldr	r3, [pc, #60]	; (80067c8 <SX1276Reset+0x64>)
 800678a:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 800678c:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f013 0f01 	tst.w	r3, #1
 8006794:	d111      	bne.n	80067ba <SX1276Reset+0x56>
 8006796:	2300      	movs	r3, #0
	if (value != 0)	{
 8006798:	b18b      	cbz	r3, 80067be <SX1276Reset+0x5a>
	const struct gpio_driver_api *api =
 800679a:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	2101      	movs	r1, #1
 80067a0:	4798      	blx	r3
 80067a2:	203c      	movs	r0, #60	; 0x3c
 80067a4:	2100      	movs	r1, #0
 80067a6:	f004 fb63 	bl	800ae70 <z_impl_k_sleep>
}
 80067aa:	bd08      	pop	{r3, pc}
		value = (value != 0) ? 0 : 1;
 80067ac:	2300      	movs	r3, #0
 80067ae:	e7e2      	b.n	8006776 <SX1276Reset+0x12>
	const struct gpio_driver_api *api =
 80067b0:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	2101      	movs	r1, #1
 80067b6:	4798      	blx	r3
 80067b8:	e7e2      	b.n	8006780 <SX1276Reset+0x1c>
		value = (value != 0) ? 0 : 1;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e7ec      	b.n	8006798 <SX1276Reset+0x34>
	const struct gpio_driver_api *api =
 80067be:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2101      	movs	r1, #1
 80067c4:	4798      	blx	r3
 80067c6:	e7ec      	b.n	80067a2 <SX1276Reset+0x3e>
 80067c8:	2000100c 	.word	0x2000100c

080067cc <SX1276IoIrqInit>:
{
 80067cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ce:	b095      	sub	sp, #84	; 0x54
 80067d0:	4605      	mov	r5, r0
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 80067d2:	2400      	movs	r4, #0
 80067d4:	e04c      	b.n	8006870 <SX1276IoIrqInit+0xa4>
			LOG_ERR("Cannot get pointer to %s device",
 80067d6:	4b5a      	ldr	r3, [pc, #360]	; (8006940 <SX1276IoIrqInit+0x174>)
 80067d8:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
 80067dc:	9302      	str	r3, [sp, #8]
 80067de:	4b59      	ldr	r3, [pc, #356]	; (8006944 <SX1276IoIrqInit+0x178>)
 80067e0:	9301      	str	r3, [sp, #4]
 80067e2:	9000      	str	r0, [sp, #0]
 80067e4:	4603      	mov	r3, r0
 80067e6:	2201      	movs	r2, #1
 80067e8:	4957      	ldr	r1, [pc, #348]	; (8006948 <SX1276IoIrqInit+0x17c>)
 80067ea:	f007 ffe2 	bl	800e7b2 <z_log_msg2_runtime_create>
}
 80067ee:	b015      	add	sp, #84	; 0x54
 80067f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 80067f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80067f6:	f013 0f01 	tst.w	r3, #1
 80067fa:	d06f      	beq.n	80068dc <SX1276IoIrqInit+0x110>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80067fc:	2301      	movs	r3, #1
 80067fe:	fa03 fc01 	lsl.w	ip, r3, r1
 8006802:	6833      	ldr	r3, [r6, #0]
 8006804:	ea43 030c 	orr.w	r3, r3, ip
 8006808:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	4798      	blx	r3
		gpio_init_callback(&callbacks[i],
 800680e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8006812:	4b4e      	ldr	r3, [pc, #312]	; (800694c <SX1276IoIrqInit+0x180>)
 8006814:	eb03 0181 	add.w	r1, r3, r1, lsl #2
				   BIT(sx127x_dios[i].pin));
 8006818:	4b49      	ldr	r3, [pc, #292]	; (8006940 <SX1276IoIrqInit+0x174>)
 800681a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800681e:	791e      	ldrb	r6, [r3, #4]
 8006820:	2301      	movs	r3, #1
 8006822:	40b3      	lsls	r3, r6
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
 8006824:	4a4a      	ldr	r2, [pc, #296]	; (8006950 <SX1276IoIrqInit+0x184>)
 8006826:	604a      	str	r2, [r1, #4]
	callback->pin_mask = pin_mask;
 8006828:	608b      	str	r3, [r1, #8]
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 800682a:	1d23      	adds	r3, r4, #4
 800682c:	4a49      	ldr	r2, [pc, #292]	; (8006954 <SX1276IoIrqInit+0x188>)
 800682e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006832:	6858      	ldr	r0, [r3, #4]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
 8006834:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
 8006836:	69db      	ldr	r3, [r3, #28]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d057      	beq.n	80068ec <SX1276IoIrqInit+0x120>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
 800683c:	2201      	movs	r2, #1
 800683e:	4798      	blx	r3
 8006840:	2800      	cmp	r0, #0
 8006842:	db56      	blt.n	80068f2 <SX1276IoIrqInit+0x126>
		gpio_pin_interrupt_configure(dev_data.dio_dev[i],
 8006844:	1d23      	adds	r3, r4, #4
 8006846:	4a43      	ldr	r2, [pc, #268]	; (8006954 <SX1276IoIrqInit+0x188>)
 8006848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800684c:	6858      	ldr	r0, [r3, #4]
	const struct gpio_driver_api *api =
 800684e:	6881      	ldr	r1, [r0, #8]
	const struct gpio_driver_data *const data =
 8006850:	6903      	ldr	r3, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	2301      	movs	r3, #1
 8006856:	40b3      	lsls	r3, r6
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 8006858:	421a      	tst	r2, r3
 800685a:	d16d      	bne.n	8006938 <SX1276IoIrqInit+0x16c>
 800685c:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 8006860:	698f      	ldr	r7, [r1, #24]
 8006862:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 8006866:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 800686a:	4631      	mov	r1, r6
 800686c:	47b8      	blx	r7
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 800686e:	3401      	adds	r4, #1
 8006870:	2c03      	cmp	r4, #3
 8006872:	d8bc      	bhi.n	80067ee <SX1276IoIrqInit+0x22>
		if (!irqHandlers[i]) {
 8006874:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0f8      	beq.n	800686e <SX1276IoIrqInit+0xa2>
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 800687c:	4b30      	ldr	r3, [pc, #192]	; (8006940 <SX1276IoIrqInit+0x174>)
 800687e:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 8006882:	f003 fa4f 	bl	8009d24 <z_impl_device_get_binding>
 8006886:	1d23      	adds	r3, r4, #4
 8006888:	4a32      	ldr	r2, [pc, #200]	; (8006954 <SX1276IoIrqInit+0x188>)
 800688a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800688e:	6058      	str	r0, [r3, #4]
		if (dev_data.dio_dev[i] == NULL) {
 8006890:	2800      	cmp	r0, #0
 8006892:	d0a0      	beq.n	80067d6 <SX1276IoIrqInit+0xa>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 8006894:	4e2f      	ldr	r6, [pc, #188]	; (8006954 <SX1276IoIrqInit+0x188>)
 8006896:	1ca0      	adds	r0, r4, #2
 8006898:	eb06 1000 	add.w	r0, r6, r0, lsl #4
 800689c:	492e      	ldr	r1, [pc, #184]	; (8006958 <SX1276IoIrqInit+0x18c>)
 800689e:	3004      	adds	r0, #4
 80068a0:	f008 fbdb 	bl	800f05a <k_work_init>
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 80068a4:	1d23      	adds	r3, r4, #4
 80068a6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 80068aa:	6870      	ldr	r0, [r6, #4]
 80068ac:	4b24      	ldr	r3, [pc, #144]	; (8006940 <SX1276IoIrqInit+0x174>)
 80068ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068b2:	7919      	ldrb	r1, [r3, #4]
				   | sx127x_dios[i].flags);
 80068b4:	795b      	ldrb	r3, [r3, #5]
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 80068b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80068ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 80068be:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
 80068c0:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 80068c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	d093      	beq.n	80067f2 <SX1276IoIrqInit+0x26>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 80068ca:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 80068ce:	d090      	beq.n	80067f2 <SX1276IoIrqInit+0x26>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 80068d0:	f013 0f01 	tst.w	r3, #1
 80068d4:	d08d      	beq.n	80067f2 <SX1276IoIrqInit+0x26>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 80068d6:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 80068da:	e78a      	b.n	80067f2 <SX1276IoIrqInit+0x26>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 80068dc:	2301      	movs	r3, #1
 80068de:	fa03 fc01 	lsl.w	ip, r3, r1
 80068e2:	6833      	ldr	r3, [r6, #0]
 80068e4:	ea23 030c 	bic.w	r3, r3, ip
 80068e8:	6033      	str	r3, [r6, #0]
 80068ea:	e78e      	b.n	800680a <SX1276IoIrqInit+0x3e>
		return -ENOTSUP;
 80068ec:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80068f0:	e7a6      	b.n	8006840 <SX1276IoIrqInit+0x74>
			LOG_ERR("Could not set gpio callback.");
 80068f2:	2201      	movs	r2, #1
 80068f4:	f8ad 2018 	strh.w	r2, [sp, #24]
 80068f8:	4b18      	ldr	r3, [pc, #96]	; (800695c <SX1276IoIrqInit+0x190>)
 80068fa:	9312      	str	r3, [sp, #72]	; 0x48
 80068fc:	2300      	movs	r3, #0
 80068fe:	9305      	str	r3, [sp, #20]
 8006900:	2102      	movs	r1, #2
 8006902:	f88d 1014 	strb.w	r1, [sp, #20]
 8006906:	9905      	ldr	r1, [sp, #20]
 8006908:	9111      	str	r1, [sp, #68]	; 0x44
 800690a:	4619      	mov	r1, r3
 800690c:	f363 0100 	bfi	r1, r3, #0, #1
 8006910:	f363 0141 	bfi	r1, r3, #1, #1
 8006914:	f363 0182 	bfi	r1, r3, #2, #1
 8006918:	f363 01c5 	bfi	r1, r3, #3, #3
 800691c:	f362 1188 	bfi	r1, r2, #6, #3
 8006920:	2208      	movs	r2, #8
 8006922:	f362 2152 	bfi	r1, r2, #9, #10
 8006926:	f363 41de 	bfi	r1, r3, #19, #12
 800692a:	f363 71df 	bfi	r1, r3, #31, #1
 800692e:	aa11      	add	r2, sp, #68	; 0x44
 8006930:	4805      	ldr	r0, [pc, #20]	; (8006948 <SX1276IoIrqInit+0x17c>)
 8006932:	f006 ff55 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
			return;
 8006936:	e75a      	b.n	80067ee <SX1276IoIrqInit+0x22>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 8006938:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 800693c:	e790      	b.n	8006860 <SX1276IoIrqInit+0x94>
 800693e:	bf00      	nop
 8006940:	08011200 	.word	0x08011200
 8006944:	08010fe4 	.word	0x08010fe4
 8006948:	080101e8 	.word	0x080101e8
 800694c:	20000fdc 	.word	0x20000fdc
 8006950:	08006715 	.word	0x08006715
 8006954:	2000100c 	.word	0x2000100c
 8006958:	080066a5 	.word	0x080066a5
 800695c:	08011060 	.word	0x08011060

08006960 <SX1276ReadBuffer>:
		LOG_ERR("Unable to write address: 0x%x", addr);
	}
}

void SX127xReadBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 8006960:	b510      	push	{r4, lr}
 8006962:	b090      	sub	sp, #64	; 0x40
 8006964:	4604      	mov	r4, r0
	int ret;

	ret = sx127x_read(addr, buffer, size);
 8006966:	b2c0      	uxtb	r0, r0
 8006968:	f007 ff35 	bl	800e7d6 <sx127x_read>
	if (ret < 0) {
 800696c:	2800      	cmp	r0, #0
 800696e:	db01      	blt.n	8006974 <SX1276ReadBuffer+0x14>
		LOG_ERR("Unable to read address: 0x%x", addr);
	}
}
 8006970:	b010      	add	sp, #64	; 0x40
 8006972:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to read address: 0x%x", addr);
 8006974:	2201      	movs	r2, #1
 8006976:	f8ad 2008 	strh.w	r2, [sp, #8]
 800697a:	4b10      	ldr	r3, [pc, #64]	; (80069bc <SX1276ReadBuffer+0x5c>)
 800697c:	930e      	str	r3, [sp, #56]	; 0x38
 800697e:	940f      	str	r4, [sp, #60]	; 0x3c
 8006980:	2300      	movs	r3, #0
 8006982:	9301      	str	r3, [sp, #4]
 8006984:	2103      	movs	r1, #3
 8006986:	f88d 1004 	strb.w	r1, [sp, #4]
 800698a:	9901      	ldr	r1, [sp, #4]
 800698c:	910d      	str	r1, [sp, #52]	; 0x34
 800698e:	4619      	mov	r1, r3
 8006990:	f363 0100 	bfi	r1, r3, #0, #1
 8006994:	f363 0141 	bfi	r1, r3, #1, #1
 8006998:	f363 0182 	bfi	r1, r3, #2, #1
 800699c:	f363 01c5 	bfi	r1, r3, #3, #3
 80069a0:	f362 1188 	bfi	r1, r2, #6, #3
 80069a4:	220c      	movs	r2, #12
 80069a6:	f362 2152 	bfi	r1, r2, #9, #10
 80069aa:	f363 41de 	bfi	r1, r3, #19, #12
 80069ae:	f363 71df 	bfi	r1, r3, #31, #1
 80069b2:	aa0d      	add	r2, sp, #52	; 0x34
 80069b4:	4802      	ldr	r0, [pc, #8]	; (80069c0 <SX1276ReadBuffer+0x60>)
 80069b6:	f006 ff13 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
}
 80069ba:	e7d9      	b.n	8006970 <SX1276ReadBuffer+0x10>
 80069bc:	08011080 	.word	0x08011080
 80069c0:	080101e8 	.word	0x080101e8

080069c4 <sx127x_lora_init>:

	return 0;
}

static int sx127x_lora_init(const struct device *dev)
{
 80069c4:	b530      	push	{r4, r5, lr}
 80069c6:	b0a7      	sub	sp, #156	; 0x9c
 80069c8:	4604      	mov	r4, r0
 80069ca:	4882      	ldr	r0, [pc, #520]	; (8006bd4 <sx127x_lora_init+0x210>)
 80069cc:	f003 f9aa 	bl	8009d24 <z_impl_device_get_binding>
	static struct spi_cs_control spi_cs;
#endif
	int ret;
	uint8_t regval;

	dev_data.spi = device_get_binding(DT_INST_BUS_LABEL(0));
 80069d0:	4b81      	ldr	r3, [pc, #516]	; (8006bd8 <sx127x_lora_init+0x214>)
 80069d2:	6058      	str	r0, [r3, #4]
	if (!dev_data.spi) {
 80069d4:	b300      	cbz	r0, 8006a18 <sx127x_lora_init+0x54>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_BUS_LABEL(0));
		return -EINVAL;
	}

	dev_data.spi_cfg.operation = SPI_WORD_SET(8) | SPI_TRANSFER_MSB;
 80069d6:	4b80      	ldr	r3, [pc, #512]	; (8006bd8 <sx127x_lora_init+0x214>)
 80069d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069dc:	819a      	strh	r2, [r3, #12]
	dev_data.spi_cfg.frequency = DT_INST_PROP(0, spi_max_frequency);
 80069de:	4a7f      	ldr	r2, [pc, #508]	; (8006bdc <sx127x_lora_init+0x218>)
 80069e0:	609a      	str	r2, [r3, #8]
	dev_data.spi_cfg.slave = DT_INST_REG_ADDR(0);
 80069e2:	2200      	movs	r2, #0
 80069e4:	81da      	strh	r2, [r3, #14]
 80069e6:	487e      	ldr	r0, [pc, #504]	; (8006be0 <sx127x_lora_init+0x21c>)
 80069e8:	f003 f99c 	bl	8009d24 <z_impl_device_get_binding>

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
	spi_cs.gpio_dev = device_get_binding(DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
 80069ec:	4b7d      	ldr	r3, [pc, #500]	; (8006be4 <sx127x_lora_init+0x220>)
 80069ee:	6018      	str	r0, [r3, #0]
	if (!spi_cs.gpio_dev) {
 80069f0:	b1f8      	cbz	r0, 8006a32 <sx127x_lora_init+0x6e>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
		return -EIO;
	}

	spi_cs.gpio_pin = GPIO_CS_PIN;
 80069f2:	4b7c      	ldr	r3, [pc, #496]	; (8006be4 <sx127x_lora_init+0x220>)
 80069f4:	2206      	movs	r2, #6
 80069f6:	711a      	strb	r2, [r3, #4]
	spi_cs.gpio_dt_flags = GPIO_CS_FLAGS;
 80069f8:	2201      	movs	r2, #1
 80069fa:	715a      	strb	r2, [r3, #5]
	spi_cs.delay = 0U;
 80069fc:	2200      	movs	r2, #0
 80069fe:	609a      	str	r2, [r3, #8]

	dev_data.spi_cfg.cs = &spi_cs;
 8006a00:	4875      	ldr	r0, [pc, #468]	; (8006bd8 <sx127x_lora_init+0x214>)
 8006a02:	6103      	str	r3, [r0, #16]
	if (ret) {
		return ret;
	}

	/* Setup Reset gpio and perform soft reset */
	ret = sx12xx_configure_pin(reset, GPIO_OUTPUT_ACTIVE);
 8006a04:	f641 2307 	movw	r3, #6663	; 0x1a07
 8006a08:	4975      	ldr	r1, [pc, #468]	; (8006be0 <sx127x_lora_init+0x21c>)
 8006a0a:	f7ff fbf9 	bl	8006200 <__sx12xx_configure_pin>
	if (ret) {
 8006a0e:	4605      	mov	r5, r0
 8006a10:	b1e0      	cbz	r0, 8006a4c <sx127x_lora_init+0x88>
		LOG_ERR("Failed to initialize SX12xx common");
		return ret;
	}

	return 0;
}
 8006a12:	4628      	mov	r0, r5
 8006a14:	b027      	add	sp, #156	; 0x9c
 8006a16:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Cannot get pointer to %s device",
 8006a18:	4b6e      	ldr	r3, [pc, #440]	; (8006bd4 <sx127x_lora_init+0x210>)
 8006a1a:	9302      	str	r3, [sp, #8]
 8006a1c:	4b72      	ldr	r3, [pc, #456]	; (8006be8 <sx127x_lora_init+0x224>)
 8006a1e:	9301      	str	r3, [sp, #4]
 8006a20:	9000      	str	r0, [sp, #0]
 8006a22:	4603      	mov	r3, r0
 8006a24:	2201      	movs	r2, #1
 8006a26:	4971      	ldr	r1, [pc, #452]	; (8006bec <sx127x_lora_init+0x228>)
 8006a28:	f007 fec3 	bl	800e7b2 <z_log_msg2_runtime_create>
		return -EINVAL;
 8006a2c:	f06f 0515 	mvn.w	r5, #21
 8006a30:	e7ef      	b.n	8006a12 <sx127x_lora_init+0x4e>
		LOG_ERR("Cannot get pointer to %s device",
 8006a32:	4b6b      	ldr	r3, [pc, #428]	; (8006be0 <sx127x_lora_init+0x21c>)
 8006a34:	9302      	str	r3, [sp, #8]
 8006a36:	4b6c      	ldr	r3, [pc, #432]	; (8006be8 <sx127x_lora_init+0x224>)
 8006a38:	9301      	str	r3, [sp, #4]
 8006a3a:	9000      	str	r0, [sp, #0]
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2201      	movs	r2, #1
 8006a40:	496a      	ldr	r1, [pc, #424]	; (8006bec <sx127x_lora_init+0x228>)
 8006a42:	f007 feb6 	bl	800e7b2 <z_log_msg2_runtime_create>
		return -EIO;
 8006a46:	f06f 0504 	mvn.w	r5, #4
 8006a4a:	e7e2      	b.n	8006a12 <sx127x_lora_init+0x4e>
 8006a4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a50:	2100      	movs	r1, #0
 8006a52:	f004 fa0d 	bl	800ae70 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8006a56:	4b60      	ldr	r3, [pc, #384]	; (8006bd8 <sx127x_lora_init+0x214>)
 8006a58:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 8006a5a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f013 0f01 	tst.w	r3, #1
 8006a62:	d165      	bne.n	8006b30 <sx127x_lora_init+0x16c>
 8006a64:	462b      	mov	r3, r5
	if (value != 0)	{
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d064      	beq.n	8006b34 <sx127x_lora_init+0x170>
	const struct gpio_driver_api *api =
 8006a6a:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	2101      	movs	r1, #1
 8006a70:	4798      	blx	r3
 8006a72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a76:	2100      	movs	r1, #0
 8006a78:	f004 f9fa 	bl	800ae70 <z_impl_k_sleep>
	ret = sx127x_read(REG_VERSION, &regval, 1);
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f10d 0137 	add.w	r1, sp, #55	; 0x37
 8006a82:	2042      	movs	r0, #66	; 0x42
 8006a84:	f007 fea7 	bl	800e7d6 <sx127x_read>
	if (ret < 0) {
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	db58      	blt.n	8006b3e <sx127x_lora_init+0x17a>
	LOG_INF("SX127x version 0x%02x found", regval);
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a92:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 8006a96:	4a56      	ldr	r2, [pc, #344]	; (8006bf0 <sx127x_lora_init+0x22c>)
 8006a98:	9212      	str	r2, [sp, #72]	; 0x48
 8006a9a:	9313      	str	r3, [sp, #76]	; 0x4c
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	2203      	movs	r2, #3
 8006aa2:	f88d 2010 	strb.w	r2, [sp, #16]
 8006aa6:	9904      	ldr	r1, [sp, #16]
 8006aa8:	9111      	str	r1, [sp, #68]	; 0x44
 8006aaa:	4619      	mov	r1, r3
 8006aac:	f363 0100 	bfi	r1, r3, #0, #1
 8006ab0:	f363 0141 	bfi	r1, r3, #1, #1
 8006ab4:	f363 0182 	bfi	r1, r3, #2, #1
 8006ab8:	f363 01c5 	bfi	r1, r3, #3, #3
 8006abc:	f362 1188 	bfi	r1, r2, #6, #3
 8006ac0:	220c      	movs	r2, #12
 8006ac2:	f362 2152 	bfi	r1, r2, #9, #10
 8006ac6:	f363 41de 	bfi	r1, r3, #19, #12
 8006aca:	f363 71df 	bfi	r1, r3, #31, #1
 8006ace:	aa11      	add	r2, sp, #68	; 0x44
 8006ad0:	4846      	ldr	r0, [pc, #280]	; (8006bec <sx127x_lora_init+0x228>)
 8006ad2:	f006 fe85 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	ret = sx127x_antenna_configure();
 8006ad6:	f007 fe6a 	bl	800e7ae <sx127x_antenna_configure>
	if (ret < 0) {
 8006ada:	2800      	cmp	r0, #0
 8006adc:	db54      	blt.n	8006b88 <sx127x_lora_init+0x1c4>
	ret = sx12xx_init(dev);
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f7ff fdba 	bl	8006658 <sx12xx_init>
	if (ret < 0) {
 8006ae4:	1e04      	subs	r4, r0, #0
 8006ae6:	da94      	bge.n	8006a12 <sx127x_lora_init+0x4e>
		LOG_ERR("Failed to initialize SX12xx common");
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006aee:	4b41      	ldr	r3, [pc, #260]	; (8006bf4 <sx127x_lora_init+0x230>)
 8006af0:	9318      	str	r3, [sp, #96]	; 0x60
 8006af2:	2300      	movs	r3, #0
 8006af4:	9304      	str	r3, [sp, #16]
 8006af6:	2102      	movs	r1, #2
 8006af8:	f88d 1010 	strb.w	r1, [sp, #16]
 8006afc:	9904      	ldr	r1, [sp, #16]
 8006afe:	9117      	str	r1, [sp, #92]	; 0x5c
 8006b00:	4619      	mov	r1, r3
 8006b02:	f363 0100 	bfi	r1, r3, #0, #1
 8006b06:	f363 0141 	bfi	r1, r3, #1, #1
 8006b0a:	f363 0182 	bfi	r1, r3, #2, #1
 8006b0e:	f363 01c5 	bfi	r1, r3, #3, #3
 8006b12:	f362 1188 	bfi	r1, r2, #6, #3
 8006b16:	2208      	movs	r2, #8
 8006b18:	f362 2152 	bfi	r1, r2, #9, #10
 8006b1c:	f363 41de 	bfi	r1, r3, #19, #12
 8006b20:	f363 71df 	bfi	r1, r3, #31, #1
 8006b24:	aa17      	add	r2, sp, #92	; 0x5c
 8006b26:	4831      	ldr	r0, [pc, #196]	; (8006bec <sx127x_lora_init+0x228>)
 8006b28:	f006 fe5a 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return ret;
 8006b2c:	4625      	mov	r5, r4
 8006b2e:	e770      	b.n	8006a12 <sx127x_lora_init+0x4e>
		value = (value != 0) ? 0 : 1;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e798      	b.n	8006a66 <sx127x_lora_init+0xa2>
	const struct gpio_driver_api *api =
 8006b34:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	2101      	movs	r1, #1
 8006b3a:	4798      	blx	r3
 8006b3c:	e799      	b.n	8006a72 <sx127x_lora_init+0xae>
		LOG_ERR("Unable to read version info");
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006b44:	4b2c      	ldr	r3, [pc, #176]	; (8006bf8 <sx127x_lora_init+0x234>)
 8006b46:	9324      	str	r3, [sp, #144]	; 0x90
 8006b48:	2300      	movs	r3, #0
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	2102      	movs	r1, #2
 8006b4e:	f88d 1010 	strb.w	r1, [sp, #16]
 8006b52:	9904      	ldr	r1, [sp, #16]
 8006b54:	9123      	str	r1, [sp, #140]	; 0x8c
 8006b56:	4619      	mov	r1, r3
 8006b58:	f363 0100 	bfi	r1, r3, #0, #1
 8006b5c:	f363 0141 	bfi	r1, r3, #1, #1
 8006b60:	f363 0182 	bfi	r1, r3, #2, #1
 8006b64:	f363 01c5 	bfi	r1, r3, #3, #3
 8006b68:	f362 1188 	bfi	r1, r2, #6, #3
 8006b6c:	2208      	movs	r2, #8
 8006b6e:	f362 2152 	bfi	r1, r2, #9, #10
 8006b72:	f363 41de 	bfi	r1, r3, #19, #12
 8006b76:	f363 71df 	bfi	r1, r3, #31, #1
 8006b7a:	aa23      	add	r2, sp, #140	; 0x8c
 8006b7c:	481b      	ldr	r0, [pc, #108]	; (8006bec <sx127x_lora_init+0x228>)
 8006b7e:	f006 fe2f 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006b82:	f06f 0504 	mvn.w	r5, #4
 8006b86:	e744      	b.n	8006a12 <sx127x_lora_init+0x4e>
		LOG_ERR("Unable to configure antenna");
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006b8e:	4b1b      	ldr	r3, [pc, #108]	; (8006bfc <sx127x_lora_init+0x238>)
 8006b90:	931e      	str	r3, [sp, #120]	; 0x78
 8006b92:	2300      	movs	r3, #0
 8006b94:	9304      	str	r3, [sp, #16]
 8006b96:	2102      	movs	r1, #2
 8006b98:	f88d 1010 	strb.w	r1, [sp, #16]
 8006b9c:	9904      	ldr	r1, [sp, #16]
 8006b9e:	911d      	str	r1, [sp, #116]	; 0x74
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	f363 0100 	bfi	r1, r3, #0, #1
 8006ba6:	f363 0141 	bfi	r1, r3, #1, #1
 8006baa:	f363 0182 	bfi	r1, r3, #2, #1
 8006bae:	f363 01c5 	bfi	r1, r3, #3, #3
 8006bb2:	f362 1188 	bfi	r1, r2, #6, #3
 8006bb6:	2208      	movs	r2, #8
 8006bb8:	f362 2152 	bfi	r1, r2, #9, #10
 8006bbc:	f363 41de 	bfi	r1, r3, #19, #12
 8006bc0:	f363 71df 	bfi	r1, r3, #31, #1
 8006bc4:	aa1d      	add	r2, sp, #116	; 0x74
 8006bc6:	4809      	ldr	r0, [pc, #36]	; (8006bec <sx127x_lora_init+0x228>)
 8006bc8:	f006 fe0a 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006bcc:	f06f 0504 	mvn.w	r5, #4
 8006bd0:	e71f      	b.n	8006a12 <sx127x_lora_init+0x4e>
 8006bd2:	bf00      	nop
 8006bd4:	08010f6c 	.word	0x08010f6c
 8006bd8:	2000100c 	.word	0x2000100c
 8006bdc:	0007a120 	.word	0x0007a120
 8006be0:	08010dd8 	.word	0x08010dd8
 8006be4:	20001070 	.word	0x20001070
 8006be8:	08010fe4 	.word	0x08010fe4
 8006bec:	080101e8 	.word	0x080101e8
 8006bf0:	080110bc 	.word	0x080110bc
 8006bf4:	080110f4 	.word	0x080110f4
 8006bf8:	080110a0 	.word	0x080110a0
 8006bfc:	080110d8 	.word	0x080110d8

08006c00 <SX1276WriteBuffer>:
{
 8006c00:	b510      	push	{r4, lr}
 8006c02:	b090      	sub	sp, #64	; 0x40
 8006c04:	4604      	mov	r4, r0
	ret = sx127x_write(addr, buffer, size);
 8006c06:	b2c0      	uxtb	r0, r0
 8006c08:	f007 fdec 	bl	800e7e4 <sx127x_write>
	if (ret < 0) {
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	db01      	blt.n	8006c14 <SX1276WriteBuffer+0x14>
}
 8006c10:	b010      	add	sp, #64	; 0x40
 8006c12:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to write address: 0x%x", addr);
 8006c14:	2201      	movs	r2, #1
 8006c16:	f8ad 2008 	strh.w	r2, [sp, #8]
 8006c1a:	4b10      	ldr	r3, [pc, #64]	; (8006c5c <SX1276WriteBuffer+0x5c>)
 8006c1c:	930e      	str	r3, [sp, #56]	; 0x38
 8006c1e:	940f      	str	r4, [sp, #60]	; 0x3c
 8006c20:	2300      	movs	r3, #0
 8006c22:	9301      	str	r3, [sp, #4]
 8006c24:	2103      	movs	r1, #3
 8006c26:	f88d 1004 	strb.w	r1, [sp, #4]
 8006c2a:	9901      	ldr	r1, [sp, #4]
 8006c2c:	910d      	str	r1, [sp, #52]	; 0x34
 8006c2e:	4619      	mov	r1, r3
 8006c30:	f363 0100 	bfi	r1, r3, #0, #1
 8006c34:	f363 0141 	bfi	r1, r3, #1, #1
 8006c38:	f363 0182 	bfi	r1, r3, #2, #1
 8006c3c:	f363 01c5 	bfi	r1, r3, #3, #3
 8006c40:	f362 1188 	bfi	r1, r2, #6, #3
 8006c44:	220c      	movs	r2, #12
 8006c46:	f362 2152 	bfi	r1, r2, #9, #10
 8006c4a:	f363 41de 	bfi	r1, r3, #19, #12
 8006c4e:	f363 71df 	bfi	r1, r3, #31, #1
 8006c52:	aa0d      	add	r2, sp, #52	; 0x34
 8006c54:	4802      	ldr	r0, [pc, #8]	; (8006c60 <SX1276WriteBuffer+0x60>)
 8006c56:	f006 fdc3 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
}
 8006c5a:	e7d9      	b.n	8006c10 <SX1276WriteBuffer+0x10>
 8006c5c:	08011118 	.word	0x08011118
 8006c60:	080101e8 	.word	0x080101e8

08006c64 <SX1276SetRfTxPower>:
{
 8006c64:	b530      	push	{r4, r5, lr}
 8006c66:	b09d      	sub	sp, #116	; 0x74
 8006c68:	4605      	mov	r5, r0
	uint8_t pa_config = 0;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
	uint8_t pa_dac = 0;
 8006c70:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	ret = sx127x_read(REG_PADAC, &pa_dac, 1);
 8006c74:	2201      	movs	r2, #1
 8006c76:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 8006c7a:	204d      	movs	r0, #77	; 0x4d
 8006c7c:	f007 fdab 	bl	800e7d6 <sx127x_read>
	if (ret < 0) {
 8006c80:	2800      	cmp	r0, #0
 8006c82:	db2e      	blt.n	8006ce2 <SX1276SetRfTxPower+0x7e>
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 8006c84:	f89d 4026 	ldrb.w	r4, [sp, #38]	; 0x26
 8006c88:	f004 04f8 	and.w	r4, r4, #248	; 0xf8
 8006c8c:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
		power = clamp_int8(power, 2, 20);
 8006c90:	2214      	movs	r2, #20
 8006c92:	2102      	movs	r1, #2
 8006c94:	4628      	mov	r0, r5
 8006c96:	f007 fd80 	bl	800e79a <clamp_int8>
		pa_config |= SX127X_PACONFIG_PASELECT_PABOOST;
 8006c9a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8006c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ca2:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
		if (power > 17) {
 8006ca6:	2811      	cmp	r0, #17
 8006ca8:	dd3e      	ble.n	8006d28 <SX1276SetRfTxPower+0xc4>
			pa_dac |= SX127X_PADAC_20DBM_ON;
 8006caa:	f044 0407 	orr.w	r4, r4, #7
 8006cae:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006cb2:	3805      	subs	r0, #5
 8006cb4:	f000 000f 	and.w	r0, r0, #15
 8006cb8:	4318      	orrs	r0, r3
 8006cba:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	ret = sx127x_write(REG_PACONFIG, &pa_config, 1);
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8006cc4:	2009      	movs	r0, #9
 8006cc6:	f007 fd8d 	bl	800e7e4 <sx127x_write>
	if (ret < 0) {
 8006cca:	2800      	cmp	r0, #0
 8006ccc:	db37      	blt.n	8006d3e <SX1276SetRfTxPower+0xda>
	ret = sx127x_write(REG_PADAC, &pa_dac, 1);
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 8006cd4:	204d      	movs	r0, #77	; 0x4d
 8006cd6:	f007 fd85 	bl	800e7e4 <sx127x_write>
	if (ret < 0) {
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	db52      	blt.n	8006d84 <SX1276SetRfTxPower+0x120>
}
 8006cde:	b01d      	add	sp, #116	; 0x74
 8006ce0:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Unable to read PA dac");
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006ce8:	4b38      	ldr	r3, [pc, #224]	; (8006dcc <SX1276SetRfTxPower+0x168>)
 8006cea:	931a      	str	r3, [sp, #104]	; 0x68
 8006cec:	2300      	movs	r3, #0
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	2102      	movs	r1, #2
 8006cf2:	f88d 1000 	strb.w	r1, [sp]
 8006cf6:	9900      	ldr	r1, [sp, #0]
 8006cf8:	9119      	str	r1, [sp, #100]	; 0x64
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	f363 0100 	bfi	r1, r3, #0, #1
 8006d00:	f363 0141 	bfi	r1, r3, #1, #1
 8006d04:	f363 0182 	bfi	r1, r3, #2, #1
 8006d08:	f363 01c5 	bfi	r1, r3, #3, #3
 8006d0c:	f362 1188 	bfi	r1, r2, #6, #3
 8006d10:	2208      	movs	r2, #8
 8006d12:	f362 2152 	bfi	r1, r2, #9, #10
 8006d16:	f363 41de 	bfi	r1, r3, #19, #12
 8006d1a:	f363 71df 	bfi	r1, r3, #31, #1
 8006d1e:	aa19      	add	r2, sp, #100	; 0x64
 8006d20:	482b      	ldr	r0, [pc, #172]	; (8006dd0 <SX1276SetRfTxPower+0x16c>)
 8006d22:	f006 fd5d 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return;
 8006d26:	e7da      	b.n	8006cde <SX1276SetRfTxPower+0x7a>
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 8006d28:	f044 0404 	orr.w	r4, r4, #4
 8006d2c:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006d30:	3802      	subs	r0, #2
 8006d32:	f000 000f 	and.w	r0, r0, #15
 8006d36:	4318      	orrs	r0, r3
 8006d38:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 8006d3c:	e7bf      	b.n	8006cbe <SX1276SetRfTxPower+0x5a>
		LOG_ERR("Unable to write PA config");
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006d44:	4b23      	ldr	r3, [pc, #140]	; (8006dd4 <SX1276SetRfTxPower+0x170>)
 8006d46:	9314      	str	r3, [sp, #80]	; 0x50
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	2102      	movs	r1, #2
 8006d4e:	f88d 1000 	strb.w	r1, [sp]
 8006d52:	9900      	ldr	r1, [sp, #0]
 8006d54:	9113      	str	r1, [sp, #76]	; 0x4c
 8006d56:	4619      	mov	r1, r3
 8006d58:	f363 0100 	bfi	r1, r3, #0, #1
 8006d5c:	f363 0141 	bfi	r1, r3, #1, #1
 8006d60:	f363 0182 	bfi	r1, r3, #2, #1
 8006d64:	f363 01c5 	bfi	r1, r3, #3, #3
 8006d68:	f362 1188 	bfi	r1, r2, #6, #3
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	f362 2152 	bfi	r1, r2, #9, #10
 8006d72:	f363 41de 	bfi	r1, r3, #19, #12
 8006d76:	f363 71df 	bfi	r1, r3, #31, #1
 8006d7a:	aa13      	add	r2, sp, #76	; 0x4c
 8006d7c:	4814      	ldr	r0, [pc, #80]	; (8006dd0 <SX1276SetRfTxPower+0x16c>)
 8006d7e:	f006 fd2f 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return;
 8006d82:	e7ac      	b.n	8006cde <SX1276SetRfTxPower+0x7a>
		LOG_ERR("Unable to write PA dac");
 8006d84:	2201      	movs	r2, #1
 8006d86:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006d8a:	4b13      	ldr	r3, [pc, #76]	; (8006dd8 <SX1276SetRfTxPower+0x174>)
 8006d8c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d8e:	2300      	movs	r3, #0
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	2102      	movs	r1, #2
 8006d94:	f88d 1000 	strb.w	r1, [sp]
 8006d98:	9900      	ldr	r1, [sp, #0]
 8006d9a:	910d      	str	r1, [sp, #52]	; 0x34
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	f363 0100 	bfi	r1, r3, #0, #1
 8006da2:	f363 0141 	bfi	r1, r3, #1, #1
 8006da6:	f363 0182 	bfi	r1, r3, #2, #1
 8006daa:	f363 01c5 	bfi	r1, r3, #3, #3
 8006dae:	f362 1188 	bfi	r1, r2, #6, #3
 8006db2:	2208      	movs	r2, #8
 8006db4:	f362 2152 	bfi	r1, r2, #9, #10
 8006db8:	f363 41de 	bfi	r1, r3, #19, #12
 8006dbc:	f363 71df 	bfi	r1, r3, #31, #1
 8006dc0:	aa0d      	add	r2, sp, #52	; 0x34
 8006dc2:	4803      	ldr	r0, [pc, #12]	; (8006dd0 <SX1276SetRfTxPower+0x16c>)
 8006dc4:	f006 fd0c 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return;
 8006dc8:	e789      	b.n	8006cde <SX1276SetRfTxPower+0x7a>
 8006dca:	bf00      	nop
 8006dcc:	08011138 	.word	0x08011138
 8006dd0:	080101e8 	.word	0x080101e8
 8006dd4:	08011150 	.word	0x08011150
 8006dd8:	0801116c 	.word	0x0801116c

08006ddc <SX1276GetDio1PinState>:
{
 8006ddc:	b510      	push	{r4, lr}
 8006dde:	b082      	sub	sp, #8
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <SX1276GetDio1PinState+0x34>)
 8006de2:	6998      	ldr	r0, [r3, #24]
	const struct gpio_driver_data *const data =
 8006de4:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
 8006de6:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	a901      	add	r1, sp, #4
 8006dec:	4798      	blx	r3
	if (ret == 0) {
 8006dee:	4603      	mov	r3, r0
 8006df0:	b918      	cbnz	r0, 8006dfa <SX1276GetDio1PinState+0x1e>
		*value ^= data->invert;
 8006df2:	6821      	ldr	r1, [r4, #0]
 8006df4:	9a01      	ldr	r2, [sp, #4]
 8006df6:	404a      	eors	r2, r1
 8006df8:	9201      	str	r2, [sp, #4]
	if (ret == 0) {
 8006dfa:	b913      	cbnz	r3, 8006e02 <SX1276GetDio1PinState+0x26>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 8006dfc:	9b01      	ldr	r3, [sp, #4]
 8006dfe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	dc02      	bgt.n	8006e0c <SX1276GetDio1PinState+0x30>
	return 0U;
 8006e06:	2000      	movs	r0, #0
}
 8006e08:	b002      	add	sp, #8
 8006e0a:	bd10      	pop	{r4, pc}
		return 1U;
 8006e0c:	2001      	movs	r0, #1
 8006e0e:	e7fb      	b.n	8006e08 <SX1276GetDio1PinState+0x2c>
 8006e10:	2000100c 	.word	0x2000100c

08006e14 <TimerInsertTimer>:
    CRITICAL_SECTION_END( );
}

static void TimerInsertTimer( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8006e14:	4b09      	ldr	r3, [pc, #36]	; (8006e3c <TimerInsertTimer+0x28>)
 8006e16:	681a      	ldr	r2, [r3, #0]
    TimerEvent_t* next = TimerListHead->Next;
 8006e18:	6953      	ldr	r3, [r2, #20]

    while( cur->Next != NULL )
 8006e1a:	e001      	b.n	8006e20 <TimerInsertTimer+0xc>
    {
        if( obj->Timestamp > next->Timestamp )
        {
            cur = next;
 8006e1c:	461a      	mov	r2, r3
            next = next->Next;
 8006e1e:	695b      	ldr	r3, [r3, #20]
    while( cur->Next != NULL )
 8006e20:	6951      	ldr	r1, [r2, #20]
 8006e22:	b139      	cbz	r1, 8006e34 <TimerInsertTimer+0x20>
        if( obj->Timestamp > next->Timestamp )
 8006e24:	6819      	ldr	r1, [r3, #0]
 8006e26:	f8d0 c000 	ldr.w	ip, [r0]
 8006e2a:	458c      	cmp	ip, r1
 8006e2c:	d8f6      	bhi.n	8006e1c <TimerInsertTimer+0x8>
        }
        else
        {
            cur->Next = obj;
 8006e2e:	6150      	str	r0, [r2, #20]
            obj->Next = next;
 8006e30:	6143      	str	r3, [r0, #20]
            return;
 8006e32:	4770      	bx	lr
        }
    }
    cur->Next = obj;
 8006e34:	6150      	str	r0, [r2, #20]
    obj->Next = NULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	6143      	str	r3, [r0, #20]
}
 8006e3a:	4770      	bx	lr
 8006e3c:	2000107c 	.word	0x2000107c

08006e40 <TimerExists>:
    CRITICAL_SECTION_END( );
}

static bool TimerExists( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8006e40:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <TimerExists+0x18>)
 8006e42:	681b      	ldr	r3, [r3, #0]

    while( cur != NULL )
 8006e44:	e000      	b.n	8006e48 <TimerExists+0x8>
    {
        if( cur == obj )
        {
            return true;
        }
        cur = cur->Next;
 8006e46:	695b      	ldr	r3, [r3, #20]
    while( cur != NULL )
 8006e48:	b11b      	cbz	r3, 8006e52 <TimerExists+0x12>
        if( cur == obj )
 8006e4a:	4283      	cmp	r3, r0
 8006e4c:	d1fb      	bne.n	8006e46 <TimerExists+0x6>
            return true;
 8006e4e:	2001      	movs	r0, #1
    }
    return false;
}
 8006e50:	4770      	bx	lr
    return false;
 8006e52:	2000      	movs	r0, #0
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	2000107c 	.word	0x2000107c

08006e5c <TimerInsertNewHeadTimer>:
{
 8006e5c:	b508      	push	{r3, lr}
    TimerEvent_t* cur = TimerListHead;
 8006e5e:	4b05      	ldr	r3, [pc, #20]	; (8006e74 <TimerInsertNewHeadTimer+0x18>)
 8006e60:	681b      	ldr	r3, [r3, #0]
    if( cur != NULL )
 8006e62:	b10b      	cbz	r3, 8006e68 <TimerInsertNewHeadTimer+0xc>
        cur->IsNext2Expire = false;
 8006e64:	2200      	movs	r2, #0
 8006e66:	725a      	strb	r2, [r3, #9]
    obj->Next = cur;
 8006e68:	6143      	str	r3, [r0, #20]
    TimerListHead = obj;
 8006e6a:	4b02      	ldr	r3, [pc, #8]	; (8006e74 <TimerInsertNewHeadTimer+0x18>)
 8006e6c:	6018      	str	r0, [r3, #0]
    TimerSetTimeout( TimerListHead );
 8006e6e:	f007 fccd 	bl	800e80c <TimerSetTimeout>
}
 8006e72:	bd08      	pop	{r3, pc}
 8006e74:	2000107c 	.word	0x2000107c

08006e78 <TimerStart>:
{
 8006e78:	b510      	push	{r4, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 8006e7e:	a801      	add	r0, sp, #4
 8006e80:	f007 fc6e 	bl	800e760 <BoardCriticalSectionBegin>
    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8006e84:	b1f4      	cbz	r4, 8006ec4 <TimerStart+0x4c>
 8006e86:	4620      	mov	r0, r4
 8006e88:	f7ff ffda 	bl	8006e40 <TimerExists>
 8006e8c:	b9d0      	cbnz	r0, 8006ec4 <TimerStart+0x4c>
    obj->Timestamp = obj->ReloadValue;
 8006e8e:	6863      	ldr	r3, [r4, #4]
 8006e90:	6023      	str	r3, [r4, #0]
    obj->IsStarted = true;
 8006e92:	2301      	movs	r3, #1
 8006e94:	7223      	strb	r3, [r4, #8]
    obj->IsNext2Expire = false;
 8006e96:	2300      	movs	r3, #0
 8006e98:	7263      	strb	r3, [r4, #9]
    if( TimerListHead == NULL )
 8006e9a:	4b11      	ldr	r3, [pc, #68]	; (8006ee0 <TimerStart+0x68>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	b1ab      	cbz	r3, 8006ecc <TimerStart+0x54>
        elapsedTime = RtcGetTimerElapsedTime( );
 8006ea0:	f7ff f8e0 	bl	8006064 <RtcGetTimerElapsedTime>
        obj->Timestamp += elapsedTime;
 8006ea4:	6823      	ldr	r3, [r4, #0]
 8006ea6:	4418      	add	r0, r3
 8006ea8:	6020      	str	r0, [r4, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 8006eaa:	4b0d      	ldr	r3, [pc, #52]	; (8006ee0 <TimerStart+0x68>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4298      	cmp	r0, r3
 8006eb2:	d211      	bcs.n	8006ed8 <TimerStart+0x60>
            TimerInsertNewHeadTimer( obj );
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f7ff ffd1 	bl	8006e5c <TimerInsertNewHeadTimer>
    CRITICAL_SECTION_END( );
 8006eba:	a801      	add	r0, sp, #4
 8006ebc:	f007 fc5a 	bl	800e774 <BoardCriticalSectionEnd>
}
 8006ec0:	b002      	add	sp, #8
 8006ec2:	bd10      	pop	{r4, pc}
        CRITICAL_SECTION_END( );
 8006ec4:	a801      	add	r0, sp, #4
 8006ec6:	f007 fc55 	bl	800e774 <BoardCriticalSectionEnd>
        return;
 8006eca:	e7f9      	b.n	8006ec0 <TimerStart+0x48>
        RtcSetTimerContext( );
 8006ecc:	f7ff f8f6 	bl	80060bc <RtcSetTimerContext>
        TimerInsertNewHeadTimer( obj );
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f7ff ffc3 	bl	8006e5c <TimerInsertNewHeadTimer>
 8006ed6:	e7f0      	b.n	8006eba <TimerStart+0x42>
            TimerInsertTimer( obj );
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f7ff ff9b 	bl	8006e14 <TimerInsertTimer>
 8006ede:	e7ec      	b.n	8006eba <TimerStart+0x42>
 8006ee0:	2000107c 	.word	0x2000107c

08006ee4 <TimerIrqHandler>:
{
 8006ee4:	b570      	push	{r4, r5, r6, lr}
    uint32_t old =  RtcGetTimerContext( );
 8006ee6:	f7ff f8f5 	bl	80060d4 <RtcGetTimerContext>
 8006eea:	4605      	mov	r5, r0
    uint32_t now =  RtcSetTimerContext( );
 8006eec:	f7ff f8e6 	bl	80060bc <RtcSetTimerContext>
    uint32_t deltaContext = now - old; // intentional wrap around
 8006ef0:	eba0 0c05 	sub.w	ip, r0, r5
    if( TimerListHead != NULL )
 8006ef4:	4b1c      	ldr	r3, [pc, #112]	; (8006f68 <TimerIrqHandler+0x84>)
 8006ef6:	681e      	ldr	r6, [r3, #0]
 8006ef8:	b16e      	cbz	r6, 8006f16 <TimerIrqHandler+0x32>
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006efa:	4632      	mov	r2, r6
 8006efc:	e002      	b.n	8006f04 <TimerIrqHandler+0x20>
                next->Timestamp = 0;
 8006efe:	2100      	movs	r1, #0
 8006f00:	6019      	str	r1, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006f02:	6952      	ldr	r2, [r2, #20]
 8006f04:	6953      	ldr	r3, [r2, #20]
 8006f06:	b133      	cbz	r3, 8006f16 <TimerIrqHandler+0x32>
            if( next->Timestamp > deltaContext )
 8006f08:	6819      	ldr	r1, [r3, #0]
 8006f0a:	4561      	cmp	r1, ip
 8006f0c:	d9f7      	bls.n	8006efe <TimerIrqHandler+0x1a>
                next->Timestamp -= deltaContext;
 8006f0e:	1a2c      	subs	r4, r5, r0
 8006f10:	4421      	add	r1, r4
 8006f12:	6019      	str	r1, [r3, #0]
 8006f14:	e7f5      	b.n	8006f02 <TimerIrqHandler+0x1e>
    if ( TimerListHead != NULL )
 8006f16:	b146      	cbz	r6, 8006f2a <TimerIrqHandler+0x46>
        TimerListHead = TimerListHead->Next;
 8006f18:	6972      	ldr	r2, [r6, #20]
 8006f1a:	4b13      	ldr	r3, [pc, #76]	; (8006f68 <TimerIrqHandler+0x84>)
 8006f1c:	601a      	str	r2, [r3, #0]
        cur->IsStarted = false;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	7233      	strb	r3, [r6, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006f22:	68f3      	ldr	r3, [r6, #12]
 8006f24:	b1a3      	cbz	r3, 8006f50 <TimerIrqHandler+0x6c>
 8006f26:	6930      	ldr	r0, [r6, #16]
 8006f28:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 8006f2a:	4b0f      	ldr	r3, [pc, #60]	; (8006f68 <TimerIrqHandler+0x84>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	b18b      	cbz	r3, 8006f54 <TimerIrqHandler+0x70>
 8006f30:	681c      	ldr	r4, [r3, #0]
 8006f32:	f7ff f897 	bl	8006064 <RtcGetTimerElapsedTime>
 8006f36:	4284      	cmp	r4, r0
 8006f38:	d20c      	bcs.n	8006f54 <TimerIrqHandler+0x70>
        cur = TimerListHead;
 8006f3a:	4a0b      	ldr	r2, [pc, #44]	; (8006f68 <TimerIrqHandler+0x84>)
 8006f3c:	6813      	ldr	r3, [r2, #0]
        TimerListHead = TimerListHead->Next;
 8006f3e:	6959      	ldr	r1, [r3, #20]
 8006f40:	6011      	str	r1, [r2, #0]
        cur->IsStarted = false;
 8006f42:	2200      	movs	r2, #0
 8006f44:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	b11a      	cbz	r2, 8006f52 <TimerIrqHandler+0x6e>
 8006f4a:	6918      	ldr	r0, [r3, #16]
 8006f4c:	4790      	blx	r2
 8006f4e:	e7ec      	b.n	8006f2a <TimerIrqHandler+0x46>
        ExecuteCallBack( cur->Callback, cur->Context );
 8006f50:	e7fe      	b.n	8006f50 <TimerIrqHandler+0x6c>
        ExecuteCallBack( cur->Callback, cur->Context );
 8006f52:	e7fe      	b.n	8006f52 <TimerIrqHandler+0x6e>
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8006f54:	4b04      	ldr	r3, [pc, #16]	; (8006f68 <TimerIrqHandler+0x84>)
 8006f56:	6818      	ldr	r0, [r3, #0]
 8006f58:	b108      	cbz	r0, 8006f5e <TimerIrqHandler+0x7a>
 8006f5a:	7a43      	ldrb	r3, [r0, #9]
 8006f5c:	b103      	cbz	r3, 8006f60 <TimerIrqHandler+0x7c>
}
 8006f5e:	bd70      	pop	{r4, r5, r6, pc}
        TimerSetTimeout( TimerListHead );
 8006f60:	f007 fc54 	bl	800e80c <TimerSetTimeout>
}
 8006f64:	e7fb      	b.n	8006f5e <TimerIrqHandler+0x7a>
 8006f66:	bf00      	nop
 8006f68:	2000107c 	.word	0x2000107c

08006f6c <TimerStop>:
{
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 8006f72:	a801      	add	r0, sp, #4
 8006f74:	f007 fbf4 	bl	800e760 <BoardCriticalSectionBegin>
    TimerEvent_t* prev = TimerListHead;
 8006f78:	4b1b      	ldr	r3, [pc, #108]	; (8006fe8 <TimerStop+0x7c>)
 8006f7a:	681a      	ldr	r2, [r3, #0]
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8006f7c:	b15a      	cbz	r2, 8006f96 <TimerStop+0x2a>
 8006f7e:	b154      	cbz	r4, 8006f96 <TimerStop+0x2a>
    obj->IsStarted = false;
 8006f80:	2300      	movs	r3, #0
 8006f82:	7223      	strb	r3, [r4, #8]
    if( TimerListHead == obj ) // Stop the Head
 8006f84:	42a2      	cmp	r2, r4
 8006f86:	d00a      	beq.n	8006f9e <TimerStop+0x32>
    TimerEvent_t* cur = TimerListHead;
 8006f88:	4613      	mov	r3, r2
        while( cur != NULL )
 8006f8a:	b32b      	cbz	r3, 8006fd8 <TimerStop+0x6c>
            if( cur == obj )
 8006f8c:	42a3      	cmp	r3, r4
 8006f8e:	d020      	beq.n	8006fd2 <TimerStop+0x66>
                prev = cur;
 8006f90:	461a      	mov	r2, r3
                cur = cur->Next;
 8006f92:	695b      	ldr	r3, [r3, #20]
 8006f94:	e7f9      	b.n	8006f8a <TimerStop+0x1e>
        CRITICAL_SECTION_END( );
 8006f96:	a801      	add	r0, sp, #4
 8006f98:	f007 fbec 	bl	800e774 <BoardCriticalSectionEnd>
        return;
 8006f9c:	e01f      	b.n	8006fde <TimerStop+0x72>
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8006f9e:	7a53      	ldrb	r3, [r2, #9]
 8006fa0:	b173      	cbz	r3, 8006fc0 <TimerStop+0x54>
            TimerListHead->IsNext2Expire = false;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	7253      	strb	r3, [r2, #9]
            if( TimerListHead->Next != NULL )
 8006fa6:	6950      	ldr	r0, [r2, #20]
 8006fa8:	b120      	cbz	r0, 8006fb4 <TimerStop+0x48>
                TimerListHead = TimerListHead->Next;
 8006faa:	4b0f      	ldr	r3, [pc, #60]	; (8006fe8 <TimerStop+0x7c>)
 8006fac:	6018      	str	r0, [r3, #0]
                TimerSetTimeout( TimerListHead );
 8006fae:	f007 fc2d 	bl	800e80c <TimerSetTimeout>
 8006fb2:	e011      	b.n	8006fd8 <TimerStop+0x6c>
                RtcStopAlarm( );
 8006fb4:	f7ff f864 	bl	8006080 <RtcStopAlarm>
                TimerListHead = NULL;
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	; (8006fe8 <TimerStop+0x7c>)
 8006fba:	2200      	movs	r2, #0
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	e00b      	b.n	8006fd8 <TimerStop+0x6c>
            if( TimerListHead->Next != NULL )
 8006fc0:	6953      	ldr	r3, [r2, #20]
 8006fc2:	b113      	cbz	r3, 8006fca <TimerStop+0x5e>
                TimerListHead = TimerListHead->Next;
 8006fc4:	4a08      	ldr	r2, [pc, #32]	; (8006fe8 <TimerStop+0x7c>)
 8006fc6:	6013      	str	r3, [r2, #0]
 8006fc8:	e006      	b.n	8006fd8 <TimerStop+0x6c>
                TimerListHead = NULL;
 8006fca:	4b07      	ldr	r3, [pc, #28]	; (8006fe8 <TimerStop+0x7c>)
 8006fcc:	2200      	movs	r2, #0
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	e002      	b.n	8006fd8 <TimerStop+0x6c>
                if( cur->Next != NULL )
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	b12b      	cbz	r3, 8006fe2 <TimerStop+0x76>
                    prev->Next = cur;
 8006fd6:	6153      	str	r3, [r2, #20]
    CRITICAL_SECTION_END( );
 8006fd8:	a801      	add	r0, sp, #4
 8006fda:	f007 fbcb 	bl	800e774 <BoardCriticalSectionEnd>
}
 8006fde:	b002      	add	sp, #8
 8006fe0:	bd10      	pop	{r4, pc}
                    prev->Next = cur;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6153      	str	r3, [r2, #20]
 8006fe6:	e7f7      	b.n	8006fd8 <TimerStop+0x6c>
 8006fe8:	2000107c 	.word	0x2000107c

08006fec <SX1276ConvertFreqInHzToPllStep>:
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8006fec:	4908      	ldr	r1, [pc, #32]	; (8007010 <SX1276ConvertFreqInHzToPllStep+0x24>)
 8006fee:	fba1 3200 	umull	r3, r2, r1, r0
 8006ff2:	0b12      	lsrs	r2, r2, #12
    stepsFrac = freqInHz - ( stepsInt * SX1276_PLL_STEP_SCALED );
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8006ff4:	f643 5309 	movw	r3, #15625	; 0x3d09
 8006ff8:	fb03 0012 	mls	r0, r3, r2, r0
 8006ffc:	f641 6384 	movw	r3, #7812	; 0x1e84
 8007000:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8007004:	fba1 1303 	umull	r1, r3, r1, r3
 8007008:	0b1b      	lsrs	r3, r3, #12
             SX1276_PLL_STEP_SCALED );
}
 800700a:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 800700e:	4770      	bx	lr
 8007010:	431bde83 	.word	0x431bde83

08007014 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007014:	2300      	movs	r3, #0
 8007016:	e008      	b.n	800702a <GetFskBandwidthRegValue+0x16>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 8007018:	e7fe      	b.n	8007018 <GetFskBandwidthRegValue+0x4>
            return FskBandwidths[i].RegValue;
 800701a:	4b11      	ldr	r3, [pc, #68]	; (8007060 <GetFskBandwidthRegValue+0x4c>)
 800701c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007020:	7908      	ldrb	r0, [r1, #4]
}
 8007022:	bc10      	pop	{r4}
 8007024:	4770      	bx	lr
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007026:	3301      	adds	r3, #1
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b14      	cmp	r3, #20
 800702c:	d817      	bhi.n	800705e <GetFskBandwidthRegValue+0x4a>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 800702e:	4619      	mov	r1, r3
 8007030:	4a0b      	ldr	r2, [pc, #44]	; (8007060 <GetFskBandwidthRegValue+0x4c>)
 8007032:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007036:	4282      	cmp	r2, r0
 8007038:	d8f5      	bhi.n	8007026 <GetFskBandwidthRegValue+0x12>
{
 800703a:	b410      	push	{r4}
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	4c08      	ldr	r4, [pc, #32]	; (8007060 <GetFskBandwidthRegValue+0x4c>)
 8007040:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8007044:	4282      	cmp	r2, r0
 8007046:	d8e8      	bhi.n	800701a <GetFskBandwidthRegValue+0x6>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007048:	3301      	adds	r3, #1
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b14      	cmp	r3, #20
 800704e:	d8e3      	bhi.n	8007018 <GetFskBandwidthRegValue+0x4>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007050:	4619      	mov	r1, r3
 8007052:	4a03      	ldr	r2, [pc, #12]	; (8007060 <GetFskBandwidthRegValue+0x4c>)
 8007054:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007058:	4282      	cmp	r2, r0
 800705a:	d8f5      	bhi.n	8007048 <GetFskBandwidthRegValue+0x34>
 800705c:	e7ee      	b.n	800703c <GetFskBandwidthRegValue+0x28>
    while( 1 );
 800705e:	e7fe      	b.n	800705e <GetFskBandwidthRegValue+0x4a>
 8007060:	08011238 	.word	0x08011238

08007064 <SX1276GetLoRaBandwidthInHz>:

static uint32_t SX1276GetLoRaBandwidthInHz( uint32_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8007064:	2801      	cmp	r0, #1
 8007066:	d006      	beq.n	8007076 <SX1276GetLoRaBandwidthInHz+0x12>
 8007068:	2802      	cmp	r0, #2
 800706a:	d006      	beq.n	800707a <SX1276GetLoRaBandwidthInHz+0x16>
 800706c:	b108      	cbz	r0, 8007072 <SX1276GetLoRaBandwidthInHz+0xe>
 800706e:	2000      	movs	r0, #0
        bandwidthInHz = 500000UL;
        break;
    }

    return bandwidthInHz;
}
 8007070:	4770      	bx	lr
        bandwidthInHz = 125000UL;
 8007072:	4803      	ldr	r0, [pc, #12]	; (8007080 <SX1276GetLoRaBandwidthInHz+0x1c>)
 8007074:	4770      	bx	lr
        bandwidthInHz = 250000UL;
 8007076:	4803      	ldr	r0, [pc, #12]	; (8007084 <SX1276GetLoRaBandwidthInHz+0x20>)
 8007078:	4770      	bx	lr
        bandwidthInHz = 500000UL;
 800707a:	4803      	ldr	r0, [pc, #12]	; (8007088 <SX1276GetLoRaBandwidthInHz+0x24>)
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	0001e848 	.word	0x0001e848
 8007084:	0003d090 	.word	0x0003d090
 8007088:	0007a120 	.word	0x0007a120

0800708c <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 800708c:	4b06      	ldr	r3, [pc, #24]	; (80070a8 <SX1276OnDio4Irq+0x1c>)
 800708e:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007092:	b93b      	cbnz	r3, 80070a4 <SX1276OnDio4Irq+0x18>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8007094:	4b04      	ldr	r3, [pc, #16]	; (80070a8 <SX1276OnDio4Irq+0x1c>)
 8007096:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800709a:	b91b      	cbnz	r3, 80070a4 <SX1276OnDio4Irq+0x18>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 800709c:	4b02      	ldr	r3, [pc, #8]	; (80070a8 <SX1276OnDio4Irq+0x1c>)
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	200011b4 	.word	0x200011b4

080070ac <SX1276GetStatus>:
}
 80070ac:	4b01      	ldr	r3, [pc, #4]	; (80070b4 <SX1276GetStatus+0x8>)
 80070ae:	f893 00e0 	ldrb.w	r0, [r3, #224]	; 0xe0
 80070b2:	4770      	bx	lr
 80070b4:	200011b4 	.word	0x200011b4

080070b8 <SX1276SetChannel>:
{
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4605      	mov	r5, r0
    uint32_t freqInPllSteps = SX1276ConvertFreqInHzToPllStep( freq );
 80070bc:	f7ff ff96 	bl	8006fec <SX1276ConvertFreqInHzToPllStep>
 80070c0:	4604      	mov	r4, r0
    SX1276.Settings.Channel = freq;
 80070c2:	4b09      	ldr	r3, [pc, #36]	; (80070e8 <SX1276SetChannel+0x30>)
 80070c4:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 80070c8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80070cc:	2006      	movs	r0, #6
 80070ce:	f007 fc94 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 80070d2:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80070d6:	2007      	movs	r0, #7
 80070d8:	f007 fc8f 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 80070dc:	b2e1      	uxtb	r1, r4
 80070de:	2008      	movs	r0, #8
 80070e0:	f007 fc8b 	bl	800e9fa <SX1276Write>
}
 80070e4:	bd38      	pop	{r3, r4, r5, pc}
 80070e6:	bf00      	nop
 80070e8:	200011b4 	.word	0x200011b4

080070ec <SX1276OnDio3Irq>:
{
 80070ec:	b508      	push	{r3, lr}
    switch( SX1276.Settings.Modem )
 80070ee:	4b14      	ldr	r3, [pc, #80]	; (8007140 <SX1276OnDio3Irq+0x54>)
 80070f0:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d000      	beq.n	80070fa <SX1276OnDio3Irq+0xe>
}
 80070f8:	bd08      	pop	{r3, pc}
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 80070fa:	2012      	movs	r0, #18
 80070fc:	f007 fc89 	bl	800ea12 <SX1276Read>
 8007100:	f010 0f01 	tst.w	r0, #1
 8007104:	d00d      	beq.n	8007122 <SX1276OnDio3Irq+0x36>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8007106:	2105      	movs	r1, #5
 8007108:	2012      	movs	r0, #18
 800710a:	f007 fc76 	bl	800e9fa <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800710e:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <SX1276OnDio3Irq+0x58>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0f0      	beq.n	80070f8 <SX1276OnDio3Irq+0xc>
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d0ed      	beq.n	80070f8 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( true );
 800711c:	2001      	movs	r0, #1
 800711e:	4798      	blx	r3
 8007120:	e7ea      	b.n	80070f8 <SX1276OnDio3Irq+0xc>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8007122:	2104      	movs	r1, #4
 8007124:	2012      	movs	r0, #18
 8007126:	f007 fc68 	bl	800e9fa <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800712a:	4b06      	ldr	r3, [pc, #24]	; (8007144 <SX1276OnDio3Irq+0x58>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d0e2      	beq.n	80070f8 <SX1276OnDio3Irq+0xc>
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d0df      	beq.n	80070f8 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( false );
 8007138:	2000      	movs	r0, #0
 800713a:	4798      	blx	r3
}
 800713c:	e7dc      	b.n	80070f8 <SX1276OnDio3Irq+0xc>
 800713e:	bf00      	nop
 8007140:	200011b4 	.word	0x200011b4
 8007144:	20001080 	.word	0x20001080

08007148 <SX1276OnDio2Irq>:
{
 8007148:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 800714a:	4b3a      	ldr	r3, [pc, #232]	; (8007234 <SX1276OnDio2Irq+0xec>)
 800714c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007150:	2b01      	cmp	r3, #1
 8007152:	d002      	beq.n	800715a <SX1276OnDio2Irq+0x12>
 8007154:	2b02      	cmp	r3, #2
 8007156:	d051      	beq.n	80071fc <SX1276OnDio2Irq+0xb4>
}
 8007158:	bd38      	pop	{r3, r4, r5, pc}
            switch( SX1276.Settings.Modem )
 800715a:	4b36      	ldr	r3, [pc, #216]	; (8007234 <SX1276OnDio2Irq+0xec>)
 800715c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007160:	b1c3      	cbz	r3, 8007194 <SX1276OnDio2Irq+0x4c>
 8007162:	2b01      	cmp	r3, #1
 8007164:	d1f8      	bne.n	8007158 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007166:	4b33      	ldr	r3, [pc, #204]	; (8007234 <SX1276OnDio2Irq+0xec>)
 8007168:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 800716c:	2b00      	cmp	r3, #0
 800716e:	d0f3      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8007170:	2102      	movs	r1, #2
 8007172:	2012      	movs	r0, #18
 8007174:	f007 fc41 	bl	800e9fa <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8007178:	4b2f      	ldr	r3, [pc, #188]	; (8007238 <SX1276OnDio2Irq+0xf0>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0eb      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
 8007180:	695c      	ldr	r4, [r3, #20]
 8007182:	2c00      	cmp	r4, #0
 8007184:	d0e8      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8007186:	201c      	movs	r0, #28
 8007188:	f007 fc43 	bl	800ea12 <SX1276Read>
 800718c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007190:	47a0      	blx	r4
 8007192:	e7e1      	b.n	8007158 <SX1276OnDio2Irq+0x10>
                if( SX1276.DIO4.port == NULL )
 8007194:	4b27      	ldr	r3, [pc, #156]	; (8007234 <SX1276OnDio2Irq+0xec>)
 8007196:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007198:	b35b      	cbz	r3, 80071f2 <SX1276OnDio2Irq+0xaa>
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 800719a:	4b26      	ldr	r3, [pc, #152]	; (8007234 <SX1276OnDio2Irq+0xec>)
 800719c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d0d9      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
 80071a4:	4b23      	ldr	r3, [pc, #140]	; (8007234 <SX1276OnDio2Irq+0xec>)
 80071a6:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1d4      	bne.n	8007158 <SX1276OnDio2Irq+0x10>
                    TimerStop( &RxTimeoutSyncWord );
 80071ae:	4823      	ldr	r0, [pc, #140]	; (800723c <SX1276OnDio2Irq+0xf4>)
 80071b0:	f7ff fedc 	bl	8006f6c <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 80071b4:	4c1f      	ldr	r4, [pc, #124]	; (8007234 <SX1276OnDio2Irq+0xec>)
 80071b6:	2301      	movs	r3, #1
 80071b8:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80071bc:	2011      	movs	r0, #17
 80071be:	f007 fc28 	bl	800ea12 <SX1276Read>
 80071c2:	0843      	lsrs	r3, r0, #1
 80071c4:	425b      	negs	r3, r3
 80071c6:	f884 310e 	strb.w	r3, [r4, #270]	; 0x10e
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80071ca:	201b      	movs	r0, #27
 80071cc:	f007 fc21 	bl	800ea12 <SX1276Read>
 80071d0:	0205      	lsls	r5, r0, #8
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 80071d2:	201c      	movs	r0, #28
 80071d4:	f007 fc1d 	bl	800ea12 <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80071d8:	4328      	orrs	r0, r5
 80071da:	f007 fb61 	bl	800e8a0 <SX1276ConvertPllStepToFreqInHz>
 80071de:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80071e2:	200c      	movs	r0, #12
 80071e4:	f007 fc15 	bl	800ea12 <SX1276Read>
 80071e8:	f3c0 1047 	ubfx	r0, r0, #5, #8
 80071ec:	f884 0114 	strb.w	r0, [r4, #276]	; 0x114
 80071f0:	e7b2      	b.n	8007158 <SX1276OnDio2Irq+0x10>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80071f2:	4b10      	ldr	r3, [pc, #64]	; (8007234 <SX1276OnDio2Irq+0xec>)
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 80071fa:	e7ce      	b.n	800719a <SX1276OnDio2Irq+0x52>
            switch( SX1276.Settings.Modem )
 80071fc:	4b0d      	ldr	r3, [pc, #52]	; (8007234 <SX1276OnDio2Irq+0xec>)
 80071fe:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007202:	2b01      	cmp	r3, #1
 8007204:	d1a8      	bne.n	8007158 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007206:	4b0b      	ldr	r3, [pc, #44]	; (8007234 <SX1276OnDio2Irq+0xec>)
 8007208:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 800720c:	2b00      	cmp	r3, #0
 800720e:	d0a3      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8007210:	2102      	movs	r1, #2
 8007212:	2012      	movs	r0, #18
 8007214:	f007 fbf1 	bl	800e9fa <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8007218:	4b07      	ldr	r3, [pc, #28]	; (8007238 <SX1276OnDio2Irq+0xf0>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d09b      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
 8007220:	695c      	ldr	r4, [r3, #20]
 8007222:	2c00      	cmp	r4, #0
 8007224:	d098      	beq.n	8007158 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8007226:	201c      	movs	r0, #28
 8007228:	f007 fbf3 	bl	800ea12 <SX1276Read>
 800722c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007230:	47a0      	blx	r4
}
 8007232:	e791      	b.n	8007158 <SX1276OnDio2Irq+0x10>
 8007234:	200011b4 	.word	0x200011b4
 8007238:	20001080 	.word	0x20001080
 800723c:	20001084 	.word	0x20001084

08007240 <SX1276OnDio1Irq>:
{
 8007240:	b508      	push	{r3, lr}
    switch( SX1276.Settings.State )
 8007242:	4b4b      	ldr	r3, [pc, #300]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007244:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007248:	2b01      	cmp	r3, #1
 800724a:	d002      	beq.n	8007252 <SX1276OnDio1Irq+0x12>
 800724c:	2b02      	cmp	r3, #2
 800724e:	d062      	beq.n	8007316 <SX1276OnDio1Irq+0xd6>
}
 8007250:	bd08      	pop	{r3, pc}
            switch( SX1276.Settings.Modem )
 8007252:	4b47      	ldr	r3, [pc, #284]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007254:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007258:	b1cb      	cbz	r3, 800728e <SX1276OnDio1Irq+0x4e>
 800725a:	2b01      	cmp	r3, #1
 800725c:	d1f8      	bne.n	8007250 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 800725e:	f7ff fdbd 	bl	8006ddc <SX1276GetDio1PinState>
 8007262:	2800      	cmp	r0, #0
 8007264:	d0f4      	beq.n	8007250 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 8007266:	4843      	ldr	r0, [pc, #268]	; (8007374 <SX1276OnDio1Irq+0x134>)
 8007268:	f7ff fe80 	bl	8006f6c <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 800726c:	2180      	movs	r1, #128	; 0x80
 800726e:	2012      	movs	r0, #18
 8007270:	f007 fbc3 	bl	800e9fa <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8007274:	4b3e      	ldr	r3, [pc, #248]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007276:	2200      	movs	r2, #0
 8007278:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800727c:	4b3e      	ldr	r3, [pc, #248]	; (8007378 <SX1276OnDio1Irq+0x138>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d0e5      	beq.n	8007250 <SX1276OnDio1Irq+0x10>
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0e2      	beq.n	8007250 <SX1276OnDio1Irq+0x10>
                    RadioEvents->RxTimeout( );
 800728a:	4798      	blx	r3
 800728c:	e7e0      	b.n	8007250 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 0 )
 800728e:	f7ff fda5 	bl	8006ddc <SX1276GetDio1PinState>
 8007292:	2800      	cmp	r0, #0
 8007294:	d0dc      	beq.n	8007250 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutSyncWord );
 8007296:	4839      	ldr	r0, [pc, #228]	; (800737c <SX1276OnDio1Irq+0x13c>)
 8007298:	f7ff fe68 	bl	8006f6c <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 800729c:	4b34      	ldr	r3, [pc, #208]	; (8007370 <SX1276OnDio1Irq+0x130>)
 800729e:	f8b3 3116 	ldrh.w	r3, [r3, #278]	; 0x116
 80072a2:	b95b      	cbnz	r3, 80072bc <SX1276OnDio1Irq+0x7c>
 80072a4:	4b32      	ldr	r3, [pc, #200]	; (8007370 <SX1276OnDio1Irq+0x130>)
 80072a6:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 80072aa:	b93b      	cbnz	r3, 80072bc <SX1276OnDio1Irq+0x7c>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80072ac:	4b30      	ldr	r3, [pc, #192]	; (8007370 <SX1276OnDio1Irq+0x130>)
 80072ae:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80072b2:	b9eb      	cbnz	r3, 80072f0 <SX1276OnDio1Irq+0xb0>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80072b4:	2101      	movs	r1, #1
 80072b6:	4832      	ldr	r0, [pc, #200]	; (8007380 <SX1276OnDio1Irq+0x140>)
 80072b8:	f007 fb5f 	bl	800e97a <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80072bc:	4b2c      	ldr	r3, [pc, #176]	; (8007370 <SX1276OnDio1Irq+0x130>)
 80072be:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 80072c2:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 80072c6:	1a88      	subs	r0, r1, r2
 80072c8:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 80072cc:	4298      	cmp	r0, r3
 80072ce:	db16      	blt.n	80072fe <SX1276OnDio1Irq+0xbe>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80072d0:	1e59      	subs	r1, r3, #1
 80072d2:	b2c9      	uxtb	r1, r1
 80072d4:	482b      	ldr	r0, [pc, #172]	; (8007384 <SX1276OnDio1Irq+0x144>)
 80072d6:	4410      	add	r0, r2
 80072d8:	f007 fb4f 	bl	800e97a <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 80072dc:	4a24      	ldr	r2, [pc, #144]	; (8007370 <SX1276OnDio1Irq+0x130>)
 80072de:	f892 311a 	ldrb.w	r3, [r2, #282]	; 0x11a
 80072e2:	f8b2 1118 	ldrh.w	r1, [r2, #280]	; 0x118
 80072e6:	440b      	add	r3, r1
 80072e8:	3b01      	subs	r3, #1
 80072ea:	f8a2 3118 	strh.w	r3, [r2, #280]	; 0x118
 80072ee:	e7af      	b.n	8007250 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80072f0:	2032      	movs	r0, #50	; 0x32
 80072f2:	f007 fb8e 	bl	800ea12 <SX1276Read>
 80072f6:	4b1e      	ldr	r3, [pc, #120]	; (8007370 <SX1276OnDio1Irq+0x130>)
 80072f8:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 80072fc:	e7de      	b.n	80072bc <SX1276OnDio1Irq+0x7c>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80072fe:	1a89      	subs	r1, r1, r2
 8007300:	b2c9      	uxtb	r1, r1
 8007302:	4820      	ldr	r0, [pc, #128]	; (8007384 <SX1276OnDio1Irq+0x144>)
 8007304:	4410      	add	r0, r2
 8007306:	f007 fb38 	bl	800e97a <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800730a:	4b19      	ldr	r3, [pc, #100]	; (8007370 <SX1276OnDio1Irq+0x130>)
 800730c:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 8007310:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8007314:	e79c      	b.n	8007250 <SX1276OnDio1Irq+0x10>
            switch( SX1276.Settings.Modem )
 8007316:	4b16      	ldr	r3, [pc, #88]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007318:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d197      	bne.n	8007250 <SX1276OnDio1Irq+0x10>
                if( SX1276GetDio1PinState( ) == 1 )
 8007320:	f7ff fd5c 	bl	8006ddc <SX1276GetDio1PinState>
 8007324:	2801      	cmp	r0, #1
 8007326:	d093      	beq.n	8007250 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8007328:	4b11      	ldr	r3, [pc, #68]	; (8007370 <SX1276OnDio1Irq+0x130>)
 800732a:	f8b3 0116 	ldrh.w	r0, [r3, #278]	; 0x116
 800732e:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 8007332:	eba0 0c02 	sub.w	ip, r0, r2
 8007336:	f893 111b 	ldrb.w	r1, [r3, #283]	; 0x11b
 800733a:	458c      	cmp	ip, r1
 800733c:	dd0c      	ble.n	8007358 <SX1276OnDio1Irq+0x118>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 800733e:	4811      	ldr	r0, [pc, #68]	; (8007384 <SX1276OnDio1Irq+0x144>)
 8007340:	4410      	add	r0, r2
 8007342:	f007 fb21 	bl	800e988 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8007346:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007348:	f893 211b 	ldrb.w	r2, [r3, #283]	; 0x11b
 800734c:	f8b3 1118 	ldrh.w	r1, [r3, #280]	; 0x118
 8007350:	440a      	add	r2, r1
 8007352:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8007356:	e77b      	b.n	8007250 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8007358:	1a81      	subs	r1, r0, r2
 800735a:	b2c9      	uxtb	r1, r1
 800735c:	4809      	ldr	r0, [pc, #36]	; (8007384 <SX1276OnDio1Irq+0x144>)
 800735e:	4410      	add	r0, r2
 8007360:	f007 fb12 	bl	800e988 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8007364:	4b02      	ldr	r3, [pc, #8]	; (8007370 <SX1276OnDio1Irq+0x130>)
 8007366:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 800736a:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
}
 800736e:	e76f      	b.n	8007250 <SX1276OnDio1Irq+0x10>
 8007370:	200011b4 	.word	0x200011b4
 8007374:	2000109c 	.word	0x2000109c
 8007378:	20001080 	.word	0x20001080
 800737c:	20001084 	.word	0x20001084
 8007380:	200012ca 	.word	0x200012ca
 8007384:	200010b4 	.word	0x200010b4

08007388 <SX1276OnDio0Irq>:
{
 8007388:	b510      	push	{r4, lr}
 800738a:	b082      	sub	sp, #8
    volatile uint8_t irqFlags = 0;
 800738c:	2300      	movs	r3, #0
 800738e:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 8007392:	4bb1      	ldr	r3, [pc, #708]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007394:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007398:	2b01      	cmp	r3, #1
 800739a:	d004      	beq.n	80073a6 <SX1276OnDio0Irq+0x1e>
 800739c:	2b02      	cmp	r3, #2
 800739e:	f000 813f 	beq.w	8007620 <SX1276OnDio0Irq+0x298>
}
 80073a2:	b002      	add	sp, #8
 80073a4:	bd10      	pop	{r4, pc}
            switch( SX1276.Settings.Modem )
 80073a6:	4bac      	ldr	r3, [pc, #688]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80073a8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80073ac:	b343      	cbz	r3, 8007400 <SX1276OnDio0Irq+0x78>
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d1f7      	bne.n	80073a2 <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80073b2:	2140      	movs	r1, #64	; 0x40
 80073b4:	2012      	movs	r0, #18
 80073b6:	f007 fb20 	bl	800e9fa <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80073ba:	2012      	movs	r0, #18
 80073bc:	f007 fb29 	bl	800ea12 <SX1276Read>
 80073c0:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80073c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80073c8:	f013 0f20 	tst.w	r3, #32
 80073cc:	f000 80bd 	beq.w	800754a <SX1276OnDio0Irq+0x1c2>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80073d0:	2120      	movs	r1, #32
 80073d2:	2012      	movs	r0, #18
 80073d4:	f007 fb11 	bl	800e9fa <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80073d8:	4b9f      	ldr	r3, [pc, #636]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80073da:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80073de:	b91b      	cbnz	r3, 80073e8 <SX1276OnDio0Irq+0x60>
                            SX1276.Settings.State = RF_IDLE;
 80073e0:	4b9d      	ldr	r3, [pc, #628]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        TimerStop( &RxTimeoutTimer );
 80073e8:	489c      	ldr	r0, [pc, #624]	; (800765c <SX1276OnDio0Irq+0x2d4>)
 80073ea:	f7ff fdbf 	bl	8006f6c <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80073ee:	4b9c      	ldr	r3, [pc, #624]	; (8007660 <SX1276OnDio0Irq+0x2d8>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d0d5      	beq.n	80073a2 <SX1276OnDio0Irq+0x1a>
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0d2      	beq.n	80073a2 <SX1276OnDio0Irq+0x1a>
                            RadioEvents->RxError( );
 80073fc:	4798      	blx	r3
 80073fe:	e7d0      	b.n	80073a2 <SX1276OnDio0Irq+0x1a>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8007400:	4b95      	ldr	r3, [pc, #596]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007402:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8007406:	bb0b      	cbnz	r3, 800744c <SX1276OnDio0Irq+0xc4>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8007408:	4b93      	ldr	r3, [pc, #588]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800740a:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 800740e:	2900      	cmp	r1, #0
 8007410:	d15e      	bne.n	80074d0 <SX1276OnDio0Irq+0x148>
 8007412:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8007416:	2b00      	cmp	r3, #0
 8007418:	d15a      	bne.n	80074d0 <SX1276OnDio0Irq+0x148>
                    if( SX1276.Settings.Fsk.FixLen == false )
 800741a:	4b8f      	ldr	r3, [pc, #572]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800741c:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8007420:	2b00      	cmp	r3, #0
 8007422:	d14e      	bne.n	80074c2 <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8007424:	2101      	movs	r1, #1
 8007426:	488f      	ldr	r0, [pc, #572]	; (8007664 <SX1276OnDio0Irq+0x2dc>)
 8007428:	f007 faa7 	bl	800e97a <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800742c:	4c8a      	ldr	r4, [pc, #552]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800742e:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8007432:	f8b4 1116 	ldrh.w	r1, [r4, #278]	; 0x116
 8007436:	1ac9      	subs	r1, r1, r3
 8007438:	b2c9      	uxtb	r1, r1
 800743a:	488b      	ldr	r0, [pc, #556]	; (8007668 <SX1276OnDio0Irq+0x2e0>)
 800743c:	4418      	add	r0, r3
 800743e:	f007 fa9c 	bl	800e97a <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8007442:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8007446:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 800744a:	e04e      	b.n	80074ea <SX1276OnDio0Irq+0x162>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 800744c:	203f      	movs	r0, #63	; 0x3f
 800744e:	f007 fae0 	bl	800ea12 <SX1276Read>
 8007452:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8007456:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800745a:	f013 0f02 	tst.w	r3, #2
 800745e:	d1d3      	bne.n	8007408 <SX1276OnDio0Irq+0x80>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8007460:	210b      	movs	r1, #11
 8007462:	203e      	movs	r0, #62	; 0x3e
 8007464:	f007 fac9 	bl	800e9fa <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8007468:	2110      	movs	r1, #16
 800746a:	203f      	movs	r0, #63	; 0x3f
 800746c:	f007 fac5 	bl	800e9fa <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8007470:	487a      	ldr	r0, [pc, #488]	; (800765c <SX1276OnDio0Irq+0x2d4>)
 8007472:	f7ff fd7b 	bl	8006f6c <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8007476:	4b78      	ldr	r3, [pc, #480]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007478:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 800747c:	b9bb      	cbnz	r3, 80074ae <SX1276OnDio0Irq+0x126>
                            TimerStop( &RxTimeoutSyncWord );
 800747e:	487b      	ldr	r0, [pc, #492]	; (800766c <SX1276OnDio0Irq+0x2e4>)
 8007480:	f7ff fd74 	bl	8006f6c <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8007484:	4b74      	ldr	r3, [pc, #464]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007486:	2200      	movs	r2, #0
 8007488:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800748c:	4b74      	ldr	r3, [pc, #464]	; (8007660 <SX1276OnDio0Irq+0x2d8>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	b113      	cbz	r3, 8007498 <SX1276OnDio0Irq+0x110>
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	b103      	cbz	r3, 8007498 <SX1276OnDio0Irq+0x110>
                            RadioEvents->RxError( );
 8007496:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8007498:	4b6f      	ldr	r3, [pc, #444]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800749a:	2200      	movs	r2, #0
 800749c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80074a0:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80074a4:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = 0;
 80074a8:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                        break;
 80074ac:	e779      	b.n	80073a2 <SX1276OnDio0Irq+0x1a>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80074ae:	200d      	movs	r0, #13
 80074b0:	f007 faaf 	bl	800ea12 <SX1276Read>
 80074b4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80074b8:	b2c9      	uxtb	r1, r1
 80074ba:	200d      	movs	r0, #13
 80074bc:	f007 fa9d 	bl	800e9fa <SX1276Write>
 80074c0:	e7e4      	b.n	800748c <SX1276OnDio0Irq+0x104>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80074c2:	2032      	movs	r0, #50	; 0x32
 80074c4:	f007 faa5 	bl	800ea12 <SX1276Read>
 80074c8:	4b63      	ldr	r3, [pc, #396]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80074ca:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 80074ce:	e7ad      	b.n	800742c <SX1276OnDio0Irq+0xa4>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80074d0:	4c61      	ldr	r4, [pc, #388]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80074d2:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 80074d6:	1ac9      	subs	r1, r1, r3
 80074d8:	b2c9      	uxtb	r1, r1
 80074da:	4863      	ldr	r0, [pc, #396]	; (8007668 <SX1276OnDio0Irq+0x2e0>)
 80074dc:	4418      	add	r0, r3
 80074de:	f007 fa4c 	bl	800e97a <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80074e2:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 80074e6:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                TimerStop( &RxTimeoutTimer );
 80074ea:	485c      	ldr	r0, [pc, #368]	; (800765c <SX1276OnDio0Irq+0x2d4>)
 80074ec:	f7ff fd3e 	bl	8006f6c <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 80074f0:	4b59      	ldr	r3, [pc, #356]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80074f2:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80074f6:	b9f3      	cbnz	r3, 8007536 <SX1276OnDio0Irq+0x1ae>
                    SX1276.Settings.State = RF_IDLE;
 80074f8:	4b57      	ldr	r3, [pc, #348]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                    TimerStop( &RxTimeoutSyncWord );
 8007500:	485a      	ldr	r0, [pc, #360]	; (800766c <SX1276OnDio0Irq+0x2e4>)
 8007502:	f7ff fd33 	bl	8006f6c <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8007506:	4b56      	ldr	r3, [pc, #344]	; (8007660 <SX1276OnDio0Irq+0x2d8>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	b14b      	cbz	r3, 8007520 <SX1276OnDio0Irq+0x198>
 800750c:	689c      	ldr	r4, [r3, #8]
 800750e:	b13c      	cbz	r4, 8007520 <SX1276OnDio0Irq+0x198>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8007510:	4951      	ldr	r1, [pc, #324]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007512:	2300      	movs	r3, #0
 8007514:	f991 210e 	ldrsb.w	r2, [r1, #270]	; 0x10e
 8007518:	f8b1 1116 	ldrh.w	r1, [r1, #278]	; 0x116
 800751c:	4852      	ldr	r0, [pc, #328]	; (8007668 <SX1276OnDio0Irq+0x2e0>)
 800751e:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8007520:	4b4d      	ldr	r3, [pc, #308]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007522:	2200      	movs	r2, #0
 8007524:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8007528:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800752c:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                SX1276.Settings.FskPacketHandler.Size = 0;
 8007530:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                break;
 8007534:	e735      	b.n	80073a2 <SX1276OnDio0Irq+0x1a>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8007536:	200d      	movs	r0, #13
 8007538:	f007 fa6b 	bl	800ea12 <SX1276Read>
 800753c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8007540:	b2c9      	uxtb	r1, r1
 8007542:	200d      	movs	r0, #13
 8007544:	f007 fa59 	bl	800e9fa <SX1276Write>
 8007548:	e7dd      	b.n	8007506 <SX1276OnDio0Irq+0x17e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 800754a:	2019      	movs	r0, #25
 800754c:	f007 fa61 	bl	800ea12 <SX1276Read>
 8007550:	b243      	sxtb	r3, r0
 8007552:	3302      	adds	r3, #2
 8007554:	109b      	asrs	r3, r3, #2
 8007556:	4c40      	ldr	r4, [pc, #256]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007558:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 800755c:	201a      	movs	r0, #26
 800755e:	f007 fa58 	bl	800ea12 <SX1276Read>
 8007562:	b203      	sxth	r3, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8007564:	f994 213c 	ldrsb.w	r2, [r4, #316]	; 0x13c
 8007568:	2a00      	cmp	r2, #0
 800756a:	db39      	blt.n	80075e0 <SX1276OnDio0Irq+0x258>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 800756c:	4a3a      	ldr	r2, [pc, #232]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800756e:	f8d2 10e4 	ldr.w	r1, [r2, #228]	; 0xe4
 8007572:	4a3f      	ldr	r2, [pc, #252]	; (8007670 <SX1276OnDio0Irq+0x2e8>)
 8007574:	4291      	cmp	r1, r2
 8007576:	d94c      	bls.n	8007612 <SX1276OnDio0Irq+0x28a>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8007578:	eb00 1023 	add.w	r0, r0, r3, asr #4
 800757c:	389d      	subs	r0, #157	; 0x9d
 800757e:	4b36      	ldr	r3, [pc, #216]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007580:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8007584:	2013      	movs	r0, #19
 8007586:	f007 fa44 	bl	800ea12 <SX1276Read>
 800758a:	4c33      	ldr	r4, [pc, #204]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800758c:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8007590:	2010      	movs	r0, #16
 8007592:	f007 fa3e 	bl	800ea12 <SX1276Read>
 8007596:	4601      	mov	r1, r0
 8007598:	200d      	movs	r0, #13
 800759a:	f007 fa2e 	bl	800e9fa <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 800759e:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 80075a2:	4831      	ldr	r0, [pc, #196]	; (8007668 <SX1276OnDio0Irq+0x2e0>)
 80075a4:	f007 f9e9 	bl	800e97a <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80075a8:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 80075ac:	b913      	cbnz	r3, 80075b4 <SX1276OnDio0Irq+0x22c>
                        SX1276.Settings.State = RF_IDLE;
 80075ae:	2200      	movs	r2, #0
 80075b0:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutTimer );
 80075b4:	4829      	ldr	r0, [pc, #164]	; (800765c <SX1276OnDio0Irq+0x2d4>)
 80075b6:	f7ff fcd9 	bl	8006f6c <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80075ba:	4b29      	ldr	r3, [pc, #164]	; (8007660 <SX1276OnDio0Irq+0x2d8>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f43f aeef 	beq.w	80073a2 <SX1276OnDio0Irq+0x1a>
 80075c4:	689c      	ldr	r4, [r3, #8]
 80075c6:	2c00      	cmp	r4, #0
 80075c8:	f43f aeeb 	beq.w	80073a2 <SX1276OnDio0Irq+0x1a>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 80075cc:	4922      	ldr	r1, [pc, #136]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80075ce:	f991 313c 	ldrsb.w	r3, [r1, #316]	; 0x13c
 80075d2:	f9b1 213e 	ldrsh.w	r2, [r1, #318]	; 0x13e
 80075d6:	f891 1140 	ldrb.w	r1, [r1, #320]	; 0x140
 80075da:	4823      	ldr	r0, [pc, #140]	; (8007668 <SX1276OnDio0Irq+0x2e0>)
 80075dc:	47a0      	blx	r4
 80075de:	e6e0      	b.n	80073a2 <SX1276OnDio0Irq+0x1a>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80075e0:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 80075e4:	4922      	ldr	r1, [pc, #136]	; (8007670 <SX1276OnDio0Irq+0x2e8>)
 80075e6:	428c      	cmp	r4, r1
 80075e8:	d909      	bls.n	80075fe <SX1276OnDio0Irq+0x276>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80075ea:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 80075ee:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80075f0:	fa12 f383 	uxtah	r3, r2, r3
 80075f4:	3b9d      	subs	r3, #157	; 0x9d
 80075f6:	4a18      	ldr	r2, [pc, #96]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 80075f8:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 80075fc:	e7c2      	b.n	8007584 <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80075fe:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 8007602:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8007604:	fa12 f383 	uxtah	r3, r2, r3
 8007608:	3ba4      	subs	r3, #164	; 0xa4
 800760a:	4a13      	ldr	r2, [pc, #76]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800760c:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 8007610:	e7b8      	b.n	8007584 <SX1276OnDio0Irq+0x1fc>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8007612:	eb00 1023 	add.w	r0, r0, r3, asr #4
 8007616:	38a4      	subs	r0, #164	; 0xa4
 8007618:	4b0f      	ldr	r3, [pc, #60]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 800761a:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
 800761e:	e7b1      	b.n	8007584 <SX1276OnDio0Irq+0x1fc>
            TimerStop( &TxTimeoutTimer );
 8007620:	4814      	ldr	r0, [pc, #80]	; (8007674 <SX1276OnDio0Irq+0x2ec>)
 8007622:	f7ff fca3 	bl	8006f6c <TimerStop>
            switch( SX1276.Settings.Modem )
 8007626:	4b0c      	ldr	r3, [pc, #48]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007628:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800762c:	2b01      	cmp	r3, #1
 800762e:	d00e      	beq.n	800764e <SX1276OnDio0Irq+0x2c6>
                SX1276.Settings.State = RF_IDLE;
 8007630:	4b09      	ldr	r3, [pc, #36]	; (8007658 <SX1276OnDio0Irq+0x2d0>)
 8007632:	2200      	movs	r2, #0
 8007634:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8007638:	4b09      	ldr	r3, [pc, #36]	; (8007660 <SX1276OnDio0Irq+0x2d8>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	f43f aeb0 	beq.w	80073a2 <SX1276OnDio0Irq+0x1a>
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	f43f aeac 	beq.w	80073a2 <SX1276OnDio0Irq+0x1a>
                    RadioEvents->TxDone( );
 800764a:	4798      	blx	r3
}
 800764c:	e6a9      	b.n	80073a2 <SX1276OnDio0Irq+0x1a>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 800764e:	2108      	movs	r1, #8
 8007650:	2012      	movs	r0, #18
 8007652:	f007 f9d2 	bl	800e9fa <SX1276Write>
 8007656:	e7eb      	b.n	8007630 <SX1276OnDio0Irq+0x2a8>
 8007658:	200011b4 	.word	0x200011b4
 800765c:	2000109c 	.word	0x2000109c
 8007660:	20001080 	.word	0x20001080
 8007664:	200012ca 	.word	0x200012ca
 8007668:	200010b4 	.word	0x200010b4
 800766c:	20001084 	.word	0x20001084
 8007670:	1f4add40 	.word	0x1f4add40
 8007674:	200012f8 	.word	0x200012f8

08007678 <RxChainCalibration>:
{
 8007678:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 800767a:	2009      	movs	r0, #9
 800767c:	f007 f9c9 	bl	800ea12 <SX1276Read>
 8007680:	4605      	mov	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8007682:	2006      	movs	r0, #6
 8007684:	f007 f9c5 	bl	800ea12 <SX1276Read>
 8007688:	0404      	lsls	r4, r0, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 800768a:	2007      	movs	r0, #7
 800768c:	f007 f9c1 	bl	800ea12 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8007690:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 8007694:	2008      	movs	r0, #8
 8007696:	f007 f9bc 	bl	800ea12 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800769a:	4320      	orrs	r0, r4
 800769c:	f007 f900 	bl	800e8a0 <SX1276ConvertPllStepToFreqInHz>
 80076a0:	4604      	mov	r4, r0
    SX1276Write( REG_PACONFIG, 0x00 );
 80076a2:	2100      	movs	r1, #0
 80076a4:	2009      	movs	r0, #9
 80076a6:	f007 f9a8 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80076aa:	203b      	movs	r0, #59	; 0x3b
 80076ac:	f007 f9b1 	bl	800ea12 <SX1276Read>
 80076b0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80076b4:	b2c9      	uxtb	r1, r1
 80076b6:	203b      	movs	r0, #59	; 0x3b
 80076b8:	f007 f99f 	bl	800e9fa <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80076bc:	203b      	movs	r0, #59	; 0x3b
 80076be:	f007 f9a8 	bl	800ea12 <SX1276Read>
 80076c2:	f010 0f20 	tst.w	r0, #32
 80076c6:	d1f9      	bne.n	80076bc <RxChainCalibration+0x44>
    SX1276SetChannel( 868000000 );
 80076c8:	480c      	ldr	r0, [pc, #48]	; (80076fc <RxChainCalibration+0x84>)
 80076ca:	f7ff fcf5 	bl	80070b8 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80076ce:	203b      	movs	r0, #59	; 0x3b
 80076d0:	f007 f99f 	bl	800ea12 <SX1276Read>
 80076d4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80076d8:	b2c9      	uxtb	r1, r1
 80076da:	203b      	movs	r0, #59	; 0x3b
 80076dc:	f007 f98d 	bl	800e9fa <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80076e0:	203b      	movs	r0, #59	; 0x3b
 80076e2:	f007 f996 	bl	800ea12 <SX1276Read>
 80076e6:	f010 0f20 	tst.w	r0, #32
 80076ea:	d1f9      	bne.n	80076e0 <RxChainCalibration+0x68>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80076ec:	4629      	mov	r1, r5
 80076ee:	2009      	movs	r0, #9
 80076f0:	f007 f983 	bl	800e9fa <SX1276Write>
    SX1276SetChannel( initialFreq );
 80076f4:	4620      	mov	r0, r4
 80076f6:	f7ff fcdf 	bl	80070b8 <SX1276SetChannel>
}
 80076fa:	bd38      	pop	{r3, r4, r5, pc}
 80076fc:	33bca100 	.word	0x33bca100

08007700 <SX1276SetSleep>:
{
 8007700:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8007702:	480a      	ldr	r0, [pc, #40]	; (800772c <SX1276SetSleep+0x2c>)
 8007704:	f7ff fc32 	bl	8006f6c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8007708:	4809      	ldr	r0, [pc, #36]	; (8007730 <SX1276SetSleep+0x30>)
 800770a:	f7ff fc2f 	bl	8006f6c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 800770e:	4809      	ldr	r0, [pc, #36]	; (8007734 <SX1276SetSleep+0x34>)
 8007710:	f7ff fc2c 	bl	8006f6c <TimerStop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007714:	2000      	movs	r0, #0
 8007716:	f007 f988 	bl	800ea2a <SX1276SetOpMode>
    SX1276SetBoardTcxo( false );
 800771a:	2000      	movs	r0, #0
 800771c:	f007 f859 	bl	800e7d2 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 8007720:	4b05      	ldr	r3, [pc, #20]	; (8007738 <SX1276SetSleep+0x38>)
 8007722:	2200      	movs	r2, #0
 8007724:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8007728:	bd08      	pop	{r3, pc}
 800772a:	bf00      	nop
 800772c:	2000109c 	.word	0x2000109c
 8007730:	200012f8 	.word	0x200012f8
 8007734:	20001084 	.word	0x20001084
 8007738:	200011b4 	.word	0x200011b4

0800773c <SX1276SetStby>:
{
 800773c:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 800773e:	4808      	ldr	r0, [pc, #32]	; (8007760 <SX1276SetStby+0x24>)
 8007740:	f7ff fc14 	bl	8006f6c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8007744:	4807      	ldr	r0, [pc, #28]	; (8007764 <SX1276SetStby+0x28>)
 8007746:	f7ff fc11 	bl	8006f6c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 800774a:	4807      	ldr	r0, [pc, #28]	; (8007768 <SX1276SetStby+0x2c>)
 800774c:	f7ff fc0e 	bl	8006f6c <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8007750:	2001      	movs	r0, #1
 8007752:	f007 f96a 	bl	800ea2a <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8007756:	4b05      	ldr	r3, [pc, #20]	; (800776c <SX1276SetStby+0x30>)
 8007758:	2200      	movs	r2, #0
 800775a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 800775e:	bd08      	pop	{r3, pc}
 8007760:	2000109c 	.word	0x2000109c
 8007764:	200012f8 	.word	0x200012f8
 8007768:	20001084 	.word	0x20001084
 800776c:	200011b4 	.word	0x200011b4

08007770 <SX1276SetTx>:
{
 8007770:	b510      	push	{r4, lr}
 8007772:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8007774:	4829      	ldr	r0, [pc, #164]	; (800781c <SX1276SetTx+0xac>)
 8007776:	f7ff fbf9 	bl	8006f6c <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 800777a:	4621      	mov	r1, r4
 800777c:	4828      	ldr	r0, [pc, #160]	; (8007820 <SX1276SetTx+0xb0>)
 800777e:	f007 f864 	bl	800e84a <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8007782:	4b28      	ldr	r3, [pc, #160]	; (8007824 <SX1276SetTx+0xb4>)
 8007784:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007788:	b163      	cbz	r3, 80077a4 <SX1276SetTx+0x34>
 800778a:	2b01      	cmp	r3, #1
 800778c:	d023      	beq.n	80077d6 <SX1276SetTx+0x66>
    SX1276.Settings.State = RF_TX_RUNNING;
 800778e:	4b25      	ldr	r3, [pc, #148]	; (8007824 <SX1276SetTx+0xb4>)
 8007790:	2202      	movs	r2, #2
 8007792:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8007796:	4822      	ldr	r0, [pc, #136]	; (8007820 <SX1276SetTx+0xb0>)
 8007798:	f7ff fb6e 	bl	8006e78 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800779c:	2003      	movs	r0, #3
 800779e:	f007 f944 	bl	800ea2a <SX1276SetOpMode>
}
 80077a2:	bd10      	pop	{r4, pc}
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80077a4:	2040      	movs	r0, #64	; 0x40
 80077a6:	f007 f934 	bl	800ea12 <SX1276Read>
 80077aa:	f000 0103 	and.w	r1, r0, #3
 80077ae:	2040      	movs	r0, #64	; 0x40
 80077b0:	f007 f923 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80077b4:	2041      	movs	r0, #65	; 0x41
 80077b6:	f007 f92c 	bl	800ea12 <SX1276Read>
 80077ba:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 80077be:	2041      	movs	r0, #65	; 0x41
 80077c0:	f007 f91b 	bl	800e9fa <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80077c4:	2035      	movs	r0, #53	; 0x35
 80077c6:	f007 f924 	bl	800ea12 <SX1276Read>
 80077ca:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80077ce:	4b15      	ldr	r3, [pc, #84]	; (8007824 <SX1276SetTx+0xb4>)
 80077d0:	f883 011a 	strb.w	r0, [r3, #282]	; 0x11a
        break;
 80077d4:	e7db      	b.n	800778e <SX1276SetTx+0x1e>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80077d6:	4b13      	ldr	r3, [pc, #76]	; (8007824 <SX1276SetTx+0xb4>)
 80077d8:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 80077dc:	b173      	cbz	r3, 80077fc <SX1276SetTx+0x8c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80077de:	21f5      	movs	r1, #245	; 0xf5
 80077e0:	2011      	movs	r0, #17
 80077e2:	f007 f90a 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 80077e6:	2040      	movs	r0, #64	; 0x40
 80077e8:	f007 f913 	bl	800ea12 <SX1276Read>
 80077ec:	f000 0133 	and.w	r1, r0, #51	; 0x33
 80077f0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80077f4:	2040      	movs	r0, #64	; 0x40
 80077f6:	f007 f900 	bl	800e9fa <SX1276Write>
 80077fa:	e7c8      	b.n	800778e <SX1276SetTx+0x1e>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80077fc:	21f7      	movs	r1, #247	; 0xf7
 80077fe:	2011      	movs	r0, #17
 8007800:	f007 f8fb 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8007804:	2040      	movs	r0, #64	; 0x40
 8007806:	f007 f904 	bl	800ea12 <SX1276Read>
 800780a:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 800780e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007812:	2040      	movs	r0, #64	; 0x40
 8007814:	f007 f8f1 	bl	800e9fa <SX1276Write>
 8007818:	e7b9      	b.n	800778e <SX1276SetTx+0x1e>
 800781a:	bf00      	nop
 800781c:	2000109c 	.word	0x2000109c
 8007820:	200012f8 	.word	0x200012f8
 8007824:	200011b4 	.word	0x200011b4

08007828 <SX1276Send>:
{
 8007828:	b530      	push	{r4, r5, lr}
 800782a:	b083      	sub	sp, #12
 800782c:	4604      	mov	r4, r0
 800782e:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8007832:	4b44      	ldr	r3, [pc, #272]	; (8007944 <SX1276Send+0x11c>)
 8007834:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007838:	b133      	cbz	r3, 8007848 <SX1276Send+0x20>
 800783a:	2b01      	cmp	r3, #1
 800783c:	d03a      	beq.n	80078b4 <SX1276Send+0x8c>
 800783e:	2000      	movs	r0, #0
    SX1276SetTx( txTimeout );
 8007840:	f7ff ff96 	bl	8007770 <SX1276SetTx>
}
 8007844:	b003      	add	sp, #12
 8007846:	bd30      	pop	{r4, r5, pc}
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8007848:	4b3e      	ldr	r3, [pc, #248]	; (8007944 <SX1276Send+0x11c>)
 800784a:	2200      	movs	r2, #0
 800784c:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = size;
 8007850:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8007854:	f8a3 1116 	strh.w	r1, [r3, #278]	; 0x116
            if( SX1276.Settings.Fsk.FixLen == false )
 8007858:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800785c:	b9eb      	cbnz	r3, 800789a <SX1276Send+0x72>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 800785e:	2101      	movs	r1, #1
 8007860:	f10d 0007 	add.w	r0, sp, #7
 8007864:	f007 f890 	bl	800e988 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8007868:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800786c:	1e53      	subs	r3, r2, #1
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b3f      	cmp	r3, #63	; 0x3f
 8007872:	d816      	bhi.n	80078a2 <SX1276Send+0x7a>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8007874:	4b33      	ldr	r3, [pc, #204]	; (8007944 <SX1276Send+0x11c>)
 8007876:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 800787a:	4d32      	ldr	r5, [pc, #200]	; (8007944 <SX1276Send+0x11c>)
 800787c:	f895 111b 	ldrb.w	r1, [r5, #283]	; 0x11b
 8007880:	4620      	mov	r0, r4
 8007882:	f007 f881 	bl	800e988 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8007886:	f895 311b 	ldrb.w	r3, [r5, #283]	; 0x11b
 800788a:	f8b5 2118 	ldrh.w	r2, [r5, #280]	; 0x118
 800788e:	4413      	add	r3, r2
 8007890:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8007894:	f8d5 0104 	ldr.w	r0, [r5, #260]	; 0x104
        break;
 8007898:	e7d2      	b.n	8007840 <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 800789a:	2032      	movs	r0, #50	; 0x32
 800789c:	f007 f8ad 	bl	800e9fa <SX1276Write>
 80078a0:	e7e2      	b.n	8007868 <SX1276Send+0x40>
                memcpy1( RxTxBuffer, buffer, size );
 80078a2:	4621      	mov	r1, r4
 80078a4:	4828      	ldr	r0, [pc, #160]	; (8007948 <SX1276Send+0x120>)
 80078a6:	f006 ffa6 	bl	800e7f6 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80078aa:	4b26      	ldr	r3, [pc, #152]	; (8007944 <SX1276Send+0x11c>)
 80078ac:	2220      	movs	r2, #32
 80078ae:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 80078b2:	e7e2      	b.n	800787a <SX1276Send+0x52>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80078b4:	4b23      	ldr	r3, [pc, #140]	; (8007944 <SX1276Send+0x11c>)
 80078b6:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 80078ba:	b353      	cbz	r3, 8007912 <SX1276Send+0xea>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80078bc:	2033      	movs	r0, #51	; 0x33
 80078be:	f007 f8a8 	bl	800ea12 <SX1276Read>
 80078c2:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80078c6:	2033      	movs	r0, #51	; 0x33
 80078c8:	f007 f897 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80078cc:	2119      	movs	r1, #25
 80078ce:	203b      	movs	r0, #59	; 0x3b
 80078d0:	f007 f893 	bl	800e9fa <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 80078d4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80078d8:	4b1a      	ldr	r3, [pc, #104]	; (8007944 <SX1276Send+0x11c>)
 80078da:	f883 1140 	strb.w	r1, [r3, #320]	; 0x140
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 80078de:	2022      	movs	r0, #34	; 0x22
 80078e0:	f007 f88b 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 80078e4:	2100      	movs	r1, #0
 80078e6:	200e      	movs	r0, #14
 80078e8:	f007 f887 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80078ec:	2100      	movs	r1, #0
 80078ee:	200d      	movs	r0, #13
 80078f0:	f007 f883 	bl	800e9fa <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80078f4:	2001      	movs	r0, #1
 80078f6:	f007 f88c 	bl	800ea12 <SX1276Read>
 80078fa:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 80078fe:	d01a      	beq.n	8007936 <SX1276Send+0x10e>
            SX1276WriteFifo( buffer, size );
 8007900:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8007904:	4620      	mov	r0, r4
 8007906:	f007 f83f 	bl	800e988 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 800790a:	4b0e      	ldr	r3, [pc, #56]	; (8007944 <SX1276Send+0x11c>)
 800790c:	f8d3 0134 	ldr.w	r0, [r3, #308]	; 0x134
        break;
 8007910:	e796      	b.n	8007840 <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8007912:	2033      	movs	r0, #51	; 0x33
 8007914:	f007 f87d 	bl	800ea12 <SX1276Read>
 8007918:	b241      	sxtb	r1, r0
 800791a:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 800791e:	f041 0101 	orr.w	r1, r1, #1
 8007922:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 8007926:	2033      	movs	r0, #51	; 0x33
 8007928:	f007 f867 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800792c:	211d      	movs	r1, #29
 800792e:	203b      	movs	r0, #59	; 0x3b
 8007930:	f007 f863 	bl	800e9fa <SX1276Write>
 8007934:	e7ce      	b.n	80078d4 <SX1276Send+0xac>
                SX1276SetStby( );
 8007936:	f7ff ff01 	bl	800773c <SX1276SetStby>
                DelayMs( 1 );
 800793a:	2001      	movs	r0, #1
 800793c:	f006 ffac 	bl	800e898 <DelayMs>
 8007940:	e7de      	b.n	8007900 <SX1276Send+0xd8>
 8007942:	bf00      	nop
 8007944:	200011b4 	.word	0x200011b4
 8007948:	200010b4 	.word	0x200010b4

0800794c <SX1276SetRx>:
{
 800794c:	b570      	push	{r4, r5, r6, lr}
 800794e:	4604      	mov	r4, r0
    TimerStop( &TxTimeoutTimer );
 8007950:	489d      	ldr	r0, [pc, #628]	; (8007bc8 <SX1276SetRx+0x27c>)
 8007952:	f7ff fb0b 	bl	8006f6c <TimerStop>
    switch( SX1276.Settings.Modem )
 8007956:	4b9d      	ldr	r3, [pc, #628]	; (8007bcc <SX1276SetRx+0x280>)
 8007958:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800795c:	b1e3      	cbz	r3, 8007998 <SX1276SetRx+0x4c>
 800795e:	2b01      	cmp	r3, #1
 8007960:	d045      	beq.n	80079ee <SX1276SetRx+0xa2>
 8007962:	2600      	movs	r6, #0
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 8007964:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007968:	2100      	movs	r1, #0
 800796a:	4899      	ldr	r0, [pc, #612]	; (8007bd0 <SX1276SetRx+0x284>)
 800796c:	f007 fe9c 	bl	800f6a8 <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8007970:	4b96      	ldr	r3, [pc, #600]	; (8007bcc <SX1276SetRx+0x280>)
 8007972:	2201      	movs	r2, #1
 8007974:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    if( timeout != 0 )
 8007978:	2c00      	cmp	r4, #0
 800797a:	f040 8107 	bne.w	8007b8c <SX1276SetRx+0x240>
    if( SX1276.Settings.Modem == MODEM_FSK )
 800797e:	4b93      	ldr	r3, [pc, #588]	; (8007bcc <SX1276SetRx+0x280>)
 8007980:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 810a 	beq.w	8007b9e <SX1276SetRx+0x252>
        if( rxContinuous == true )
 800798a:	2e00      	cmp	r6, #0
 800798c:	f000 8118 	beq.w	8007bc0 <SX1276SetRx+0x274>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8007990:	2005      	movs	r0, #5
 8007992:	f007 f84a 	bl	800ea2a <SX1276SetOpMode>
}
 8007996:	bd70      	pop	{r4, r5, r6, pc}
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8007998:	4d8c      	ldr	r5, [pc, #560]	; (8007bcc <SX1276SetRx+0x280>)
 800799a:	f895 6102 	ldrb.w	r6, [r5, #258]	; 0x102
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800799e:	2040      	movs	r0, #64	; 0x40
 80079a0:	f007 f837 	bl	800ea12 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 80079a4:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80079a8:	f041 010c 	orr.w	r1, r1, #12
 80079ac:	2040      	movs	r0, #64	; 0x40
 80079ae:	f007 f824 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80079b2:	2041      	movs	r0, #65	; 0x41
 80079b4:	f007 f82d 	bl	800ea12 <SX1276Read>
 80079b8:	f060 013e 	orn	r1, r0, #62	; 0x3e
 80079bc:	b2c9      	uxtb	r1, r1
 80079be:	2041      	movs	r0, #65	; 0x41
 80079c0:	f007 f81b 	bl	800e9fa <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80079c4:	2035      	movs	r0, #53	; 0x35
 80079c6:	f007 f824 	bl	800ea12 <SX1276Read>
 80079ca:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80079ce:	f885 011a 	strb.w	r0, [r5, #282]	; 0x11a
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 80079d2:	211e      	movs	r1, #30
 80079d4:	200d      	movs	r0, #13
 80079d6:	f007 f810 	bl	800e9fa <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80079da:	2300      	movs	r3, #0
 80079dc:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80079e0:	f885 310d 	strb.w	r3, [r5, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80079e4:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 80079e8:	f8a5 3116 	strh.w	r3, [r5, #278]	; 0x116
        break;
 80079ec:	e7ba      	b.n	8007964 <SX1276SetRx+0x18>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80079ee:	4b77      	ldr	r3, [pc, #476]	; (8007bcc <SX1276SetRx+0x280>)
 80079f0:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 80079f4:	b353      	cbz	r3, 8007a4c <SX1276SetRx+0x100>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80079f6:	2033      	movs	r0, #51	; 0x33
 80079f8:	f007 f80b 	bl	800ea12 <SX1276Read>
 80079fc:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8007a00:	b2c9      	uxtb	r1, r1
 8007a02:	2033      	movs	r0, #51	; 0x33
 8007a04:	f006 fff9 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8007a08:	2119      	movs	r1, #25
 8007a0a:	203b      	movs	r0, #59	; 0x3b
 8007a0c:	f006 fff5 	bl	800e9fa <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8007a10:	4b6e      	ldr	r3, [pc, #440]	; (8007bcc <SX1276SetRx+0x280>)
 8007a12:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8007a16:	2b08      	cmp	r3, #8
 8007a18:	f200 8087 	bhi.w	8007b2a <SX1276SetRx+0x1de>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8007a1c:	2031      	movs	r0, #49	; 0x31
 8007a1e:	f006 fff8 	bl	800ea12 <SX1276Read>
 8007a22:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8007a26:	2031      	movs	r0, #49	; 0x31
 8007a28:	f006 ffe7 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	2030      	movs	r0, #48	; 0x30
 8007a30:	f006 ffe3 	bl	800e9fa <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8007a34:	4b65      	ldr	r3, [pc, #404]	; (8007bcc <SX1276SetRx+0x280>)
 8007a36:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8007a3a:	2b08      	cmp	r3, #8
 8007a3c:	d87e      	bhi.n	8007b3c <SX1276SetRx+0x1f0>
 8007a3e:	e8df f003 	tbb	[pc, r3]
 8007a42:	2417      	.short	0x2417
 8007a44:	584b3e31 	.word	0x584b3e31
 8007a48:	6a65      	.short	0x6a65
 8007a4a:	6f          	.byte	0x6f
 8007a4b:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8007a4c:	2033      	movs	r0, #51	; 0x33
 8007a4e:	f006 ffe0 	bl	800ea12 <SX1276Read>
 8007a52:	b241      	sxtb	r1, r0
 8007a54:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 8007a58:	f041 0101 	orr.w	r1, r1, #1
 8007a5c:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 8007a60:	2033      	movs	r0, #51	; 0x33
 8007a62:	f006 ffca 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8007a66:	211d      	movs	r1, #29
 8007a68:	203b      	movs	r0, #59	; 0x3b
 8007a6a:	f006 ffc6 	bl	800e9fa <SX1276Write>
 8007a6e:	e7cf      	b.n	8007a10 <SX1276SetRx+0xc4>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8007a70:	2148      	movs	r1, #72	; 0x48
 8007a72:	202f      	movs	r0, #47	; 0x2f
 8007a74:	f006 ffc1 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8007a78:	4b54      	ldr	r3, [pc, #336]	; (8007bcc <SX1276SetRx+0x280>)
 8007a7a:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007a7e:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 8007a82:	3002      	adds	r0, #2
 8007a84:	f7ff fb18 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007a88:	e058      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007a8a:	2144      	movs	r1, #68	; 0x44
 8007a8c:	202f      	movs	r0, #47	; 0x2f
 8007a8e:	f006 ffb4 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8007a92:	4b4e      	ldr	r3, [pc, #312]	; (8007bcc <SX1276SetRx+0x280>)
 8007a94:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007a98:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8007a9c:	3034      	adds	r0, #52	; 0x34
 8007a9e:	f7ff fb0b 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007aa2:	e04b      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007aa4:	2144      	movs	r1, #68	; 0x44
 8007aa6:	202f      	movs	r0, #47	; 0x2f
 8007aa8:	f006 ffa7 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8007aac:	4b47      	ldr	r3, [pc, #284]	; (8007bcc <SX1276SetRx+0x280>)
 8007aae:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007ab2:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8007ab6:	3004      	adds	r0, #4
 8007ab8:	f7ff fafe 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007abc:	e03e      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007abe:	2144      	movs	r1, #68	; 0x44
 8007ac0:	202f      	movs	r0, #47	; 0x2f
 8007ac2:	f006 ff9a 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8007ac6:	4b41      	ldr	r3, [pc, #260]	; (8007bcc <SX1276SetRx+0x280>)
 8007ac8:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007acc:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8007ad0:	305e      	adds	r0, #94	; 0x5e
 8007ad2:	f7ff faf1 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007ad6:	e031      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007ad8:	2144      	movs	r1, #68	; 0x44
 8007ada:	202f      	movs	r0, #47	; 0x2f
 8007adc:	f006 ff8d 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8007ae0:	4b3a      	ldr	r3, [pc, #232]	; (8007bcc <SX1276SetRx+0x280>)
 8007ae2:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007ae6:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8007aea:	3012      	adds	r0, #18
 8007aec:	f7ff fae4 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007af0:	e024      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007af2:	2144      	movs	r1, #68	; 0x44
 8007af4:	202f      	movs	r0, #47	; 0x2f
 8007af6:	f006 ff80 	bl	800e9fa <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8007afa:	4b34      	ldr	r3, [pc, #208]	; (8007bcc <SX1276SetRx+0x280>)
 8007afc:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8007b00:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8007b04:	30c6      	adds	r0, #198	; 0xc6
 8007b06:	f7ff fad7 	bl	80070b8 <SX1276SetChannel>
                    break;
 8007b0a:	e017      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8007b0c:	2140      	movs	r1, #64	; 0x40
 8007b0e:	202f      	movs	r0, #47	; 0x2f
 8007b10:	f006 ff73 	bl	800e9fa <SX1276Write>
                    break;
 8007b14:	e012      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8007b16:	2140      	movs	r1, #64	; 0x40
 8007b18:	202f      	movs	r0, #47	; 0x2f
 8007b1a:	f006 ff6e 	bl	800e9fa <SX1276Write>
                    break;
 8007b1e:	e00d      	b.n	8007b3c <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8007b20:	2140      	movs	r1, #64	; 0x40
 8007b22:	202f      	movs	r0, #47	; 0x2f
 8007b24:	f006 ff69 	bl	800e9fa <SX1276Write>
                    break;
 8007b28:	e008      	b.n	8007b3c <SX1276SetRx+0x1f0>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8007b2a:	2031      	movs	r0, #49	; 0x31
 8007b2c:	f006 ff71 	bl	800ea12 <SX1276Read>
 8007b30:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8007b34:	b2c9      	uxtb	r1, r1
 8007b36:	2031      	movs	r0, #49	; 0x31
 8007b38:	f006 ff5f 	bl	800e9fa <SX1276Write>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8007b3c:	4b23      	ldr	r3, [pc, #140]	; (8007bcc <SX1276SetRx+0x280>)
 8007b3e:	f893 6132 	ldrb.w	r6, [r3, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007b42:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8007b46:	b1a3      	cbz	r3, 8007b72 <SX1276SetRx+0x226>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8007b48:	211d      	movs	r1, #29
 8007b4a:	2011      	movs	r0, #17
 8007b4c:	f006 ff55 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8007b50:	2040      	movs	r0, #64	; 0x40
 8007b52:	f006 ff5e 	bl	800ea12 <SX1276Read>
 8007b56:	f000 0133 	and.w	r1, r0, #51	; 0x33
 8007b5a:	2040      	movs	r0, #64	; 0x40
 8007b5c:	f006 ff4d 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8007b60:	2100      	movs	r1, #0
 8007b62:	200f      	movs	r0, #15
 8007b64:	f006 ff49 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8007b68:	2100      	movs	r1, #0
 8007b6a:	200d      	movs	r0, #13
 8007b6c:	f006 ff45 	bl	800e9fa <SX1276Write>
        break;
 8007b70:	e6f8      	b.n	8007964 <SX1276SetRx+0x18>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8007b72:	211f      	movs	r1, #31
 8007b74:	2011      	movs	r0, #17
 8007b76:	f006 ff40 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8007b7a:	2040      	movs	r0, #64	; 0x40
 8007b7c:	f006 ff49 	bl	800ea12 <SX1276Read>
 8007b80:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8007b84:	2040      	movs	r0, #64	; 0x40
 8007b86:	f006 ff38 	bl	800e9fa <SX1276Write>
 8007b8a:	e7e9      	b.n	8007b60 <SX1276SetRx+0x214>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007b8c:	4d11      	ldr	r5, [pc, #68]	; (8007bd4 <SX1276SetRx+0x288>)
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4628      	mov	r0, r5
 8007b92:	f006 fe5a 	bl	800e84a <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8007b96:	4628      	mov	r0, r5
 8007b98:	f7ff f96e 	bl	8006e78 <TimerStart>
 8007b9c:	e6ef      	b.n	800797e <SX1276SetRx+0x32>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8007b9e:	2005      	movs	r0, #5
 8007ba0:	f006 ff43 	bl	800ea2a <SX1276SetOpMode>
        if( rxContinuous == false )
 8007ba4:	2e00      	cmp	r6, #0
 8007ba6:	f47f aef6 	bne.w	8007996 <SX1276SetRx+0x4a>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8007baa:	4c0b      	ldr	r4, [pc, #44]	; (8007bd8 <SX1276SetRx+0x28c>)
 8007bac:	4b07      	ldr	r3, [pc, #28]	; (8007bcc <SX1276SetRx+0x280>)
 8007bae:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	f006 fe49 	bl	800e84a <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f7ff f95d 	bl	8006e78 <TimerStart>
 8007bbe:	e6ea      	b.n	8007996 <SX1276SetRx+0x4a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8007bc0:	2006      	movs	r0, #6
 8007bc2:	f006 ff32 	bl	800ea2a <SX1276SetOpMode>
}
 8007bc6:	e6e6      	b.n	8007996 <SX1276SetRx+0x4a>
 8007bc8:	200012f8 	.word	0x200012f8
 8007bcc:	200011b4 	.word	0x200011b4
 8007bd0:	200010b4 	.word	0x200010b4
 8007bd4:	2000109c 	.word	0x2000109c
 8007bd8:	20001084 	.word	0x20001084

08007bdc <SX1276ReadRssi>:
{
 8007bdc:	b508      	push	{r3, lr}
    switch( modem )
 8007bde:	b120      	cbz	r0, 8007bea <SX1276ReadRssi+0xe>
 8007be0:	2801      	cmp	r0, #1
 8007be2:	d00a      	beq.n	8007bfa <SX1276ReadRssi+0x1e>
 8007be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8007be8:	bd08      	pop	{r3, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8007bea:	2011      	movs	r0, #17
 8007bec:	f006 ff11 	bl	800ea12 <SX1276Read>
 8007bf0:	f3c0 0047 	ubfx	r0, r0, #1, #8
 8007bf4:	4240      	negs	r0, r0
 8007bf6:	b200      	sxth	r0, r0
        break;
 8007bf8:	e7f6      	b.n	8007be8 <SX1276ReadRssi+0xc>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8007bfa:	4b0a      	ldr	r3, [pc, #40]	; (8007c24 <SX1276ReadRssi+0x48>)
 8007bfc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8007c00:	4b09      	ldr	r3, [pc, #36]	; (8007c28 <SX1276ReadRssi+0x4c>)
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d906      	bls.n	8007c14 <SX1276ReadRssi+0x38>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8007c06:	201b      	movs	r0, #27
 8007c08:	f006 ff03 	bl	800ea12 <SX1276Read>
 8007c0c:	b280      	uxth	r0, r0
 8007c0e:	389d      	subs	r0, #157	; 0x9d
 8007c10:	b200      	sxth	r0, r0
 8007c12:	e7e9      	b.n	8007be8 <SX1276ReadRssi+0xc>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8007c14:	201b      	movs	r0, #27
 8007c16:	f006 fefc 	bl	800ea12 <SX1276Read>
 8007c1a:	b280      	uxth	r0, r0
 8007c1c:	38a4      	subs	r0, #164	; 0xa4
 8007c1e:	b200      	sxth	r0, r0
 8007c20:	e7e2      	b.n	8007be8 <SX1276ReadRssi+0xc>
 8007c22:	bf00      	nop
 8007c24:	200011b4 	.word	0x200011b4
 8007c28:	1f4add40 	.word	0x1f4add40

08007c2c <SX1276SetModem>:
{
 8007c2c:	b510      	push	{r4, lr}
 8007c2e:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8007c30:	2001      	movs	r0, #1
 8007c32:	f006 feee 	bl	800ea12 <SX1276Read>
 8007c36:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007c3a:	d121      	bne.n	8007c80 <SX1276SetModem+0x54>
        SX1276.Settings.Modem = MODEM_FSK;
 8007c3c:	4b1d      	ldr	r3, [pc, #116]	; (8007cb4 <SX1276SetModem+0x88>)
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    if( SX1276.Settings.Modem == modem )
 8007c44:	4b1b      	ldr	r3, [pc, #108]	; (8007cb4 <SX1276SetModem+0x88>)
 8007c46:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8007c4a:	42a3      	cmp	r3, r4
 8007c4c:	d017      	beq.n	8007c7e <SX1276SetModem+0x52>
    SX1276.Settings.Modem = modem;
 8007c4e:	4b19      	ldr	r3, [pc, #100]	; (8007cb4 <SX1276SetModem+0x88>)
 8007c50:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
    switch( SX1276.Settings.Modem )
 8007c54:	2c01      	cmp	r4, #1
 8007c56:	d018      	beq.n	8007c8a <SX1276SetModem+0x5e>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007c58:	2000      	movs	r0, #0
 8007c5a:	f006 fee6 	bl	800ea2a <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8007c5e:	2001      	movs	r0, #1
 8007c60:	f006 fed7 	bl	800ea12 <SX1276Read>
 8007c64:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8007c68:	2001      	movs	r0, #1
 8007c6a:	f006 fec6 	bl	800e9fa <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8007c6e:	2100      	movs	r1, #0
 8007c70:	2040      	movs	r0, #64	; 0x40
 8007c72:	f006 fec2 	bl	800e9fa <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8007c76:	2130      	movs	r1, #48	; 0x30
 8007c78:	2041      	movs	r0, #65	; 0x41
 8007c7a:	f006 febe 	bl	800e9fa <SX1276Write>
}
 8007c7e:	bd10      	pop	{r4, pc}
        SX1276.Settings.Modem = MODEM_LORA;
 8007c80:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <SX1276SetModem+0x88>)
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8007c88:	e7dc      	b.n	8007c44 <SX1276SetModem+0x18>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	f006 fecd 	bl	800ea2a <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8007c90:	2001      	movs	r0, #1
 8007c92:	f006 febe 	bl	800ea12 <SX1276Read>
 8007c96:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8007c9a:	b2c9      	uxtb	r1, r1
 8007c9c:	2001      	movs	r0, #1
 8007c9e:	f006 feac 	bl	800e9fa <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	2040      	movs	r0, #64	; 0x40
 8007ca6:	f006 fea8 	bl	800e9fa <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8007caa:	2100      	movs	r1, #0
 8007cac:	2041      	movs	r0, #65	; 0x41
 8007cae:	f006 fea4 	bl	800e9fa <SX1276Write>
        break;
 8007cb2:	e7e4      	b.n	8007c7e <SX1276SetModem+0x52>
 8007cb4:	200011b4 	.word	0x200011b4

08007cb8 <SX1276Init>:
{
 8007cb8:	b538      	push	{r3, r4, r5, lr}
    RadioEvents = events;
 8007cba:	4b19      	ldr	r3, [pc, #100]	; (8007d20 <SX1276Init+0x68>)
 8007cbc:	6018      	str	r0, [r3, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8007cbe:	4c19      	ldr	r4, [pc, #100]	; (8007d24 <SX1276Init+0x6c>)
 8007cc0:	4621      	mov	r1, r4
 8007cc2:	4819      	ldr	r0, [pc, #100]	; (8007d28 <SX1276Init+0x70>)
 8007cc4:	f006 fdb8 	bl	800e838 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8007cc8:	4621      	mov	r1, r4
 8007cca:	4818      	ldr	r0, [pc, #96]	; (8007d2c <SX1276Init+0x74>)
 8007ccc:	f006 fdb4 	bl	800e838 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8007cd0:	4621      	mov	r1, r4
 8007cd2:	4817      	ldr	r0, [pc, #92]	; (8007d30 <SX1276Init+0x78>)
 8007cd4:	f006 fdb0 	bl	800e838 <TimerInit>
    SX1276Reset( );
 8007cd8:	f7fe fd44 	bl	8006764 <SX1276Reset>
    RxChainCalibration( );
 8007cdc:	f7ff fccc 	bl	8007678 <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	f006 fea2 	bl	800ea2a <SX1276SetOpMode>
    SX1276IoIrqInit( DioIrq );
 8007ce6:	4813      	ldr	r0, [pc, #76]	; (8007d34 <SX1276Init+0x7c>)
 8007ce8:	f7fe fd70 	bl	80067cc <SX1276IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007cec:	2400      	movs	r4, #0
 8007cee:	e00c      	b.n	8007d0a <SX1276Init+0x52>
        SX1276SetModem( RadioRegsInit[i].Modem );
 8007cf0:	4a11      	ldr	r2, [pc, #68]	; (8007d38 <SX1276Init+0x80>)
 8007cf2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007cf6:	18d5      	adds	r5, r2, r3
 8007cf8:	5cd0      	ldrb	r0, [r2, r3]
 8007cfa:	f7ff ff97 	bl	8007c2c <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8007cfe:	78a9      	ldrb	r1, [r5, #2]
 8007d00:	7868      	ldrb	r0, [r5, #1]
 8007d02:	f006 fe7a 	bl	800e9fa <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007d06:	3401      	adds	r4, #1
 8007d08:	b2e4      	uxtb	r4, r4
 8007d0a:	2c0f      	cmp	r4, #15
 8007d0c:	d9f0      	bls.n	8007cf0 <SX1276Init+0x38>
    SX1276SetModem( MODEM_FSK );
 8007d0e:	2000      	movs	r0, #0
 8007d10:	f7ff ff8c 	bl	8007c2c <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8007d14:	4b09      	ldr	r3, [pc, #36]	; (8007d3c <SX1276Init+0x84>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8007d1c:	bd38      	pop	{r3, r4, r5, pc}
 8007d1e:	bf00      	nop
 8007d20:	20001080 	.word	0x20001080
 8007d24:	08008339 	.word	0x08008339
 8007d28:	200012f8 	.word	0x200012f8
 8007d2c:	2000109c 	.word	0x2000109c
 8007d30:	20001084 	.word	0x20001084
 8007d34:	20000348 	.word	0x20000348
 8007d38:	080112e8 	.word	0x080112e8
 8007d3c:	200011b4 	.word	0x200011b4

08007d40 <SX1276SetRxConfig>:
{
 8007d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d44:	b085      	sub	sp, #20
 8007d46:	4604      	mov	r4, r0
 8007d48:	9101      	str	r1, [sp, #4]
 8007d4a:	4615      	mov	r5, r2
 8007d4c:	9303      	str	r3, [sp, #12]
 8007d4e:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
 8007d52:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 8007d56:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8007d5a:	f89d 9048 	ldrb.w	r9, [sp, #72]	; 0x48
 8007d5e:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8007d62:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8007d66:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8007d6a:	9302      	str	r3, [sp, #8]
    SX1276SetModem( modem );
 8007d6c:	f7ff ff5e 	bl	8007c2c <SX1276SetModem>
    switch( modem )
 8007d70:	b124      	cbz	r4, 8007d7c <SX1276SetRxConfig+0x3c>
 8007d72:	2c01      	cmp	r4, #1
 8007d74:	d069      	beq.n	8007e4a <SX1276SetRxConfig+0x10a>
}
 8007d76:	b005      	add	sp, #20
 8007d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8007d7c:	4ba0      	ldr	r3, [pc, #640]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007d7e:	9c01      	ldr	r4, [sp, #4]
 8007d80:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 8007d84:	f8c3 50f8 	str.w	r5, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8007d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d8a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
            SX1276.Settings.Fsk.FixLen = fixLen;
 8007d8e:	f883 70fe 	strb.w	r7, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8007d92:	f883 90ff 	strb.w	r9, [r3, #255]	; 0xff
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8007d96:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8007d9a:	f883 b101 	strb.w	fp, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8007d9e:	9a02      	ldr	r2, [sp, #8]
 8007da0:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8007da4:	f8a3 80fc 	strh.w	r8, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8007da8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8007dac:	fb02 fa0a 	mul.w	sl, r2, sl
 8007db0:	fbba f2f5 	udiv	r2, sl, r5
 8007db4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8007db8:	4b92      	ldr	r3, [pc, #584]	; (8008004 <SX1276SetRxConfig+0x2c4>)
 8007dba:	fbb3 f5f5 	udiv	r5, r3, r5
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8007dbe:	f3c5 2107 	ubfx	r1, r5, #8, #8
 8007dc2:	2002      	movs	r0, #2
 8007dc4:	f006 fe19 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8007dc8:	b2e9      	uxtb	r1, r5
 8007dca:	2003      	movs	r0, #3
 8007dcc:	f006 fe15 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f7ff f91f 	bl	8007014 <GetFskBandwidthRegValue>
 8007dd6:	4601      	mov	r1, r0
 8007dd8:	2012      	movs	r0, #18
 8007dda:	f006 fe0e 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8007dde:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007de0:	f7ff f918 	bl	8007014 <GetFskBandwidthRegValue>
 8007de4:	4601      	mov	r1, r0
 8007de6:	2013      	movs	r0, #19
 8007de8:	f006 fe07 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007dec:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8007df0:	2025      	movs	r0, #37	; 0x25
 8007df2:	f006 fe02 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8007df6:	fa5f f188 	uxtb.w	r1, r8
 8007dfa:	2026      	movs	r0, #38	; 0x26
 8007dfc:	f006 fdfd 	bl	800e9fa <SX1276Write>
            if( fixLen == 1 )
 8007e00:	b1df      	cbz	r7, 8007e3a <SX1276SetRxConfig+0xfa>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8007e02:	4649      	mov	r1, r9
 8007e04:	2032      	movs	r0, #50	; 0x32
 8007e06:	f006 fdf8 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8007e0a:	2030      	movs	r0, #48	; 0x30
 8007e0c:	f006 fe01 	bl	800ea12 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8007e10:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007e14:	b1b7      	cbz	r7, 8007e44 <SX1276SetRxConfig+0x104>
 8007e16:	2300      	movs	r3, #0
 8007e18:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8007e1a:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8007e1e:	b2c9      	uxtb	r1, r1
 8007e20:	2030      	movs	r0, #48	; 0x30
 8007e22:	f006 fdea 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8007e26:	2031      	movs	r0, #49	; 0x31
 8007e28:	f006 fdf3 	bl	800ea12 <SX1276Read>
 8007e2c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8007e30:	b2c9      	uxtb	r1, r1
 8007e32:	2031      	movs	r0, #49	; 0x31
 8007e34:	f006 fde1 	bl	800e9fa <SX1276Write>
        break;
 8007e38:	e79d      	b.n	8007d76 <SX1276SetRxConfig+0x36>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8007e3a:	21ff      	movs	r1, #255	; 0xff
 8007e3c:	2032      	movs	r0, #50	; 0x32
 8007e3e:	f006 fddc 	bl	800e9fa <SX1276Write>
 8007e42:	e7e2      	b.n	8007e0a <SX1276SetRxConfig+0xca>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007e44:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8007e48:	e7e6      	b.n	8007e18 <SX1276SetRxConfig+0xd8>
            if( bandwidth > 2 )
 8007e4a:	9b01      	ldr	r3, [sp, #4]
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d900      	bls.n	8007e52 <SX1276SetRxConfig+0x112>
                while( 1 );
 8007e50:	e7fe      	b.n	8007e50 <SX1276SetRxConfig+0x110>
            bandwidth += 7;
 8007e52:	9c01      	ldr	r4, [sp, #4]
 8007e54:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8007e56:	4b6a      	ldr	r3, [pc, #424]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007e58:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 8007e5c:	f8c3 5124 	str.w	r5, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8007e60:	9a03      	ldr	r2, [sp, #12]
 8007e62:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8007e66:	f8a3 812a 	strh.w	r8, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 8007e6a:	f883 712c 	strb.w	r7, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8007e6e:	f883 912d 	strb.w	r9, [r3, #301]	; 0x12d
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8007e72:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8007e76:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8007e7a:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8007e7e:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 8007e82:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8007e86:	f883 b131 	strb.w	fp, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8007e8a:	9a02      	ldr	r2, [sp, #8]
 8007e8c:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
            if( datarate > 12 )
 8007e90:	2d0c      	cmp	r5, #12
 8007e92:	d803      	bhi.n	8007e9c <SX1276SetRxConfig+0x15c>
            else if( datarate < 6 )
 8007e94:	2d05      	cmp	r5, #5
 8007e96:	d802      	bhi.n	8007e9e <SX1276SetRxConfig+0x15e>
                datarate = 6;
 8007e98:	2506      	movs	r5, #6
 8007e9a:	e000      	b.n	8007e9e <SX1276SetRxConfig+0x15e>
                datarate = 12;
 8007e9c:	250c      	movs	r5, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007e9e:	2c07      	cmp	r4, #7
 8007ea0:	d063      	beq.n	8007f6a <SX1276SetRxConfig+0x22a>
 8007ea2:	2c08      	cmp	r4, #8
 8007ea4:	d06a      	beq.n	8007f7c <SX1276SetRxConfig+0x23c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8007ea6:	4b56      	ldr	r3, [pc, #344]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8007eae:	201d      	movs	r0, #29
 8007eb0:	f006 fdaf 	bl	800ea12 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8007eb4:	0123      	lsls	r3, r4, #4
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	9b03      	ldr	r3, [sp, #12]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8007ec0:	ea43 0107 	orr.w	r1, r3, r7
 8007ec4:	201d      	movs	r0, #29
 8007ec6:	f006 fd98 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8007eca:	201e      	movs	r0, #30
 8007ecc:	f006 fda1 	bl	800ea12 <SX1276Read>
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8007ed0:	f000 0308 	and.w	r3, r0, #8
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8007ed4:	012a      	lsls	r2, r5, #4
 8007ed6:	b2d2      	uxtb	r2, r2
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8007ed8:	431a      	orrs	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8007eda:	00b3      	lsls	r3, r6, #2
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	4313      	orrs	r3, r2
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8007ee0:	f3ca 2101 	ubfx	r1, sl, #8, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007ee4:	4319      	orrs	r1, r3
 8007ee6:	201e      	movs	r0, #30
 8007ee8:	f006 fd87 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8007eec:	2026      	movs	r0, #38	; 0x26
 8007eee:	f006 fd90 	bl	800ea12 <SX1276Read>
 8007ef2:	b241      	sxtb	r1, r0
 8007ef4:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8007ef8:	4b41      	ldr	r3, [pc, #260]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007efa:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8007efe:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8007f02:	b2c9      	uxtb	r1, r1
 8007f04:	2026      	movs	r0, #38	; 0x26
 8007f06:	f006 fd78 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8007f0a:	fa5f f18a 	uxtb.w	r1, sl
 8007f0e:	201f      	movs	r0, #31
 8007f10:	f006 fd73 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007f14:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8007f18:	2020      	movs	r0, #32
 8007f1a:	f006 fd6e 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8007f1e:	fa5f f188 	uxtb.w	r1, r8
 8007f22:	2021      	movs	r0, #33	; 0x21
 8007f24:	f006 fd69 	bl	800e9fa <SX1276Write>
            if( fixLen == 1 )
 8007f28:	bb5f      	cbnz	r7, 8007f82 <SX1276SetRxConfig+0x242>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007f2a:	4b35      	ldr	r3, [pc, #212]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007f2c:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8007f30:	bb63      	cbnz	r3, 8007f8c <SX1276SetRxConfig+0x24c>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007f32:	2c09      	cmp	r4, #9
 8007f34:	d03a      	beq.n	8007fac <SX1276SetRxConfig+0x26c>
            else if( bandwidth == 9 )
 8007f36:	2c09      	cmp	r4, #9
 8007f38:	d047      	beq.n	8007fca <SX1276SetRxConfig+0x28a>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8007f3a:	2103      	movs	r1, #3
 8007f3c:	2036      	movs	r0, #54	; 0x36
 8007f3e:	f006 fd5c 	bl	800e9fa <SX1276Write>
            if( datarate == 6 )
 8007f42:	2d06      	cmp	r5, #6
 8007f44:	d04a      	beq.n	8007fdc <SX1276SetRxConfig+0x29c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007f46:	2031      	movs	r0, #49	; 0x31
 8007f48:	f006 fd63 	bl	800ea12 <SX1276Read>
 8007f4c:	b241      	sxtb	r1, r0
 8007f4e:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8007f52:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8007f56:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 8007f5a:	2031      	movs	r0, #49	; 0x31
 8007f5c:	f006 fd4d 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8007f60:	210a      	movs	r1, #10
 8007f62:	2037      	movs	r0, #55	; 0x37
 8007f64:	f006 fd49 	bl	800e9fa <SX1276Write>
}
 8007f68:	e705      	b.n	8007d76 <SX1276SetRxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007f6a:	f1a5 030b 	sub.w	r3, r5, #11
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d897      	bhi.n	8007ea2 <SX1276SetRxConfig+0x162>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8007f72:	4b23      	ldr	r3, [pc, #140]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007f74:	2201      	movs	r2, #1
 8007f76:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8007f7a:	e798      	b.n	8007eae <SX1276SetRxConfig+0x16e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8007f7c:	2d0c      	cmp	r5, #12
 8007f7e:	d192      	bne.n	8007ea6 <SX1276SetRxConfig+0x166>
 8007f80:	e7f7      	b.n	8007f72 <SX1276SetRxConfig+0x232>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8007f82:	4649      	mov	r1, r9
 8007f84:	2022      	movs	r0, #34	; 0x22
 8007f86:	f006 fd38 	bl	800e9fa <SX1276Write>
 8007f8a:	e7ce      	b.n	8007f2a <SX1276SetRxConfig+0x1ea>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8007f8c:	2044      	movs	r0, #68	; 0x44
 8007f8e:	f006 fd40 	bl	800ea12 <SX1276Read>
 8007f92:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8007f96:	b2c9      	uxtb	r1, r1
 8007f98:	2044      	movs	r0, #68	; 0x44
 8007f9a:	f006 fd2e 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8007f9e:	4b18      	ldr	r3, [pc, #96]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007fa0:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8007fa4:	2024      	movs	r0, #36	; 0x24
 8007fa6:	f006 fd28 	bl	800e9fa <SX1276Write>
 8007faa:	e7c2      	b.n	8007f32 <SX1276SetRxConfig+0x1f2>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007fac:	4b14      	ldr	r3, [pc, #80]	; (8008000 <SX1276SetRxConfig+0x2c0>)
 8007fae:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8007fb2:	4b15      	ldr	r3, [pc, #84]	; (8008008 <SX1276SetRxConfig+0x2c8>)
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d9be      	bls.n	8007f36 <SX1276SetRxConfig+0x1f6>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8007fb8:	2102      	movs	r1, #2
 8007fba:	2036      	movs	r0, #54	; 0x36
 8007fbc:	f006 fd1d 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8007fc0:	2164      	movs	r1, #100	; 0x64
 8007fc2:	203a      	movs	r0, #58	; 0x3a
 8007fc4:	f006 fd19 	bl	800e9fa <SX1276Write>
 8007fc8:	e7bb      	b.n	8007f42 <SX1276SetRxConfig+0x202>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8007fca:	2102      	movs	r1, #2
 8007fcc:	2036      	movs	r0, #54	; 0x36
 8007fce:	f006 fd14 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8007fd2:	217f      	movs	r1, #127	; 0x7f
 8007fd4:	203a      	movs	r0, #58	; 0x3a
 8007fd6:	f006 fd10 	bl	800e9fa <SX1276Write>
 8007fda:	e7b2      	b.n	8007f42 <SX1276SetRxConfig+0x202>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007fdc:	2031      	movs	r0, #49	; 0x31
 8007fde:	f006 fd18 	bl	800ea12 <SX1276Read>
 8007fe2:	b241      	sxtb	r1, r0
 8007fe4:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8007fe8:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8007fec:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8007ff0:	2031      	movs	r0, #49	; 0x31
 8007ff2:	f006 fd02 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8007ff6:	210c      	movs	r1, #12
 8007ff8:	2037      	movs	r0, #55	; 0x37
 8007ffa:	f006 fcfe 	bl	800e9fa <SX1276Write>
 8007ffe:	e6ba      	b.n	8007d76 <SX1276SetRxConfig+0x36>
 8008000:	200011b4 	.word	0x200011b4
 8008004:	01e84800 	.word	0x01e84800
 8008008:	1f4add40 	.word	0x1f4add40

0800800c <SX1276SetTxConfig>:
{
 800800c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008010:	b083      	sub	sp, #12
 8008012:	4604      	mov	r4, r0
 8008014:	460d      	mov	r5, r1
 8008016:	9201      	str	r2, [sp, #4]
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
 800801e:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8008022:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 8008026:	f89d 6040 	ldrb.w	r6, [sp, #64]	; 0x40
 800802a:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
 800802e:	f89d a04c 	ldrb.w	sl, [sp, #76]	; 0x4c
    SX1276SetModem( modem );
 8008032:	f7ff fdfb 	bl	8007c2c <SX1276SetModem>
    SX1276SetRfTxPower( power );
 8008036:	4628      	mov	r0, r5
 8008038:	f7fe fe14 	bl	8006c64 <SX1276SetRfTxPower>
    switch( modem )
 800803c:	b124      	cbz	r4, 8008048 <SX1276SetTxConfig+0x3c>
 800803e:	2c01      	cmp	r4, #1
 8008040:	d057      	beq.n	80080f2 <SX1276SetTxConfig+0xe6>
}
 8008042:	b003      	add	sp, #12
 8008044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 8008048:	4b81      	ldr	r3, [pc, #516]	; (8008250 <SX1276SetTxConfig+0x244>)
 800804a:	f883 50e8 	strb.w	r5, [r3, #232]	; 0xe8
            SX1276.Settings.Fsk.Fdev = fdev;
 800804e:	9801      	ldr	r0, [sp, #4]
 8008050:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8008054:	9a00      	ldr	r2, [sp, #0]
 8008056:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 800805a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800805c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8008060:	f8a3 70fc 	strh.w	r7, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.FixLen = fixLen;
 8008064:	f883 80fe 	strb.w	r8, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8008068:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 800806c:	f883 a101 	strb.w	sl, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8008070:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008072:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
            uint32_t fdevInPllSteps = SX1276ConvertFreqInHzToPllStep( fdev );
 8008076:	f7fe ffb9 	bl	8006fec <SX1276ConvertFreqInHzToPllStep>
 800807a:	4604      	mov	r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 800807c:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8008080:	2004      	movs	r0, #4
 8008082:	f006 fcba 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 8008086:	b2e1      	uxtb	r1, r4
 8008088:	2005      	movs	r0, #5
 800808a:	f006 fcb6 	bl	800e9fa <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 800808e:	4c71      	ldr	r4, [pc, #452]	; (8008254 <SX1276SetTxConfig+0x248>)
 8008090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008092:	fbb4 f4f3 	udiv	r4, r4, r3
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8008096:	f3c4 2107 	ubfx	r1, r4, #8, #8
 800809a:	2002      	movs	r0, #2
 800809c:	f006 fcad 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 80080a0:	b2e1      	uxtb	r1, r4
 80080a2:	2003      	movs	r0, #3
 80080a4:	f006 fca9 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80080a8:	0a39      	lsrs	r1, r7, #8
 80080aa:	2025      	movs	r0, #37	; 0x25
 80080ac:	f006 fca5 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 80080b0:	b2f9      	uxtb	r1, r7
 80080b2:	2026      	movs	r0, #38	; 0x26
 80080b4:	f006 fca1 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 80080b8:	2030      	movs	r0, #48	; 0x30
 80080ba:	f006 fcaa 	bl	800ea12 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 80080be:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80080c2:	f1b8 0f00 	cmp.w	r8, #0
 80080c6:	d011      	beq.n	80080ec <SX1276SetTxConfig+0xe0>
 80080c8:	2300      	movs	r3, #0
 80080ca:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80080cc:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 80080d0:	b2c9      	uxtb	r1, r1
 80080d2:	2030      	movs	r0, #48	; 0x30
 80080d4:	f006 fc91 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80080d8:	2031      	movs	r0, #49	; 0x31
 80080da:	f006 fc9a 	bl	800ea12 <SX1276Read>
 80080de:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80080e2:	b2c9      	uxtb	r1, r1
 80080e4:	2031      	movs	r0, #49	; 0x31
 80080e6:	f006 fc88 	bl	800e9fa <SX1276Write>
        break;
 80080ea:	e7aa      	b.n	8008042 <SX1276SetTxConfig+0x36>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80080ec:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80080f0:	e7eb      	b.n	80080ca <SX1276SetTxConfig+0xbe>
            SX1276.Settings.LoRa.Power = power;
 80080f2:	4b57      	ldr	r3, [pc, #348]	; (8008250 <SX1276SetTxConfig+0x244>)
 80080f4:	f883 511c 	strb.w	r5, [r3, #284]	; 0x11c
            if( bandwidth > 2 )
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d900      	bls.n	8008100 <SX1276SetTxConfig+0xf4>
                while( 1 );
 80080fe:	e7fe      	b.n	80080fe <SX1276SetTxConfig+0xf2>
            bandwidth += 7;
 8008100:	9c00      	ldr	r4, [sp, #0]
 8008102:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8008104:	4b52      	ldr	r3, [pc, #328]	; (8008250 <SX1276SetTxConfig+0x244>)
 8008106:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 800810a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800810c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8008110:	f883 9129 	strb.w	r9, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8008114:	f8a3 712a 	strh.w	r7, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 8008118:	f883 812c 	strb.w	r8, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 800811c:	f883 b12f 	strb.w	fp, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8008120:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8008124:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8008128:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 800812c:	f883 a131 	strb.w	sl, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8008130:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008132:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
            if( datarate > 12 )
 8008136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008138:	2b0c      	cmp	r3, #12
 800813a:	d804      	bhi.n	8008146 <SX1276SetTxConfig+0x13a>
            else if( datarate < 6 )
 800813c:	2b05      	cmp	r3, #5
 800813e:	d804      	bhi.n	800814a <SX1276SetTxConfig+0x13e>
                datarate = 6;
 8008140:	2306      	movs	r3, #6
 8008142:	930c      	str	r3, [sp, #48]	; 0x30
 8008144:	e001      	b.n	800814a <SX1276SetTxConfig+0x13e>
                datarate = 12;
 8008146:	230c      	movs	r3, #12
 8008148:	930c      	str	r3, [sp, #48]	; 0x30
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800814a:	2c07      	cmp	r4, #7
 800814c:	d051      	beq.n	80081f2 <SX1276SetTxConfig+0x1e6>
 800814e:	2c08      	cmp	r4, #8
 8008150:	d058      	beq.n	8008204 <SX1276SetTxConfig+0x1f8>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8008152:	4b3f      	ldr	r3, [pc, #252]	; (8008250 <SX1276SetTxConfig+0x244>)
 8008154:	2200      	movs	r2, #0
 8008156:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800815a:	f1bb 0f00 	cmp.w	fp, #0
 800815e:	d155      	bne.n	800820c <SX1276SetTxConfig+0x200>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8008160:	201d      	movs	r0, #29
 8008162:	f006 fc56 	bl	800ea12 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8008166:	0123      	lsls	r3, r4, #4
 8008168:	b2da      	uxtb	r2, r3
 800816a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800816e:	b2db      	uxtb	r3, r3
 8008170:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8008172:	ea43 0108 	orr.w	r1, r3, r8
 8008176:	201d      	movs	r0, #29
 8008178:	f006 fc3f 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 800817c:	201e      	movs	r0, #30
 800817e:	f006 fc48 	bl	800ea12 <SX1276Read>
                           RFLR_MODEMCONFIG2_SF_MASK &
 8008182:	f000 010b 	and.w	r1, r0, #11
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8008186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008188:	011b      	lsls	r3, r3, #4
 800818a:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 800818c:	4319      	orrs	r1, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 800818e:	00b3      	lsls	r3, r6, #2
 8008190:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8008192:	4319      	orrs	r1, r3
 8008194:	201e      	movs	r0, #30
 8008196:	f006 fc30 	bl	800e9fa <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 800819a:	2026      	movs	r0, #38	; 0x26
 800819c:	f006 fc39 	bl	800ea12 <SX1276Read>
 80081a0:	b241      	sxtb	r1, r0
 80081a2:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 80081a6:	4b2a      	ldr	r3, [pc, #168]	; (8008250 <SX1276SetTxConfig+0x244>)
 80081a8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 80081ac:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 80081b0:	b2c9      	uxtb	r1, r1
 80081b2:	2026      	movs	r0, #38	; 0x26
 80081b4:	f006 fc21 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80081b8:	0a39      	lsrs	r1, r7, #8
 80081ba:	2020      	movs	r0, #32
 80081bc:	f006 fc1d 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 80081c0:	b2f9      	uxtb	r1, r7
 80081c2:	2021      	movs	r0, #33	; 0x21
 80081c4:	f006 fc19 	bl	800e9fa <SX1276Write>
            if( datarate == 6 )
 80081c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081ca:	2b06      	cmp	r3, #6
 80081cc:	d02e      	beq.n	800822c <SX1276SetTxConfig+0x220>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80081ce:	2031      	movs	r0, #49	; 0x31
 80081d0:	f006 fc1f 	bl	800ea12 <SX1276Read>
 80081d4:	b241      	sxtb	r1, r0
 80081d6:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80081da:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80081de:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 80081e2:	2031      	movs	r0, #49	; 0x31
 80081e4:	f006 fc09 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80081e8:	210a      	movs	r1, #10
 80081ea:	2037      	movs	r0, #55	; 0x37
 80081ec:	f006 fc05 	bl	800e9fa <SX1276Write>
}
 80081f0:	e727      	b.n	8008042 <SX1276SetTxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80081f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081f4:	3b0b      	subs	r3, #11
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d8a9      	bhi.n	800814e <SX1276SetTxConfig+0x142>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80081fa:	4b15      	ldr	r3, [pc, #84]	; (8008250 <SX1276SetTxConfig+0x244>)
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8008202:	e7aa      	b.n	800815a <SX1276SetTxConfig+0x14e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8008204:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008206:	2b0c      	cmp	r3, #12
 8008208:	d1a3      	bne.n	8008152 <SX1276SetTxConfig+0x146>
 800820a:	e7f6      	b.n	80081fa <SX1276SetTxConfig+0x1ee>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800820c:	2044      	movs	r0, #68	; 0x44
 800820e:	f006 fc00 	bl	800ea12 <SX1276Read>
 8008212:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8008216:	b2c9      	uxtb	r1, r1
 8008218:	2044      	movs	r0, #68	; 0x44
 800821a:	f006 fbee 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 800821e:	4b0c      	ldr	r3, [pc, #48]	; (8008250 <SX1276SetTxConfig+0x244>)
 8008220:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8008224:	2024      	movs	r0, #36	; 0x24
 8008226:	f006 fbe8 	bl	800e9fa <SX1276Write>
 800822a:	e799      	b.n	8008160 <SX1276SetTxConfig+0x154>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 800822c:	2031      	movs	r0, #49	; 0x31
 800822e:	f006 fbf0 	bl	800ea12 <SX1276Read>
 8008232:	b241      	sxtb	r1, r0
 8008234:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008238:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 800823c:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8008240:	2031      	movs	r0, #49	; 0x31
 8008242:	f006 fbda 	bl	800e9fa <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008246:	210c      	movs	r1, #12
 8008248:	2037      	movs	r0, #55	; 0x37
 800824a:	f006 fbd6 	bl	800e9fa <SX1276Write>
 800824e:	e6f8      	b.n	8008042 <SX1276SetTxConfig+0x36>
 8008250:	200011b4 	.word	0x200011b4
 8008254:	01e84800 	.word	0x01e84800

08008258 <SX1276SetTxContinuousWave>:
{
 8008258:	b530      	push	{r4, r5, lr}
 800825a:	b08b      	sub	sp, #44	; 0x2c
 800825c:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 800825e:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8008262:	fb02 f404 	mul.w	r4, r2, r4
    SX1276SetChannel( freq );
 8008266:	f7fe ff27 	bl	80070b8 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 800826a:	9408      	str	r4, [sp, #32]
 800826c:	2000      	movs	r0, #0
 800826e:	9007      	str	r0, [sp, #28]
 8008270:	9006      	str	r0, [sp, #24]
 8008272:	9005      	str	r0, [sp, #20]
 8008274:	9004      	str	r0, [sp, #16]
 8008276:	9003      	str	r0, [sp, #12]
 8008278:	2305      	movs	r3, #5
 800827a:	9302      	str	r3, [sp, #8]
 800827c:	9001      	str	r0, [sp, #4]
 800827e:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	4603      	mov	r3, r0
 8008286:	4602      	mov	r2, r0
 8008288:	4629      	mov	r1, r5
 800828a:	f7ff febf 	bl	800800c <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 800828e:	2031      	movs	r0, #49	; 0x31
 8008290:	f006 fbbf 	bl	800ea12 <SX1276Read>
 8008294:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8008298:	2031      	movs	r0, #49	; 0x31
 800829a:	f006 fbae 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 800829e:	21f0      	movs	r1, #240	; 0xf0
 80082a0:	2040      	movs	r0, #64	; 0x40
 80082a2:	f006 fbaa 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 80082a6:	21a0      	movs	r1, #160	; 0xa0
 80082a8:	2041      	movs	r0, #65	; 0x41
 80082aa:	f006 fba6 	bl	800e9fa <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80082ae:	4d08      	ldr	r5, [pc, #32]	; (80082d0 <SX1276SetTxContinuousWave+0x78>)
 80082b0:	4621      	mov	r1, r4
 80082b2:	4628      	mov	r0, r5
 80082b4:	f006 fac9 	bl	800e84a <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 80082b8:	4b06      	ldr	r3, [pc, #24]	; (80082d4 <SX1276SetTxContinuousWave+0x7c>)
 80082ba:	2202      	movs	r2, #2
 80082bc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 80082c0:	4628      	mov	r0, r5
 80082c2:	f7fe fdd9 	bl	8006e78 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80082c6:	2003      	movs	r0, #3
 80082c8:	f006 fbaf 	bl	800ea2a <SX1276SetOpMode>
}
 80082cc:	b00b      	add	sp, #44	; 0x2c
 80082ce:	bd30      	pop	{r4, r5, pc}
 80082d0:	200012f8 	.word	0x200012f8
 80082d4:	200011b4 	.word	0x200011b4

080082d8 <SX1276SetMaxPayloadLength>:
{
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4604      	mov	r4, r0
 80082dc:	460d      	mov	r5, r1
    SX1276SetModem( modem );
 80082de:	f7ff fca5 	bl	8007c2c <SX1276SetModem>
    switch( modem )
 80082e2:	b114      	cbz	r4, 80082ea <SX1276SetMaxPayloadLength+0x12>
 80082e4:	2c01      	cmp	r4, #1
 80082e6:	d00a      	beq.n	80082fe <SX1276SetMaxPayloadLength+0x26>
}
 80082e8:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 80082ea:	4b07      	ldr	r3, [pc, #28]	; (8008308 <SX1276SetMaxPayloadLength+0x30>)
 80082ec:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d1f9      	bne.n	80082e8 <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 80082f4:	4629      	mov	r1, r5
 80082f6:	2032      	movs	r0, #50	; 0x32
 80082f8:	f006 fb7f 	bl	800e9fa <SX1276Write>
 80082fc:	e7f4      	b.n	80082e8 <SX1276SetMaxPayloadLength+0x10>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 80082fe:	4629      	mov	r1, r5
 8008300:	2023      	movs	r0, #35	; 0x23
 8008302:	f006 fb7a 	bl	800e9fa <SX1276Write>
}
 8008306:	e7ef      	b.n	80082e8 <SX1276SetMaxPayloadLength+0x10>
 8008308:	200011b4 	.word	0x200011b4

0800830c <SX1276SetPublicNetwork>:
{
 800830c:	b510      	push	{r4, lr}
 800830e:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8008310:	2001      	movs	r0, #1
 8008312:	f7ff fc8b 	bl	8007c2c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8008316:	4b07      	ldr	r3, [pc, #28]	; (8008334 <SX1276SetPublicNetwork+0x28>)
 8008318:	f883 4138 	strb.w	r4, [r3, #312]	; 0x138
    if( enable == true )
 800831c:	b124      	cbz	r4, 8008328 <SX1276SetPublicNetwork+0x1c>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 800831e:	2134      	movs	r1, #52	; 0x34
 8008320:	2039      	movs	r0, #57	; 0x39
 8008322:	f006 fb6a 	bl	800e9fa <SX1276Write>
}
 8008326:	bd10      	pop	{r4, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8008328:	2112      	movs	r1, #18
 800832a:	2039      	movs	r0, #57	; 0x39
 800832c:	f006 fb65 	bl	800e9fa <SX1276Write>
}
 8008330:	e7f9      	b.n	8008326 <SX1276SetPublicNetwork+0x1a>
 8008332:	bf00      	nop
 8008334:	200011b4 	.word	0x200011b4

08008338 <SX1276OnTimeoutIrq>:
{
 8008338:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 800833a:	4b33      	ldr	r3, [pc, #204]	; (8008408 <SX1276OnTimeoutIrq+0xd0>)
 800833c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8008340:	2b01      	cmp	r3, #1
 8008342:	d002      	beq.n	800834a <SX1276OnTimeoutIrq+0x12>
 8008344:	2b02      	cmp	r3, #2
 8008346:	d033      	beq.n	80083b0 <SX1276OnTimeoutIrq+0x78>
}
 8008348:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 800834a:	4b2f      	ldr	r3, [pc, #188]	; (8008408 <SX1276OnTimeoutIrq+0xd0>)
 800834c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008350:	b143      	cbz	r3, 8008364 <SX1276OnTimeoutIrq+0x2c>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008352:	4b2e      	ldr	r3, [pc, #184]	; (800840c <SX1276OnTimeoutIrq+0xd4>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d0f6      	beq.n	8008348 <SX1276OnTimeoutIrq+0x10>
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d0f3      	beq.n	8008348 <SX1276OnTimeoutIrq+0x10>
            RadioEvents->RxTimeout( );
 8008360:	4798      	blx	r3
 8008362:	e7f1      	b.n	8008348 <SX1276OnTimeoutIrq+0x10>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8008364:	4c28      	ldr	r4, [pc, #160]	; (8008408 <SX1276OnTimeoutIrq+0xd0>)
 8008366:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 800836a:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800836e:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 8008372:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8008376:	210b      	movs	r1, #11
 8008378:	203e      	movs	r0, #62	; 0x3e
 800837a:	f006 fb3e 	bl	800e9fa <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 800837e:	2110      	movs	r1, #16
 8008380:	203f      	movs	r0, #63	; 0x3f
 8008382:	f006 fb3a 	bl	800e9fa <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 8008386:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
 800838a:	b14b      	cbz	r3, 80083a0 <SX1276OnTimeoutIrq+0x68>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 800838c:	200d      	movs	r0, #13
 800838e:	f006 fb40 	bl	800ea12 <SX1276Read>
 8008392:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008396:	b2c9      	uxtb	r1, r1
 8008398:	200d      	movs	r0, #13
 800839a:	f006 fb2e 	bl	800e9fa <SX1276Write>
 800839e:	e7d8      	b.n	8008352 <SX1276OnTimeoutIrq+0x1a>
                SX1276.Settings.State = RF_IDLE;
 80083a0:	4b19      	ldr	r3, [pc, #100]	; (8008408 <SX1276OnTimeoutIrq+0xd0>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                TimerStop( &RxTimeoutSyncWord );
 80083a8:	4819      	ldr	r0, [pc, #100]	; (8008410 <SX1276OnTimeoutIrq+0xd8>)
 80083aa:	f7fe fddf 	bl	8006f6c <TimerStop>
 80083ae:	e7d0      	b.n	8008352 <SX1276OnTimeoutIrq+0x1a>
        SX1276Reset( );
 80083b0:	f7fe f9d8 	bl	8006764 <SX1276Reset>
        RxChainCalibration( );
 80083b4:	f7ff f960 	bl	8007678 <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80083b8:	2000      	movs	r0, #0
 80083ba:	f006 fb36 	bl	800ea2a <SX1276SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80083be:	2400      	movs	r4, #0
 80083c0:	e00c      	b.n	80083dc <SX1276OnTimeoutIrq+0xa4>
            SX1276SetModem( RadioRegsInit[i].Modem );
 80083c2:	4a14      	ldr	r2, [pc, #80]	; (8008414 <SX1276OnTimeoutIrq+0xdc>)
 80083c4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80083c8:	18d5      	adds	r5, r2, r3
 80083ca:	5cd0      	ldrb	r0, [r2, r3]
 80083cc:	f7ff fc2e 	bl	8007c2c <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80083d0:	78a9      	ldrb	r1, [r5, #2]
 80083d2:	7868      	ldrb	r0, [r5, #1]
 80083d4:	f006 fb11 	bl	800e9fa <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80083d8:	3401      	adds	r4, #1
 80083da:	b2e4      	uxtb	r4, r4
 80083dc:	2c0f      	cmp	r4, #15
 80083de:	d9f0      	bls.n	80083c2 <SX1276OnTimeoutIrq+0x8a>
        SX1276SetModem( MODEM_FSK );
 80083e0:	2000      	movs	r0, #0
 80083e2:	f7ff fc23 	bl	8007c2c <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 80083e6:	4c08      	ldr	r4, [pc, #32]	; (8008408 <SX1276OnTimeoutIrq+0xd0>)
 80083e8:	f894 0138 	ldrb.w	r0, [r4, #312]	; 0x138
 80083ec:	f7ff ff8e 	bl	800830c <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 80083f0:	2300      	movs	r3, #0
 80083f2:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80083f6:	4b05      	ldr	r3, [pc, #20]	; (800840c <SX1276OnTimeoutIrq+0xd4>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d0a4      	beq.n	8008348 <SX1276OnTimeoutIrq+0x10>
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0a1      	beq.n	8008348 <SX1276OnTimeoutIrq+0x10>
            RadioEvents->TxTimeout( );
 8008404:	4798      	blx	r3
}
 8008406:	e79f      	b.n	8008348 <SX1276OnTimeoutIrq+0x10>
 8008408:	200011b4 	.word	0x200011b4
 800840c:	20001080 	.word	0x20001080
 8008410:	20001084 	.word	0x20001084
 8008414:	080112e8 	.word	0x080112e8

08008418 <uart_stm32_async_rx_buf_rsp>:
	LOG_DBG("tx: async timeout");
}

static int uart_stm32_async_rx_buf_rsp(const struct device *dev, uint8_t *buf,
				       size_t len)
{
 8008418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800841a:	b08b      	sub	sp, #44	; 0x2c
 800841c:	af00      	add	r7, sp, #0
 800841e:	460d      	mov	r5, r1
 8008420:	4614      	mov	r4, r2
	struct uart_stm32_data *data = dev->data;
 8008422:	6906      	ldr	r6, [r0, #16]

	LOG_DBG("replace buffer (%d)", len);
 8008424:	2301      	movs	r3, #1
 8008426:	813b      	strh	r3, [r7, #8]
 8008428:	2302      	movs	r3, #2
 800842a:	817b      	strh	r3, [r7, #10]
 800842c:	b088      	sub	sp, #32
 800842e:	466b      	mov	r3, sp
 8008430:	f113 020c 	adds.w	r2, r3, #12
 8008434:	d03c      	beq.n	80084b0 <uart_stm32_async_rx_buf_rsp+0x98>
 8008436:	2010      	movs	r0, #16
 8008438:	2101      	movs	r1, #1
 800843a:	8139      	strh	r1, [r7, #8]
 800843c:	b11a      	cbz	r2, 8008446 <uart_stm32_async_rx_buf_rsp+0x2e>
 800843e:	2804      	cmp	r0, #4
 8008440:	dd01      	ble.n	8008446 <uart_stm32_async_rx_buf_rsp+0x2e>
 8008442:	491e      	ldr	r1, [pc, #120]	; (80084bc <uart_stm32_async_rx_buf_rsp+0xa4>)
 8008444:	6119      	str	r1, [r3, #16]
 8008446:	2102      	movs	r1, #2
 8008448:	8179      	strh	r1, [r7, #10]
 800844a:	b11a      	cbz	r2, 8008454 <uart_stm32_async_rx_buf_rsp+0x3c>
 800844c:	2808      	cmp	r0, #8
 800844e:	dd01      	ble.n	8008454 <uart_stm32_async_rx_buf_rsp+0x3c>
 8008450:	491b      	ldr	r1, [pc, #108]	; (80084c0 <uart_stm32_async_rx_buf_rsp+0xa8>)
 8008452:	6159      	str	r1, [r3, #20]
 8008454:	b112      	cbz	r2, 800845c <uart_stm32_async_rx_buf_rsp+0x44>
 8008456:	280c      	cmp	r0, #12
 8008458:	dd00      	ble.n	800845c <uart_stm32_async_rx_buf_rsp+0x44>
 800845a:	619c      	str	r4, [r3, #24]
 800845c:	280f      	cmp	r0, #15
 800845e:	dd2a      	ble.n	80084b6 <uart_stm32_async_rx_buf_rsp+0x9e>
 8008460:	2010      	movs	r0, #16
 8008462:	b12a      	cbz	r2, 8008470 <uart_stm32_async_rx_buf_rsp+0x58>
 8008464:	2100      	movs	r1, #0
 8008466:	6079      	str	r1, [r7, #4]
 8008468:	2104      	movs	r1, #4
 800846a:	7139      	strb	r1, [r7, #4]
 800846c:	6879      	ldr	r1, [r7, #4]
 800846e:	60d9      	str	r1, [r3, #12]
 8008470:	2100      	movs	r1, #0
 8008472:	f36f 0100 	bfc	r1, #0, #1
 8008476:	f36f 0141 	bfc	r1, #1, #1
 800847a:	f36f 0182 	bfc	r1, #2, #1
 800847e:	f36f 01c5 	bfc	r1, #3, #3
 8008482:	2304      	movs	r3, #4
 8008484:	f363 1188 	bfi	r1, r3, #6, #3
 8008488:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 800848c:	f363 2152 	bfi	r1, r3, #9, #10
 8008490:	f36f 41de 	bfc	r1, #19, #12
 8008494:	f36f 71df 	bfc	r1, #31, #1
 8008498:	2300      	movs	r3, #0
 800849a:	480a      	ldr	r0, [pc, #40]	; (80084c4 <uart_stm32_async_rx_buf_rsp+0xac>)
 800849c:	f005 f9a0 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	data->rx_next_buffer = buf;
 80084a0:	f8c6 5148 	str.w	r5, [r6, #328]	; 0x148
	data->rx_next_buffer_len = len;
 80084a4:	f8c6 414c 	str.w	r4, [r6, #332]	; 0x14c

	return 0;
}
 80084a8:	2000      	movs	r0, #0
 80084aa:	372c      	adds	r7, #44	; 0x2c
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LOG_DBG("replace buffer (%d)", len);
 80084b0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80084b4:	e7c0      	b.n	8008438 <uart_stm32_async_rx_buf_rsp+0x20>
 80084b6:	f06f 001b 	mvn.w	r0, #27
 80084ba:	e7d2      	b.n	8008462 <uart_stm32_async_rx_buf_rsp+0x4a>
 80084bc:	08011318 	.word	0x08011318
 80084c0:	08011610 	.word	0x08011610
 80084c4:	080101f8 	.word	0x080101f8

080084c8 <uart_stm32_configure>:
{
 80084c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084cc:	b090      	sub	sp, #64	; 0x40
 80084ce:	460c      	mov	r4, r1
	struct uart_stm32_data *data = dev->data;
 80084d0:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80084d2:	6843      	ldr	r3, [r0, #4]
 80084d4:	681d      	ldr	r5, [r3, #0]
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 80084d6:	790a      	ldrb	r2, [r1, #4]
	switch (parity) {
 80084d8:	2a01      	cmp	r2, #1
 80084da:	d015      	beq.n	8008508 <uart_stm32_configure+0x40>
 80084dc:	2a02      	cmp	r2, #2
 80084de:	d116      	bne.n	800850e <uart_stm32_configure+0x46>
		return LL_USART_PARITY_EVEN;
 80084e0:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 80084e4:	7963      	ldrb	r3, [r4, #5]
	switch (sb) {
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d017      	beq.n	800851a <uart_stm32_configure+0x52>
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d018      	beq.n	8008520 <uart_stm32_configure+0x58>
 80084ee:	b18b      	cbz	r3, 8008514 <uart_stm32_configure+0x4c>
		return LL_USART_STOPBITS_2;
 80084f0:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 80084f4:	79a1      	ldrb	r1, [r4, #6]
	switch (db) {
 80084f6:	2902      	cmp	r1, #2
 80084f8:	d015      	beq.n	8008526 <uart_stm32_configure+0x5e>
 80084fa:	2904      	cmp	r1, #4
 80084fc:	d019      	beq.n	8008532 <uart_stm32_configure+0x6a>
		if (p == UART_CFG_PARITY_NONE) {
 80084fe:	2a00      	cmp	r2, #0
 8008500:	f040 8097 	bne.w	8008632 <uart_stm32_configure+0x16a>
			return LL_USART_DATAWIDTH_8B;
 8008504:	2700      	movs	r7, #0
 8008506:	e016      	b.n	8008536 <uart_stm32_configure+0x6e>
	switch (parity) {
 8008508:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
 800850c:	e7ea      	b.n	80084e4 <uart_stm32_configure+0x1c>
		return LL_USART_PARITY_NONE;
 800850e:	f04f 0e00 	mov.w	lr, #0
 8008512:	e7e7      	b.n	80084e4 <uart_stm32_configure+0x1c>
	switch (sb) {
 8008514:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 8008518:	e7ec      	b.n	80084f4 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1;
 800851a:	f04f 0c00 	mov.w	ip, #0
 800851e:	e7e9      	b.n	80084f4 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1_5;
 8008520:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 8008524:	e7e6      	b.n	80084f4 <uart_stm32_configure+0x2c>
		if (p == UART_CFG_PARITY_NONE) {
 8008526:	b10a      	cbz	r2, 800852c <uart_stm32_configure+0x64>
			return LL_USART_DATAWIDTH_8B;
 8008528:	2700      	movs	r7, #0
 800852a:	e004      	b.n	8008536 <uart_stm32_configure+0x6e>
			return LL_USART_DATAWIDTH_7B;
 800852c:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 8008530:	e001      	b.n	8008536 <uart_stm32_configure+0x6e>
	switch (db) {
 8008532:	f44f 5780 	mov.w	r7, #4096	; 0x1000
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 8008536:	f894 a007 	ldrb.w	sl, [r4, #7]
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 800853a:	f1ba 0f01 	cmp.w	sl, #1
 800853e:	d07b      	beq.n	8008638 <uart_stm32_configure+0x170>
	return LL_USART_HWCONTROL_NONE;
 8008540:	f04f 0800 	mov.w	r8, #0
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8008544:	f1a2 0903 	sub.w	r9, r2, #3
 8008548:	fa5f f989 	uxtb.w	r9, r9
 800854c:	f1b9 0f01 	cmp.w	r9, #1
 8008550:	f240 80c1 	bls.w	80086d6 <uart_stm32_configure+0x20e>
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 8008554:	b112      	cbz	r2, 800855c <uart_stm32_configure+0x94>
 8008556:	2904      	cmp	r1, #4
 8008558:	f000 80c0 	beq.w	80086dc <uart_stm32_configure+0x214>
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 80c0 	beq.w	80086e2 <uart_stm32_configure+0x21a>
	if (cfg->stop_bits == UART_CFG_STOP_BITS_1_5) {
 8008562:	2b02      	cmp	r3, #2
 8008564:	f000 80c0 	beq.w	80086e8 <uart_stm32_configure+0x220>
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 8008568:	2901      	cmp	r1, #1
 800856a:	f240 80c0 	bls.w	80086ee <uart_stm32_configure+0x226>
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 800856e:	2904      	cmp	r1, #4
 8008570:	f000 80c0 	beq.w	80086f4 <uart_stm32_configure+0x22c>
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 8008574:	f1ba 0f00 	cmp.w	sl, #0
 8008578:	d017      	beq.n	80085aa <uart_stm32_configure+0xe2>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 800857a:	4b63      	ldr	r3, [pc, #396]	; (8008708 <uart_stm32_configure+0x240>)
 800857c:	429d      	cmp	r5, r3
 800857e:	d010      	beq.n	80085a2 <uart_stm32_configure+0xda>
 8008580:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8008584:	429d      	cmp	r5, r3
 8008586:	d00c      	beq.n	80085a2 <uart_stm32_configure+0xda>
 8008588:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800858c:	429d      	cmp	r5, r3
 800858e:	d008      	beq.n	80085a2 <uart_stm32_configure+0xda>
 8008590:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008594:	429d      	cmp	r5, r3
 8008596:	d004      	beq.n	80085a2 <uart_stm32_configure+0xda>
 8008598:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 800859c:	429d      	cmp	r5, r3
 800859e:	f040 80ac 	bne.w	80086fa <uart_stm32_configure+0x232>
 80085a2:	f1ba 0f01 	cmp.w	sl, #1
 80085a6:	f040 80ab 	bne.w	8008700 <uart_stm32_configure+0x238>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80085aa:	682b      	ldr	r3, [r5, #0]
 80085ac:	f023 0301 	bic.w	r3, r3, #1
 80085b0:	602b      	str	r3, [r5, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80085b2:	6843      	ldr	r3, [r0, #4]
 80085b4:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80085b6:	6813      	ldr	r3, [r2, #0]
 80085b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	if (parity != uart_stm32_get_parity(dev)) {
 80085bc:	459e      	cmp	lr, r3
 80085be:	d005      	beq.n	80085cc <uart_stm32_configure+0x104>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 80085c0:	6813      	ldr	r3, [r2, #0]
 80085c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80085c6:	ea4e 0303 	orr.w	r3, lr, r3
 80085ca:	6013      	str	r3, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80085cc:	6843      	ldr	r3, [r0, #4]
 80085ce:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 80085d0:	6853      	ldr	r3, [r2, #4]
 80085d2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	if (stopbits != uart_stm32_get_stopbits(dev)) {
 80085d6:	459c      	cmp	ip, r3
 80085d8:	d005      	beq.n	80085e6 <uart_stm32_configure+0x11e>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80085da:	6853      	ldr	r3, [r2, #4]
 80085dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80085e0:	ea4c 0303 	orr.w	r3, ip, r3
 80085e4:	6053      	str	r3, [r2, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80085e6:	6843      	ldr	r3, [r0, #4]
 80085e8:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 80085ea:	6813      	ldr	r3, [r2, #0]
 80085ec:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
	if (databits != uart_stm32_get_databits(dev)) {
 80085f0:	429f      	cmp	r7, r3
 80085f2:	d004      	beq.n	80085fe <uart_stm32_configure+0x136>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 80085f4:	6813      	ldr	r3, [r2, #0]
 80085f6:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80085fa:	431f      	orrs	r7, r3
 80085fc:	6017      	str	r7, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80085fe:	6843      	ldr	r3, [r0, #4]
 8008600:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8008602:	6893      	ldr	r3, [r2, #8]
 8008604:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8008608:	4598      	cmp	r8, r3
 800860a:	d005      	beq.n	8008618 <uart_stm32_configure+0x150>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800860c:	6893      	ldr	r3, [r2, #8]
 800860e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008612:	ea48 0303 	orr.w	r3, r8, r3
 8008616:	6093      	str	r3, [r2, #8]
	if (cfg->baudrate != data->baud_rate) {
 8008618:	f8d4 8000 	ldr.w	r8, [r4]
 800861c:	6833      	ldr	r3, [r6, #0]
 800861e:	4598      	cmp	r8, r3
 8008620:	d10d      	bne.n	800863e <uart_stm32_configure+0x176>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008622:	682b      	ldr	r3, [r5, #0]
 8008624:	f043 0301 	orr.w	r3, r3, #1
 8008628:	602b      	str	r3, [r5, #0]
	return 0;
 800862a:	2000      	movs	r0, #0
};
 800862c:	b010      	add	sp, #64	; 0x40
 800862e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return LL_USART_DATAWIDTH_9B;
 8008632:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8008636:	e77e      	b.n	8008536 <uart_stm32_configure+0x6e>
		return LL_USART_HWCONTROL_RTS_CTS;
 8008638:	f44f 7840 	mov.w	r8, #768	; 0x300
 800863c:	e782      	b.n	8008544 <uart_stm32_configure+0x7c>
	struct uart_stm32_data *data = dev->data;
 800863e:	6903      	ldr	r3, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008640:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8008644:	f859 7b0c 	ldr.w	r7, [r9], #12
	if (clock_control_get_rate(data->clock,
 8008648:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800864c:	4650      	mov	r0, sl
 800864e:	f006 fbd6 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8008652:	b1b8      	cbz	r0, 8008684 <uart_stm32_configure+0x1bc>
	const struct clock_control_driver_api *api =
 8008654:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	b1b3      	cbz	r3, 800868a <uart_stm32_configure+0x1c2>
	return api->get_rate(dev, sys, rate);
 800865c:	466a      	mov	r2, sp
 800865e:	4649      	mov	r1, r9
 8008660:	4650      	mov	r0, sl
 8008662:	4798      	blx	r3
 8008664:	2800      	cmp	r0, #0
 8008666:	db13      	blt.n	8008690 <uart_stm32_configure+0x1c8>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800866e:	603b      	str	r3, [r7, #0]
  else
  {
#if defined(USART_PRESC_PRESCALER)
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8008670:	9b00      	ldr	r3, [sp, #0]
 8008672:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 8008676:	fbb3 f3f8 	udiv	r3, r3, r8
 800867a:	b29b      	uxth	r3, r3
 800867c:	60fb      	str	r3, [r7, #12]
		data->baud_rate = cfg->baudrate;
 800867e:	6823      	ldr	r3, [r4, #0]
 8008680:	6033      	str	r3, [r6, #0]
 8008682:	e7ce      	b.n	8008622 <uart_stm32_configure+0x15a>
		return -ENODEV;
 8008684:	f06f 0012 	mvn.w	r0, #18
 8008688:	e7ec      	b.n	8008664 <uart_stm32_configure+0x19c>
		return -ENOSYS;
 800868a:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800868e:	e7e9      	b.n	8008664 <uart_stm32_configure+0x19c>
		LOG_ERR("Failed call clock_control_get_rate");
 8008690:	2201      	movs	r2, #1
 8008692:	f8ad 2008 	strh.w	r2, [sp, #8]
 8008696:	4b1d      	ldr	r3, [pc, #116]	; (800870c <uart_stm32_configure+0x244>)
 8008698:	930e      	str	r3, [sp, #56]	; 0x38
 800869a:	2300      	movs	r3, #0
 800869c:	9301      	str	r3, [sp, #4]
 800869e:	2102      	movs	r1, #2
 80086a0:	f88d 1004 	strb.w	r1, [sp, #4]
 80086a4:	9901      	ldr	r1, [sp, #4]
 80086a6:	910d      	str	r1, [sp, #52]	; 0x34
 80086a8:	4619      	mov	r1, r3
 80086aa:	f363 0100 	bfi	r1, r3, #0, #1
 80086ae:	f363 0141 	bfi	r1, r3, #1, #1
 80086b2:	f363 0182 	bfi	r1, r3, #2, #1
 80086b6:	f363 01c5 	bfi	r1, r3, #3, #3
 80086ba:	f362 1188 	bfi	r1, r2, #6, #3
 80086be:	2208      	movs	r2, #8
 80086c0:	f362 2152 	bfi	r1, r2, #9, #10
 80086c4:	f363 41de 	bfi	r1, r3, #19, #12
 80086c8:	f363 71df 	bfi	r1, r3, #31, #1
 80086cc:	aa0d      	add	r2, sp, #52	; 0x34
 80086ce:	4810      	ldr	r0, [pc, #64]	; (8008710 <uart_stm32_configure+0x248>)
 80086d0:	f005 f886 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return;
 80086d4:	e7d3      	b.n	800867e <uart_stm32_configure+0x1b6>
		return -ENOTSUP;
 80086d6:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086da:	e7a7      	b.n	800862c <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80086dc:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086e0:	e7a4      	b.n	800862c <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80086e2:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086e6:	e7a1      	b.n	800862c <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80086e8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086ec:	e79e      	b.n	800862c <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80086ee:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086f2:	e79b      	b.n	800862c <uart_stm32_configure+0x164>
 80086f4:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086f8:	e798      	b.n	800862c <uart_stm32_configure+0x164>
			return -ENOTSUP;
 80086fa:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80086fe:	e795      	b.n	800862c <uart_stm32_configure+0x164>
 8008700:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8008704:	e792      	b.n	800862c <uart_stm32_configure+0x164>
 8008706:	bf00      	nop
 8008708:	40013800 	.word	0x40013800
 800870c:	08010e90 	.word	0x08010e90
 8008710:	080101f8 	.word	0x080101f8

08008714 <uart_stm32_async_init>:

static int uart_stm32_async_init(const struct device *dev)
{
 8008714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008718:	4605      	mov	r5, r0
	struct uart_stm32_data *data = dev->data;
 800871a:	6904      	ldr	r4, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800871c:	6843      	ldr	r3, [r0, #4]
 800871e:	681e      	ldr	r6, [r3, #0]

	data->uart_dev = dev;
 8008720:	60a0      	str	r0, [r4, #8]

	if (data->dma_rx.dma_dev != NULL) {
 8008722:	69a0      	ldr	r0, [r4, #24]
 8008724:	b120      	cbz	r0, 8008730 <uart_stm32_async_init+0x1c>
 8008726:	f006 fb6a 	bl	800edfe <z_device_is_ready>
		if (!device_is_ready(data->dma_rx.dma_dev)) {
 800872a:	2800      	cmp	r0, #0
 800872c:	f000 80a3 	beq.w	8008876 <uart_stm32_async_init+0x162>
			return -ENODEV;
		}
	}

	if (data->dma_tx.dma_dev != NULL) {
 8008730:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8008734:	b12b      	cbz	r3, 8008742 <uart_stm32_async_init+0x2e>
		if (!device_is_ready(data->dma_rx.dma_dev)) {
 8008736:	69a0      	ldr	r0, [r4, #24]
 8008738:	f006 fb61 	bl	800edfe <z_device_is_ready>
 800873c:	2800      	cmp	r0, #0
 800873e:	f000 809d 	beq.w	800887c <uart_stm32_async_init+0x168>
	struct uart_stm32_data *data = dev->data;
 8008742:	692b      	ldr	r3, [r5, #16]
	data->dma_rx.enabled = false;
 8008744:	2700      	movs	r7, #0
 8008746:	f883 70a8 	strb.w	r7, [r3, #168]	; 0xa8
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800874a:	686b      	ldr	r3, [r5, #4]
 800874c:	681a      	ldr	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
 800874e:	6893      	ldr	r3, [r2, #8]
 8008750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008754:	6093      	str	r3, [r2, #8]

	/* Disable both TX and RX DMA requests */
	uart_stm32_dma_rx_disable(dev);
	uart_stm32_dma_tx_disable(dev);

	k_work_init_delayable(&data->dma_rx.timeout_work,
 8008756:	494b      	ldr	r1, [pc, #300]	; (8008884 <uart_stm32_async_init+0x170>)
 8008758:	f104 0078 	add.w	r0, r4, #120	; 0x78
 800875c:	f006 fca4 	bl	800f0a8 <k_work_init_delayable>
			    uart_stm32_async_rx_timeout);
	k_work_init_delayable(&data->dma_tx.timeout_work,
 8008760:	4949      	ldr	r1, [pc, #292]	; (8008888 <uart_stm32_async_init+0x174>)
 8008762:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8008766:	f006 fc9f 	bl	800f0a8 <k_work_init_delayable>
			    uart_stm32_async_tx_timeout);

	/* Configure dma rx config */
	memset(&data->dma_rx.blk_cfg, 0, sizeof(data->dma_rx.blk_cfg));
 800876a:	f104 0844 	add.w	r8, r4, #68	; 0x44
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
 800876e:	2220      	movs	r2, #32
 8008770:	4639      	mov	r1, r7
 8008772:	4640      	mov	r0, r8
 8008774:	f006 ff98 	bl	800f6a8 <memset>
    data_reg_addr = (uint32_t) &(USARTx->TDR);
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8008778:	f106 0324 	add.w	r3, r6, #36	; 0x24
	defined(CONFIG_SOC_SERIES_STM32F4X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X)
	data->dma_rx.blk_cfg.source_address =
				LL_USART_DMA_GetRegAddr(UartInstance);
#else
	data->dma_rx.blk_cfg.source_address =
 800877c:	6463      	str	r3, [r4, #68]	; 0x44
				LL_USART_DMA_GetRegAddr(UartInstance,
						LL_USART_DMA_REG_DATA_RECEIVE);
#endif

	data->dma_rx.blk_cfg.dest_address = 0; /* dest not ready */
 800877e:	64a7      	str	r7, [r4, #72]	; 0x48

	if (data->dma_rx.src_addr_increment) {
 8008780:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8008784:	2b00      	cmp	r3, #0
 8008786:	d056      	beq.n	8008836 <uart_stm32_async_init+0x122>
		data->dma_rx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 8008788:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 800878c:	f36f 0383 	bfc	r3, #2, #2
 8008790:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	} else {
		data->dma_rx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
	}

	if (data->dma_rx.dst_addr_increment) {
 8008794:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8008798:	2b00      	cmp	r3, #0
 800879a:	d054      	beq.n	8008846 <uart_stm32_async_init+0x132>
		data->dma_rx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 800879c:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 80087a0:	f36f 1305 	bfc	r3, #4, #2
 80087a4:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	} else {
		data->dma_rx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
	}

	/* RX disable circular buffer */
	data->dma_rx.blk_cfg.source_reload_en  = 0;
 80087a8:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 80087ac:	f36f 1386 	bfc	r3, #6, #1
 80087b0:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	data->dma_rx.blk_cfg.dest_reload_en = 0;
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	f36f 13c7 	bfc	r3, #7, #1
 80087ba:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	data->dma_rx.blk_cfg.fifo_mode_control = data->dma_rx.fifo_threshold;
 80087be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80087c0:	f894 3061 	ldrb.w	r3, [r4, #97]	; 0x61
 80087c4:	f362 0303 	bfi	r3, r2, #0, #4
 80087c8:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61

	data->dma_rx.dma_cfg.head_block = &data->dma_rx.blk_cfg;
 80087cc:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	data->dma_rx.dma_cfg.user_data = (void *)dev;
 80087d0:	6365      	str	r5, [r4, #52]	; 0x34
	data->rx_next_buffer = NULL;
 80087d2:	2700      	movs	r7, #0
 80087d4:	f8c4 7148 	str.w	r7, [r4, #328]	; 0x148
	data->rx_next_buffer_len = 0;
 80087d8:	f8c4 714c 	str.w	r7, [r4, #332]	; 0x14c

	/* Configure dma tx config */
	memset(&data->dma_tx.blk_cfg, 0, sizeof(data->dma_tx.blk_cfg));
 80087dc:	f104 08dc 	add.w	r8, r4, #220	; 0xdc
 80087e0:	2220      	movs	r2, #32
 80087e2:	4639      	mov	r1, r7
 80087e4:	4640      	mov	r0, r8
 80087e6:	f006 ff5f 	bl	800f6a8 <memset>
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80087ea:	3628      	adds	r6, #40	; 0x28
	defined(CONFIG_SOC_SERIES_STM32F4X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X)
	data->dma_tx.blk_cfg.dest_address =
			LL_USART_DMA_GetRegAddr(UartInstance);
#else
	data->dma_tx.blk_cfg.dest_address =
 80087ec:	f8c4 60e0 	str.w	r6, [r4, #224]	; 0xe0
			LL_USART_DMA_GetRegAddr(UartInstance,
					LL_USART_DMA_REG_DATA_TRANSMIT);
#endif

	data->dma_tx.blk_cfg.source_address = 0; /* not ready */
 80087f0:	f8c4 70dc 	str.w	r7, [r4, #220]	; 0xdc

	if (data->dma_tx.src_addr_increment) {
 80087f4:	f894 30d5 	ldrb.w	r3, [r4, #213]	; 0xd5
 80087f8:	b36b      	cbz	r3, 8008856 <uart_stm32_async_init+0x142>
		data->dma_tx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 80087fa:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
 80087fe:	f36f 0383 	bfc	r3, #2, #2
 8008802:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
	} else {
		data->dma_tx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
	}

	if (data->dma_tx.dst_addr_increment) {
 8008806:	f894 30d6 	ldrb.w	r3, [r4, #214]	; 0xd6
 800880a:	b363      	cbz	r3, 8008866 <uart_stm32_async_init+0x152>
		data->dma_tx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 800880c:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
 8008810:	f36f 1305 	bfc	r3, #4, #2
 8008814:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
	} else {
		data->dma_tx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
	}

	data->dma_tx.blk_cfg.fifo_mode_control = data->dma_tx.fifo_threshold;
 8008818:	f8d4 20d8 	ldr.w	r2, [r4, #216]	; 0xd8
 800881c:	f894 30f9 	ldrb.w	r3, [r4, #249]	; 0xf9
 8008820:	f362 0303 	bfi	r3, r2, #0, #4
 8008824:	f884 30f9 	strb.w	r3, [r4, #249]	; 0xf9

	data->dma_tx.dma_cfg.head_block = &data->dma_tx.blk_cfg;
 8008828:	f8c4 80c8 	str.w	r8, [r4, #200]	; 0xc8
	data->dma_tx.dma_cfg.user_data = (void *)dev;
 800882c:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc

	return 0;
 8008830:	2000      	movs	r0, #0
}
 8008832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		data->dma_rx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8008836:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 800883a:	2202      	movs	r2, #2
 800883c:	f362 0383 	bfi	r3, r2, #2, #2
 8008840:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
 8008844:	e7a6      	b.n	8008794 <uart_stm32_async_init+0x80>
		data->dma_rx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8008846:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 800884a:	2202      	movs	r2, #2
 800884c:	f362 1305 	bfi	r3, r2, #4, #2
 8008850:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
 8008854:	e7a8      	b.n	80087a8 <uart_stm32_async_init+0x94>
		data->dma_tx.blk_cfg.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8008856:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
 800885a:	2202      	movs	r2, #2
 800885c:	f362 0383 	bfi	r3, r2, #2, #2
 8008860:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
 8008864:	e7cf      	b.n	8008806 <uart_stm32_async_init+0xf2>
		data->dma_tx.blk_cfg.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8008866:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
 800886a:	2202      	movs	r2, #2
 800886c:	f362 1305 	bfi	r3, r2, #4, #2
 8008870:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
 8008874:	e7d0      	b.n	8008818 <uart_stm32_async_init+0x104>
			return -ENODEV;
 8008876:	f06f 0012 	mvn.w	r0, #18
 800887a:	e7da      	b.n	8008832 <uart_stm32_async_init+0x11e>
			return -ENODEV;
 800887c:	f06f 0012 	mvn.w	r0, #18
 8008880:	e7d7      	b.n	8008832 <uart_stm32_async_init+0x11e>
 8008882:	bf00      	nop
 8008884:	08008f25 	.word	0x08008f25
 8008888:	08008ad1 	.word	0x08008ad1

0800888c <uart_stm32_dma_replace_buffer>:
{
 800888c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008890:	b08c      	sub	sp, #48	; 0x30
 8008892:	af02      	add	r7, sp, #8
 8008894:	4605      	mov	r5, r0
	struct uart_stm32_data *data = dev->data;
 8008896:	6904      	ldr	r4, [r0, #16]
	LOG_DBG("Replacing RX buffer: %d", data->rx_next_buffer_len);
 8008898:	2301      	movs	r3, #1
 800889a:	813b      	strh	r3, [r7, #8]
 800889c:	2302      	movs	r3, #2
 800889e:	817b      	strh	r3, [r7, #10]
 80088a0:	466e      	mov	r6, sp
 80088a2:	b088      	sub	sp, #32
 80088a4:	a902      	add	r1, sp, #8
 80088a6:	466b      	mov	r3, sp
 80088a8:	f113 0214 	adds.w	r2, r3, #20
 80088ac:	d06e      	beq.n	800898c <uart_stm32_dma_replace_buffer+0x100>
 80088ae:	2310      	movs	r3, #16
 80088b0:	2001      	movs	r0, #1
 80088b2:	8138      	strh	r0, [r7, #8]
 80088b4:	b11a      	cbz	r2, 80088be <uart_stm32_dma_replace_buffer+0x32>
 80088b6:	2b04      	cmp	r3, #4
 80088b8:	dd01      	ble.n	80088be <uart_stm32_dma_replace_buffer+0x32>
 80088ba:	4837      	ldr	r0, [pc, #220]	; (8008998 <uart_stm32_dma_replace_buffer+0x10c>)
 80088bc:	6108      	str	r0, [r1, #16]
 80088be:	2002      	movs	r0, #2
 80088c0:	8178      	strh	r0, [r7, #10]
 80088c2:	b11a      	cbz	r2, 80088cc <uart_stm32_dma_replace_buffer+0x40>
 80088c4:	2b08      	cmp	r3, #8
 80088c6:	dd01      	ble.n	80088cc <uart_stm32_dma_replace_buffer+0x40>
 80088c8:	4834      	ldr	r0, [pc, #208]	; (800899c <uart_stm32_dma_replace_buffer+0x110>)
 80088ca:	6148      	str	r0, [r1, #20]
 80088cc:	f8d4 014c 	ldr.w	r0, [r4, #332]	; 0x14c
 80088d0:	b112      	cbz	r2, 80088d8 <uart_stm32_dma_replace_buffer+0x4c>
 80088d2:	2b0c      	cmp	r3, #12
 80088d4:	dd00      	ble.n	80088d8 <uart_stm32_dma_replace_buffer+0x4c>
 80088d6:	6188      	str	r0, [r1, #24]
 80088d8:	2b0f      	cmp	r3, #15
 80088da:	dd5a      	ble.n	8008992 <uart_stm32_dma_replace_buffer+0x106>
 80088dc:	2310      	movs	r3, #16
 80088de:	b12a      	cbz	r2, 80088ec <uart_stm32_dma_replace_buffer+0x60>
 80088e0:	2000      	movs	r0, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	2004      	movs	r0, #4
 80088e6:	7138      	strb	r0, [r7, #4]
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	60c8      	str	r0, [r1, #12]
 80088ec:	2100      	movs	r1, #0
 80088ee:	f36f 0100 	bfc	r1, #0, #1
 80088f2:	f36f 0141 	bfc	r1, #1, #1
 80088f6:	f36f 0182 	bfc	r1, #2, #1
 80088fa:	f36f 01c5 	bfc	r1, #3, #3
 80088fe:	2004      	movs	r0, #4
 8008900:	f360 1188 	bfi	r1, r0, #6, #3
 8008904:	f403 737d 	and.w	r3, r3, #1012	; 0x3f4
 8008908:	f363 2152 	bfi	r1, r3, #9, #10
 800890c:	f36f 41de 	bfc	r1, #19, #12
 8008910:	f36f 71df 	bfc	r1, #31, #1
 8008914:	2300      	movs	r3, #0
 8008916:	4822      	ldr	r0, [pc, #136]	; (80089a0 <uart_stm32_dma_replace_buffer+0x114>)
 8008918:	f004 ff62 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 800891c:	46b5      	mov	sp, r6
	data->dma_rx.offset = 0;
 800891e:	2200      	movs	r2, #0
 8008920:	66e2      	str	r2, [r4, #108]	; 0x6c
	data->dma_rx.counter = 0;
 8008922:	6722      	str	r2, [r4, #112]	; 0x70
	data->dma_rx.buffer = data->rx_next_buffer;
 8008924:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 8008928:	6663      	str	r3, [r4, #100]	; 0x64
	data->dma_rx.buffer_length = data->rx_next_buffer_len;
 800892a:	f8d4 614c 	ldr.w	r6, [r4, #332]	; 0x14c
 800892e:	66a6      	str	r6, [r4, #104]	; 0x68
	data->dma_rx.blk_cfg.block_size = data->dma_rx.buffer_length;
 8008930:	65a6      	str	r6, [r4, #88]	; 0x58
	data->dma_rx.blk_cfg.dest_address = (uint32_t)data->dma_rx.buffer;
 8008932:	64a3      	str	r3, [r4, #72]	; 0x48
	data->rx_next_buffer = NULL;
 8008934:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
	data->rx_next_buffer_len = 0;
 8008938:	f8c4 214c 	str.w	r2, [r4, #332]	; 0x14c
	dma_reload(data->dma_rx.dma_dev, data->dma_rx.dma_channel,
 800893c:	69a0      	ldr	r0, [r4, #24]
 800893e:	69e1      	ldr	r1, [r4, #28]
 8008940:	6c62      	ldr	r2, [r4, #68]	; 0x44
#endif
{
	const struct dma_driver_api *api =
		(const struct dma_driver_api *)dev->api;

	if (api->reload) {
 8008942:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8008946:	f8dc 8004 	ldr.w	r8, [ip, #4]
 800894a:	f1b8 0f00 	cmp.w	r8, #0
 800894e:	d001      	beq.n	8008954 <uart_stm32_dma_replace_buffer+0xc8>
		return api->reload(dev, channel, src, dst, size);
 8008950:	9600      	str	r6, [sp, #0]
 8008952:	47c0      	blx	r8
	dma_start(data->dma_rx.dma_dev, data->dma_rx.dma_channel);
 8008954:	69a0      	ldr	r0, [r4, #24]
 8008956:	69e1      	ldr	r1, [r4, #28]
 */
__syscall int dma_start(const struct device *dev, uint32_t channel);

static inline int z_impl_dma_start(const struct device *dev, uint32_t channel)
{
	const struct dma_driver_api *api =
 8008958:	6883      	ldr	r3, [r0, #8]
		(const struct dma_driver_api *)dev->api;

	return api->start(dev, channel);
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	4798      	blx	r3
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800895e:	686b      	ldr	r3, [r5, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8008962:	2210      	movs	r2, #16
 8008964:	621a      	str	r2, [r3, #32]
	struct uart_event evt = {
 8008966:	2300      	movs	r3, #0
 8008968:	60bb      	str	r3, [r7, #8]
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	613b      	str	r3, [r7, #16]
 800896e:	617b      	str	r3, [r7, #20]
 8008970:	61bb      	str	r3, [r7, #24]
 8008972:	2303      	movs	r3, #3
 8008974:	723b      	strb	r3, [r7, #8]
	if (data->async_cb) {
 8008976:	68e3      	ldr	r3, [r4, #12]
 8008978:	b123      	cbz	r3, 8008984 <uart_stm32_dma_replace_buffer+0xf8>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 800897a:	6922      	ldr	r2, [r4, #16]
 800897c:	f107 0108 	add.w	r1, r7, #8
 8008980:	68a0      	ldr	r0, [r4, #8]
 8008982:	4798      	blx	r3
}
 8008984:	3728      	adds	r7, #40	; 0x28
 8008986:	46bd      	mov	sp, r7
 8008988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LOG_DBG("Replacing RX buffer: %d", data->rx_next_buffer_len);
 800898c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8008990:	e78e      	b.n	80088b0 <uart_stm32_dma_replace_buffer+0x24>
 8008992:	f06f 031b 	mvn.w	r3, #27
 8008996:	e7a2      	b.n	80088de <uart_stm32_dma_replace_buffer+0x52>
 8008998:	08011330 	.word	0x08011330
 800899c:	0801154c 	.word	0x0801154c
 80089a0:	080101f8 	.word	0x080101f8

080089a4 <uart_stm32_async_tx_abort>:
{
 80089a4:	b5b0      	push	{r4, r5, r7, lr}
 80089a6:	b08c      	sub	sp, #48	; 0x30
 80089a8:	af00      	add	r7, sp, #0
	struct uart_stm32_data *data = dev->data;
 80089aa:	6904      	ldr	r4, [r0, #16]
	size_t tx_buffer_length = data->dma_tx.buffer_length;
 80089ac:	f8d4 5100 	ldr.w	r5, [r4, #256]	; 0x100
	if (tx_buffer_length == 0) {
 80089b0:	2d00      	cmp	r5, #0
 80089b2:	f000 8083 	beq.w	8008abc <uart_stm32_async_tx_abort+0x118>
	(void)k_work_cancel_delayable(&data->dma_tx.timeout_work);
 80089b6:	f504 7088 	add.w	r0, r4, #272	; 0x110
 80089ba:	f006 fba7 	bl	800f10c <k_work_cancel_delayable>
	if (!dma_get_status(data->dma_tx.dma_dev,
 80089be:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 80089c2:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 * @retval Negative errno code if failure.
 */
static inline int dma_get_status(const struct device *dev, uint32_t channel,
				 struct dma_status *stat)
{
	const struct dma_driver_api *api =
 80089c6:	6883      	ldr	r3, [r0, #8]
		(const struct dma_driver_api *)dev->api;

	if (api->get_status) {
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	b13b      	cbz	r3, 80089dc <uart_stm32_async_tx_abort+0x38>
		return api->get_status(dev, channel, stat);
 80089cc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80089d0:	4798      	blx	r3
 80089d2:	b918      	cbnz	r0, 80089dc <uart_stm32_async_tx_abort+0x38>
		data->dma_tx.counter = tx_buffer_length - stat.pending_length;
 80089d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d6:	1aed      	subs	r5, r5, r3
 80089d8:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
	dma_stop(data->dma_tx.dma_dev, data->dma_tx.dma_channel);
 80089dc:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 80089e0:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
	const struct dma_driver_api *api =
 80089e4:	6883      	ldr	r3, [r0, #8]
	return api->stop(dev, channel);
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	4798      	blx	r3
	LOG_DBG("tx abort: %d", data->dma_tx.counter);
 80089ea:	2301      	movs	r3, #1
 80089ec:	813b      	strh	r3, [r7, #8]
 80089ee:	2302      	movs	r3, #2
 80089f0:	817b      	strh	r3, [r7, #10]
 80089f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80089f6:	466d      	mov	r5, sp
 80089f8:	b088      	sub	sp, #32
 80089fa:	466b      	mov	r3, sp
 80089fc:	f113 020c 	adds.w	r2, r3, #12
 8008a00:	d056      	beq.n	8008ab0 <uart_stm32_async_tx_abort+0x10c>
 8008a02:	2110      	movs	r1, #16
 8008a04:	2001      	movs	r0, #1
 8008a06:	8138      	strh	r0, [r7, #8]
 8008a08:	b11a      	cbz	r2, 8008a12 <uart_stm32_async_tx_abort+0x6e>
 8008a0a:	2904      	cmp	r1, #4
 8008a0c:	dd01      	ble.n	8008a12 <uart_stm32_async_tx_abort+0x6e>
 8008a0e:	482d      	ldr	r0, [pc, #180]	; (8008ac4 <uart_stm32_async_tx_abort+0x120>)
 8008a10:	6118      	str	r0, [r3, #16]
 8008a12:	2002      	movs	r0, #2
 8008a14:	8178      	strh	r0, [r7, #10]
 8008a16:	b11a      	cbz	r2, 8008a20 <uart_stm32_async_tx_abort+0x7c>
 8008a18:	2908      	cmp	r1, #8
 8008a1a:	dd01      	ble.n	8008a20 <uart_stm32_async_tx_abort+0x7c>
 8008a1c:	482a      	ldr	r0, [pc, #168]	; (8008ac8 <uart_stm32_async_tx_abort+0x124>)
 8008a1e:	6158      	str	r0, [r3, #20]
 8008a20:	f8d4 0108 	ldr.w	r0, [r4, #264]	; 0x108
 8008a24:	b122      	cbz	r2, 8008a30 <uart_stm32_async_tx_abort+0x8c>
 8008a26:	290c      	cmp	r1, #12
 8008a28:	dd02      	ble.n	8008a30 <uart_stm32_async_tx_abort+0x8c>
 8008a2a:	f8d4 0108 	ldr.w	r0, [r4, #264]	; 0x108
 8008a2e:	6198      	str	r0, [r3, #24]
 8008a30:	290f      	cmp	r1, #15
 8008a32:	dd40      	ble.n	8008ab6 <uart_stm32_async_tx_abort+0x112>
 8008a34:	2010      	movs	r0, #16
 8008a36:	b12a      	cbz	r2, 8008a44 <uart_stm32_async_tx_abort+0xa0>
 8008a38:	2100      	movs	r1, #0
 8008a3a:	6079      	str	r1, [r7, #4]
 8008a3c:	2104      	movs	r1, #4
 8008a3e:	7139      	strb	r1, [r7, #4]
 8008a40:	6879      	ldr	r1, [r7, #4]
 8008a42:	60d9      	str	r1, [r3, #12]
 8008a44:	2100      	movs	r1, #0
 8008a46:	f36f 0100 	bfc	r1, #0, #1
 8008a4a:	f36f 0141 	bfc	r1, #1, #1
 8008a4e:	f36f 0182 	bfc	r1, #2, #1
 8008a52:	f36f 01c5 	bfc	r1, #3, #3
 8008a56:	2304      	movs	r3, #4
 8008a58:	f363 1188 	bfi	r1, r3, #6, #3
 8008a5c:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8008a60:	f363 2152 	bfi	r1, r3, #9, #10
 8008a64:	f36f 41de 	bfc	r1, #19, #12
 8008a68:	f36f 71df 	bfc	r1, #31, #1
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4817      	ldr	r0, [pc, #92]	; (8008acc <uart_stm32_async_tx_abort+0x128>)
 8008a70:	f004 feb6 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8008a74:	46ad      	mov	sp, r5
	struct uart_event event = {
 8008a76:	2300      	movs	r3, #0
 8008a78:	60bb      	str	r3, [r7, #8]
 8008a7a:	60fb      	str	r3, [r7, #12]
 8008a7c:	613b      	str	r3, [r7, #16]
 8008a7e:	617b      	str	r3, [r7, #20]
 8008a80:	61bb      	str	r3, [r7, #24]
 8008a82:	2201      	movs	r2, #1
 8008a84:	723a      	strb	r2, [r7, #8]
		.data.tx.buf = data->dma_tx.buffer,
 8008a86:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
	struct uart_event event = {
 8008a8a:	60fa      	str	r2, [r7, #12]
		.data.tx.len = data->dma_tx.counter
 8008a8c:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
	struct uart_event event = {
 8008a90:	613a      	str	r2, [r7, #16]
	data->dma_tx.buffer_length = 0;
 8008a92:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	data->dma_tx.counter = 0;
 8008a96:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
	if (data->async_cb) {
 8008a9a:	68e3      	ldr	r3, [r4, #12]
 8008a9c:	b123      	cbz	r3, 8008aa8 <uart_stm32_async_tx_abort+0x104>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008a9e:	6922      	ldr	r2, [r4, #16]
 8008aa0:	f107 0108 	add.w	r1, r7, #8
 8008aa4:	68a0      	ldr	r0, [r4, #8]
 8008aa6:	4798      	blx	r3
	return 0;
 8008aa8:	2000      	movs	r0, #0
}
 8008aaa:	3730      	adds	r7, #48	; 0x30
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bdb0      	pop	{r4, r5, r7, pc}
	LOG_DBG("tx abort: %d", data->dma_tx.counter);
 8008ab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ab4:	e7a6      	b.n	8008a04 <uart_stm32_async_tx_abort+0x60>
 8008ab6:	f06f 001b 	mvn.w	r0, #27
 8008aba:	e7bc      	b.n	8008a36 <uart_stm32_async_tx_abort+0x92>
		return -EFAULT;
 8008abc:	f06f 000d 	mvn.w	r0, #13
 8008ac0:	e7f3      	b.n	8008aaa <uart_stm32_async_tx_abort+0x106>
 8008ac2:	bf00      	nop
 8008ac4:	0801134c 	.word	0x0801134c
 8008ac8:	080115e0 	.word	0x080115e0
 8008acc:	080101f8 	.word	0x080101f8

08008ad0 <uart_stm32_async_tx_timeout>:
{
 8008ad0:	b500      	push	{lr}
 8008ad2:	b091      	sub	sp, #68	; 0x44
	const struct device *dev = data->uart_dev;
 8008ad4:	f5a0 7088 	sub.w	r0, r0, #272	; 0x110
	uart_stm32_async_tx_abort(dev);
 8008ad8:	6880      	ldr	r0, [r0, #8]
 8008ada:	f7ff ff63 	bl	80089a4 <uart_stm32_async_tx_abort>
	LOG_DBG("tx: async timeout");
 8008ade:	2301      	movs	r3, #1
 8008ae0:	f8ad 3008 	strh.w	r3, [sp, #8]
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	f8ad 300a 	strh.w	r3, [sp, #10]
 8008aea:	4b12      	ldr	r3, [pc, #72]	; (8008b34 <uart_stm32_async_tx_timeout+0x64>)
 8008aec:	930e      	str	r3, [sp, #56]	; 0x38
 8008aee:	4b12      	ldr	r3, [pc, #72]	; (8008b38 <uart_stm32_async_tx_timeout+0x68>)
 8008af0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008af2:	2300      	movs	r3, #0
 8008af4:	9301      	str	r3, [sp, #4]
 8008af6:	2203      	movs	r2, #3
 8008af8:	f88d 2004 	strb.w	r2, [sp, #4]
 8008afc:	9a01      	ldr	r2, [sp, #4]
 8008afe:	920d      	str	r2, [sp, #52]	; 0x34
 8008b00:	4619      	mov	r1, r3
 8008b02:	f363 0100 	bfi	r1, r3, #0, #1
 8008b06:	f363 0141 	bfi	r1, r3, #1, #1
 8008b0a:	f363 0182 	bfi	r1, r3, #2, #1
 8008b0e:	f363 01c5 	bfi	r1, r3, #3, #3
 8008b12:	2204      	movs	r2, #4
 8008b14:	f362 1188 	bfi	r1, r2, #6, #3
 8008b18:	220c      	movs	r2, #12
 8008b1a:	f362 2152 	bfi	r1, r2, #9, #10
 8008b1e:	f363 41de 	bfi	r1, r3, #19, #12
 8008b22:	f363 71df 	bfi	r1, r3, #31, #1
 8008b26:	aa0d      	add	r2, sp, #52	; 0x34
 8008b28:	4804      	ldr	r0, [pc, #16]	; (8008b3c <uart_stm32_async_tx_timeout+0x6c>)
 8008b2a:	f004 fe59 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
}
 8008b2e:	b011      	add	sp, #68	; 0x44
 8008b30:	f85d fb04 	ldr.w	pc, [sp], #4
 8008b34:	08011360 	.word	0x08011360
 8008b38:	08011530 	.word	0x08011530
 8008b3c:	080101f8 	.word	0x080101f8

08008b40 <uart_stm32_async_rx_enable>:
{
 8008b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b42:	b0a3      	sub	sp, #140	; 0x8c
 8008b44:	4606      	mov	r6, r0
	struct uart_stm32_data *data = dev->data;
 8008b46:	6904      	ldr	r4, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008b48:	6840      	ldr	r0, [r0, #4]
 8008b4a:	6805      	ldr	r5, [r0, #0]
	if (data->dma_rx.dma_dev == NULL) {
 8008b4c:	69a0      	ldr	r0, [r4, #24]
 8008b4e:	2800      	cmp	r0, #0
 8008b50:	f000 80e0 	beq.w	8008d14 <uart_stm32_async_rx_enable+0x1d4>
	if (data->dma_rx.enabled) {
 8008b54:	f894 00a8 	ldrb.w	r0, [r4, #168]	; 0xa8
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d16c      	bne.n	8008c36 <uart_stm32_async_rx_enable+0xf6>
	data->dma_rx.offset = 0;
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	66e0      	str	r0, [r4, #108]	; 0x6c
	data->dma_rx.buffer = rx_buf;
 8008b60:	6661      	str	r1, [r4, #100]	; 0x64
	data->dma_rx.buffer_length = buf_size;
 8008b62:	66a2      	str	r2, [r4, #104]	; 0x68
	data->dma_rx.counter = 0;
 8008b64:	6720      	str	r0, [r4, #112]	; 0x70
	data->dma_rx.timeout = timeout;
 8008b66:	6763      	str	r3, [r4, #116]	; 0x74
  CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8008b68:	682b      	ldr	r3, [r5, #0]
 8008b6a:	f023 0320 	bic.w	r3, r3, #32
 8008b6e:	602b      	str	r3, [r5, #0]
	data->dma_rx.blk_cfg.block_size = buf_size;
 8008b70:	65a2      	str	r2, [r4, #88]	; 0x58
	data->dma_rx.blk_cfg.dest_address = (uint32_t)data->dma_rx.buffer;
 8008b72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b74:	64a3      	str	r3, [r4, #72]	; 0x48
	ret = dma_config(data->dma_rx.dma_dev, data->dma_rx.dma_channel,
 8008b76:	69a0      	ldr	r0, [r4, #24]
	const struct dma_driver_api *api =
 8008b78:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, channel, config);
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f104 0220 	add.w	r2, r4, #32
 8008b80:	69e1      	ldr	r1, [r4, #28]
 8008b82:	4798      	blx	r3
	if (ret != 0) {
 8008b84:	4607      	mov	r7, r0
 8008b86:	2800      	cmp	r0, #0
 8008b88:	d17a      	bne.n	8008c80 <uart_stm32_async_rx_enable+0x140>
	if (dma_start(data->dma_rx.dma_dev, data->dma_rx.dma_channel)) {
 8008b8a:	69a0      	ldr	r0, [r4, #24]
 8008b8c:	69e1      	ldr	r1, [r4, #28]
	const struct dma_driver_api *api =
 8008b8e:	6883      	ldr	r3, [r0, #8]
	return api->start(dev, channel);
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	4798      	blx	r3
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 8098 	bne.w	8008cca <uart_stm32_async_rx_enable+0x18a>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008b9a:	6873      	ldr	r3, [r6, #4]
 8008b9c:	681a      	ldr	r2, [r3, #0]
	struct uart_stm32_data *data = dev->data;
 8008b9e:	6931      	ldr	r1, [r6, #16]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8008ba0:	6893      	ldr	r3, [r2, #8]
 8008ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba6:	6093      	str	r3, [r2, #8]
	data->dma_rx.enabled = true;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	f881 30a8 	strb.w	r3, [r1, #168]	; 0xa8
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8008bae:	2310      	movs	r3, #16
 8008bb0:	622b      	str	r3, [r5, #32]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8008bb2:	682b      	ldr	r3, [r5, #0]
 8008bb4:	f043 0310 	orr.w	r3, r3, #16
 8008bb8:	602b      	str	r3, [r5, #0]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8008bba:	68ab      	ldr	r3, [r5, #8]
 8008bbc:	f043 0301 	orr.w	r3, r3, #1
 8008bc0:	60ab      	str	r3, [r5, #8]
	struct uart_event evt = {
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	9302      	str	r3, [sp, #8]
 8008bc6:	9303      	str	r3, [sp, #12]
 8008bc8:	9304      	str	r3, [sp, #16]
 8008bca:	9305      	str	r3, [sp, #20]
 8008bcc:	9306      	str	r3, [sp, #24]
 8008bce:	2303      	movs	r3, #3
 8008bd0:	f88d 3008 	strb.w	r3, [sp, #8]
	if (data->async_cb) {
 8008bd4:	68e3      	ldr	r3, [r4, #12]
 8008bd6:	b11b      	cbz	r3, 8008be0 <uart_stm32_async_rx_enable+0xa0>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008bd8:	6922      	ldr	r2, [r4, #16]
 8008bda:	a902      	add	r1, sp, #8
 8008bdc:	68a0      	ldr	r0, [r4, #8]
 8008bde:	4798      	blx	r3
	LOG_DBG("async rx enabled");
 8008be0:	2301      	movs	r3, #1
 8008be2:	f8ad 3008 	strh.w	r3, [sp, #8]
 8008be6:	2302      	movs	r3, #2
 8008be8:	f8ad 300a 	strh.w	r3, [sp, #10]
 8008bec:	4b4b      	ldr	r3, [pc, #300]	; (8008d1c <uart_stm32_async_rx_enable+0x1dc>)
 8008bee:	930e      	str	r3, [sp, #56]	; 0x38
 8008bf0:	4b4b      	ldr	r3, [pc, #300]	; (8008d20 <uart_stm32_async_rx_enable+0x1e0>)
 8008bf2:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	2203      	movs	r2, #3
 8008bfa:	f88d 2004 	strb.w	r2, [sp, #4]
 8008bfe:	9a01      	ldr	r2, [sp, #4]
 8008c00:	920d      	str	r2, [sp, #52]	; 0x34
 8008c02:	4619      	mov	r1, r3
 8008c04:	f363 0100 	bfi	r1, r3, #0, #1
 8008c08:	f363 0141 	bfi	r1, r3, #1, #1
 8008c0c:	f363 0182 	bfi	r1, r3, #2, #1
 8008c10:	f363 01c5 	bfi	r1, r3, #3, #3
 8008c14:	2204      	movs	r2, #4
 8008c16:	f362 1188 	bfi	r1, r2, #6, #3
 8008c1a:	220c      	movs	r2, #12
 8008c1c:	f362 2152 	bfi	r1, r2, #9, #10
 8008c20:	f363 41de 	bfi	r1, r3, #19, #12
 8008c24:	f363 71df 	bfi	r1, r3, #31, #1
 8008c28:	aa0d      	add	r2, sp, #52	; 0x34
 8008c2a:	483e      	ldr	r0, [pc, #248]	; (8008d24 <uart_stm32_async_rx_enable+0x1e4>)
 8008c2c:	f004 fdd8 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
}
 8008c30:	4638      	mov	r0, r7
 8008c32:	b023      	add	sp, #140	; 0x8c
 8008c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_WRN("RX was already enabled");
 8008c36:	2301      	movs	r3, #1
 8008c38:	f8ad 3008 	strh.w	r3, [sp, #8]
 8008c3c:	4b3a      	ldr	r3, [pc, #232]	; (8008d28 <uart_stm32_async_rx_enable+0x1e8>)
 8008c3e:	9320      	str	r3, [sp, #128]	; 0x80
 8008c40:	2300      	movs	r3, #0
 8008c42:	9301      	str	r3, [sp, #4]
 8008c44:	2202      	movs	r2, #2
 8008c46:	f88d 2004 	strb.w	r2, [sp, #4]
 8008c4a:	9901      	ldr	r1, [sp, #4]
 8008c4c:	911f      	str	r1, [sp, #124]	; 0x7c
 8008c4e:	4619      	mov	r1, r3
 8008c50:	f363 0100 	bfi	r1, r3, #0, #1
 8008c54:	f363 0141 	bfi	r1, r3, #1, #1
 8008c58:	f363 0182 	bfi	r1, r3, #2, #1
 8008c5c:	f363 01c5 	bfi	r1, r3, #3, #3
 8008c60:	f362 1188 	bfi	r1, r2, #6, #3
 8008c64:	2208      	movs	r2, #8
 8008c66:	f362 2152 	bfi	r1, r2, #9, #10
 8008c6a:	f363 41de 	bfi	r1, r3, #19, #12
 8008c6e:	f363 71df 	bfi	r1, r3, #31, #1
 8008c72:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c74:	482b      	ldr	r0, [pc, #172]	; (8008d24 <uart_stm32_async_rx_enable+0x1e4>)
 8008c76:	f004 fdb3 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EBUSY;
 8008c7a:	f06f 070f 	mvn.w	r7, #15
 8008c7e:	e7d7      	b.n	8008c30 <uart_stm32_async_rx_enable+0xf0>
		LOG_ERR("UART ERR: RX DMA config failed!");
 8008c80:	2201      	movs	r2, #1
 8008c82:	f8ad 2008 	strh.w	r2, [sp, #8]
 8008c86:	4b29      	ldr	r3, [pc, #164]	; (8008d2c <uart_stm32_async_rx_enable+0x1ec>)
 8008c88:	931a      	str	r3, [sp, #104]	; 0x68
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	9301      	str	r3, [sp, #4]
 8008c8e:	2102      	movs	r1, #2
 8008c90:	f88d 1004 	strb.w	r1, [sp, #4]
 8008c94:	9901      	ldr	r1, [sp, #4]
 8008c96:	9119      	str	r1, [sp, #100]	; 0x64
 8008c98:	4619      	mov	r1, r3
 8008c9a:	f363 0100 	bfi	r1, r3, #0, #1
 8008c9e:	f363 0141 	bfi	r1, r3, #1, #1
 8008ca2:	f363 0182 	bfi	r1, r3, #2, #1
 8008ca6:	f363 01c5 	bfi	r1, r3, #3, #3
 8008caa:	f362 1188 	bfi	r1, r2, #6, #3
 8008cae:	2208      	movs	r2, #8
 8008cb0:	f362 2152 	bfi	r1, r2, #9, #10
 8008cb4:	f363 41de 	bfi	r1, r3, #19, #12
 8008cb8:	f363 71df 	bfi	r1, r3, #31, #1
 8008cbc:	aa19      	add	r2, sp, #100	; 0x64
 8008cbe:	4819      	ldr	r0, [pc, #100]	; (8008d24 <uart_stm32_async_rx_enable+0x1e4>)
 8008cc0:	f004 fd8e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8008cc4:	f06f 0715 	mvn.w	r7, #21
 8008cc8:	e7b2      	b.n	8008c30 <uart_stm32_async_rx_enable+0xf0>
		LOG_ERR("UART ERR: RX DMA start failed!");
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f8ad 2008 	strh.w	r2, [sp, #8]
 8008cd0:	4b17      	ldr	r3, [pc, #92]	; (8008d30 <uart_stm32_async_rx_enable+0x1f0>)
 8008cd2:	9314      	str	r3, [sp, #80]	; 0x50
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	9301      	str	r3, [sp, #4]
 8008cd8:	2102      	movs	r1, #2
 8008cda:	f88d 1004 	strb.w	r1, [sp, #4]
 8008cde:	9901      	ldr	r1, [sp, #4]
 8008ce0:	9113      	str	r1, [sp, #76]	; 0x4c
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	f363 0100 	bfi	r1, r3, #0, #1
 8008ce8:	f363 0141 	bfi	r1, r3, #1, #1
 8008cec:	f363 0182 	bfi	r1, r3, #2, #1
 8008cf0:	f363 01c5 	bfi	r1, r3, #3, #3
 8008cf4:	f362 1188 	bfi	r1, r2, #6, #3
 8008cf8:	2208      	movs	r2, #8
 8008cfa:	f362 2152 	bfi	r1, r2, #9, #10
 8008cfe:	f363 41de 	bfi	r1, r3, #19, #12
 8008d02:	f363 71df 	bfi	r1, r3, #31, #1
 8008d06:	aa13      	add	r2, sp, #76	; 0x4c
 8008d08:	4806      	ldr	r0, [pc, #24]	; (8008d24 <uart_stm32_async_rx_enable+0x1e4>)
 8008d0a:	f004 fd69 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EFAULT;
 8008d0e:	f06f 070d 	mvn.w	r7, #13
 8008d12:	e78d      	b.n	8008c30 <uart_stm32_async_rx_enable+0xf0>
		return -ENODEV;
 8008d14:	f06f 0712 	mvn.w	r7, #18
 8008d18:	e78a      	b.n	8008c30 <uart_stm32_async_rx_enable+0xf0>
 8008d1a:	bf00      	nop
 8008d1c:	080113d0 	.word	0x080113d0
 8008d20:	080115f4 	.word	0x080115f4
 8008d24:	080101f8 	.word	0x080101f8
 8008d28:	08011378 	.word	0x08011378
 8008d2c:	08011390 	.word	0x08011390
 8008d30:	080113b0 	.word	0x080113b0

08008d34 <async_evt_rx_rdy>:
{
 8008d34:	b5b0      	push	{r4, r5, r7, lr}
 8008d36:	b08e      	sub	sp, #56	; 0x38
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	4604      	mov	r4, r0
	LOG_DBG("rx_rdy: (%d %d)", data->dma_rx.offset, data->dma_rx.counter);
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	80bb      	strh	r3, [r7, #4]
 8008d40:	2302      	movs	r3, #2
 8008d42:	80fb      	strh	r3, [r7, #6]
 8008d44:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008d46:	466d      	mov	r5, sp
 8008d48:	b088      	sub	sp, #32
 8008d4a:	466b      	mov	r3, sp
 8008d4c:	f113 020c 	adds.w	r2, r3, #12
 8008d50:	d052      	beq.n	8008df8 <async_evt_rx_rdy+0xc4>
 8008d52:	2114      	movs	r1, #20
 8008d54:	2001      	movs	r0, #1
 8008d56:	80b8      	strh	r0, [r7, #4]
 8008d58:	b11a      	cbz	r2, 8008d62 <async_evt_rx_rdy+0x2e>
 8008d5a:	2904      	cmp	r1, #4
 8008d5c:	dd01      	ble.n	8008d62 <async_evt_rx_rdy+0x2e>
 8008d5e:	482e      	ldr	r0, [pc, #184]	; (8008e18 <async_evt_rx_rdy+0xe4>)
 8008d60:	6118      	str	r0, [r3, #16]
 8008d62:	2002      	movs	r0, #2
 8008d64:	80f8      	strh	r0, [r7, #6]
 8008d66:	b11a      	cbz	r2, 8008d70 <async_evt_rx_rdy+0x3c>
 8008d68:	2908      	cmp	r1, #8
 8008d6a:	dd01      	ble.n	8008d70 <async_evt_rx_rdy+0x3c>
 8008d6c:	482b      	ldr	r0, [pc, #172]	; (8008e1c <async_evt_rx_rdy+0xe8>)
 8008d6e:	6158      	str	r0, [r3, #20]
 8008d70:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008d72:	b112      	cbz	r2, 8008d7a <async_evt_rx_rdy+0x46>
 8008d74:	290c      	cmp	r1, #12
 8008d76:	dd00      	ble.n	8008d7a <async_evt_rx_rdy+0x46>
 8008d78:	6198      	str	r0, [r3, #24]
 8008d7a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008d7c:	b11a      	cbz	r2, 8008d86 <async_evt_rx_rdy+0x52>
 8008d7e:	2910      	cmp	r1, #16
 8008d80:	dd01      	ble.n	8008d86 <async_evt_rx_rdy+0x52>
 8008d82:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008d84:	61d8      	str	r0, [r3, #28]
 8008d86:	2913      	cmp	r1, #19
 8008d88:	dd39      	ble.n	8008dfe <async_evt_rx_rdy+0xca>
 8008d8a:	2014      	movs	r0, #20
 8008d8c:	b12a      	cbz	r2, 8008d9a <async_evt_rx_rdy+0x66>
 8008d8e:	2100      	movs	r1, #0
 8008d90:	6039      	str	r1, [r7, #0]
 8008d92:	2105      	movs	r1, #5
 8008d94:	7039      	strb	r1, [r7, #0]
 8008d96:	6839      	ldr	r1, [r7, #0]
 8008d98:	60d9      	str	r1, [r3, #12]
 8008d9a:	2100      	movs	r1, #0
 8008d9c:	f36f 0100 	bfc	r1, #0, #1
 8008da0:	f36f 0141 	bfc	r1, #1, #1
 8008da4:	f36f 0182 	bfc	r1, #2, #1
 8008da8:	f36f 01c5 	bfc	r1, #3, #3
 8008dac:	2304      	movs	r3, #4
 8008dae:	f363 1188 	bfi	r1, r3, #6, #3
 8008db2:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8008db6:	f363 2152 	bfi	r1, r3, #9, #10
 8008dba:	f36f 41de 	bfc	r1, #19, #12
 8008dbe:	f36f 71df 	bfc	r1, #31, #1
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	4816      	ldr	r0, [pc, #88]	; (8008e20 <async_evt_rx_rdy+0xec>)
 8008dc6:	f004 fd0b 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8008dca:	46ad      	mov	sp, r5
	struct uart_event event = {
 8008dcc:	2300      	movs	r3, #0
 8008dce:	627b      	str	r3, [r7, #36]	; 0x24
 8008dd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8008dd6:	637b      	str	r3, [r7, #52]	; 0x34
 8008dd8:	2302      	movs	r3, #2
 8008dda:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		.data.rx.buf = data->dma_rx.buffer,
 8008dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
	struct uart_event event = {
 8008de0:	62bb      	str	r3, [r7, #40]	; 0x28
		.data.rx.offset = data->dma_rx.offset
 8008de2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
	struct uart_event event = {
 8008de4:	62fa      	str	r2, [r7, #44]	; 0x2c
		.data.rx.len = data->dma_rx.counter - data->dma_rx.offset,
 8008de6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008de8:	1a9b      	subs	r3, r3, r2
	struct uart_event event = {
 8008dea:	633b      	str	r3, [r7, #48]	; 0x30
	data->dma_rx.offset = data->dma_rx.counter;
 8008dec:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8008dee:	66e2      	str	r2, [r4, #108]	; 0x6c
	if (event.data.rx.len > 0) {
 8008df0:	b943      	cbnz	r3, 8008e04 <async_evt_rx_rdy+0xd0>
}
 8008df2:	3738      	adds	r7, #56	; 0x38
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bdb0      	pop	{r4, r5, r7, pc}
	LOG_DBG("rx_rdy: (%d %d)", data->dma_rx.offset, data->dma_rx.counter);
 8008df8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008dfc:	e7aa      	b.n	8008d54 <async_evt_rx_rdy+0x20>
 8008dfe:	f06f 001b 	mvn.w	r0, #27
 8008e02:	e7c3      	b.n	8008d8c <async_evt_rx_rdy+0x58>
	if (data->async_cb) {
 8008e04:	68e3      	ldr	r3, [r4, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0f3      	beq.n	8008df2 <async_evt_rx_rdy+0xbe>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008e0a:	6922      	ldr	r2, [r4, #16]
 8008e0c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8008e10:	68a0      	ldr	r0, [r4, #8]
 8008e12:	4798      	blx	r3
}
 8008e14:	e7ed      	b.n	8008df2 <async_evt_rx_rdy+0xbe>
 8008e16:	bf00      	nop
 8008e18:	080113e8 	.word	0x080113e8
 8008e1c:	0801156c 	.word	0x0801156c
 8008e20:	080101f8 	.word	0x080101f8

08008e24 <uart_stm32_async_rx_disable>:
{
 8008e24:	b570      	push	{r4, r5, r6, lr}
 8008e26:	b094      	sub	sp, #80	; 0x50
	struct uart_stm32_data *data = dev->data;
 8008e28:	6904      	ldr	r4, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008e2a:	6843      	ldr	r3, [r0, #4]
 8008e2c:	681e      	ldr	r6, [r3, #0]
	struct uart_event disabled_event = {
 8008e2e:	2300      	movs	r3, #0
 8008e30:	9309      	str	r3, [sp, #36]	; 0x24
 8008e32:	930a      	str	r3, [sp, #40]	; 0x28
 8008e34:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e36:	930c      	str	r3, [sp, #48]	; 0x30
 8008e38:	930d      	str	r3, [sp, #52]	; 0x34
 8008e3a:	2305      	movs	r3, #5
 8008e3c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	if (!data->dma_rx.enabled) {
 8008e40:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d05d      	beq.n	8008f04 <uart_stm32_async_rx_disable+0xe0>
 8008e48:	4605      	mov	r5, r0
  CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8008e4a:	6833      	ldr	r3, [r6, #0]
 8008e4c:	f023 0310 	bic.w	r3, r3, #16
 8008e50:	6033      	str	r3, [r6, #0]
	uart_stm32_dma_rx_flush(dev);
 8008e52:	f005 ff5a 	bl	800ed0a <uart_stm32_dma_rx_flush>
	struct uart_event evt = {
 8008e56:	2300      	movs	r3, #0
 8008e58:	9301      	str	r3, [sp, #4]
 8008e5a:	9302      	str	r3, [sp, #8]
 8008e5c:	9303      	str	r3, [sp, #12]
 8008e5e:	9304      	str	r3, [sp, #16]
 8008e60:	9305      	str	r3, [sp, #20]
 8008e62:	2304      	movs	r3, #4
 8008e64:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx_buf.buf = data->dma_rx.buffer,
 8008e68:	6e63      	ldr	r3, [r4, #100]	; 0x64
	struct uart_event evt = {
 8008e6a:	9302      	str	r3, [sp, #8]
	if (data->async_cb) {
 8008e6c:	68e3      	ldr	r3, [r4, #12]
 8008e6e:	b11b      	cbz	r3, 8008e78 <uart_stm32_async_rx_disable+0x54>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008e70:	6922      	ldr	r2, [r4, #16]
 8008e72:	a901      	add	r1, sp, #4
 8008e74:	68a0      	ldr	r0, [r4, #8]
 8008e76:	4798      	blx	r3
	struct uart_stm32_data *data = dev->data;
 8008e78:	692b      	ldr	r3, [r5, #16]
	data->dma_rx.enabled = false;
 8008e7a:	2500      	movs	r5, #0
 8008e7c:	f883 50a8 	strb.w	r5, [r3, #168]	; 0xa8
	(void)k_work_cancel_delayable(&data->dma_rx.timeout_work);
 8008e80:	f104 0078 	add.w	r0, r4, #120	; 0x78
 8008e84:	f006 f942 	bl	800f10c <k_work_cancel_delayable>
	dma_stop(data->dma_rx.dma_dev, data->dma_rx.dma_channel);
 8008e88:	69a0      	ldr	r0, [r4, #24]
 8008e8a:	69e1      	ldr	r1, [r4, #28]
	const struct dma_driver_api *api =
 8008e8c:	6883      	ldr	r3, [r0, #8]
	return api->stop(dev, channel);
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	4798      	blx	r3
	data->rx_next_buffer = NULL;
 8008e92:	f8c4 5148 	str.w	r5, [r4, #328]	; 0x148
	data->rx_next_buffer_len = 0;
 8008e96:	f8c4 514c 	str.w	r5, [r4, #332]	; 0x14c
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8008e9a:	6833      	ldr	r3, [r6, #0]
 8008e9c:	f043 0320 	orr.w	r3, r3, #32
 8008ea0:	6033      	str	r3, [r6, #0]
	LOG_DBG("rx: disabled");
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	f8ad 3004 	strh.w	r3, [sp, #4]
 8008ea8:	2302      	movs	r3, #2
 8008eaa:	f8ad 3006 	strh.w	r3, [sp, #6]
 8008eae:	4b1a      	ldr	r3, [pc, #104]	; (8008f18 <uart_stm32_async_rx_disable+0xf4>)
 8008eb0:	9312      	str	r3, [sp, #72]	; 0x48
 8008eb2:	4b1a      	ldr	r3, [pc, #104]	; (8008f1c <uart_stm32_async_rx_disable+0xf8>)
 8008eb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008eb6:	9500      	str	r5, [sp, #0]
 8008eb8:	2303      	movs	r3, #3
 8008eba:	f88d 3000 	strb.w	r3, [sp]
 8008ebe:	9b00      	ldr	r3, [sp, #0]
 8008ec0:	9311      	str	r3, [sp, #68]	; 0x44
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	f365 0100 	bfi	r1, r5, #0, #1
 8008ec8:	f365 0141 	bfi	r1, r5, #1, #1
 8008ecc:	f365 0182 	bfi	r1, r5, #2, #1
 8008ed0:	f365 01c5 	bfi	r1, r5, #3, #3
 8008ed4:	2304      	movs	r3, #4
 8008ed6:	f363 1188 	bfi	r1, r3, #6, #3
 8008eda:	230c      	movs	r3, #12
 8008edc:	f363 2152 	bfi	r1, r3, #9, #10
 8008ee0:	f365 41de 	bfi	r1, r5, #19, #12
 8008ee4:	f365 71df 	bfi	r1, r5, #31, #1
 8008ee8:	462b      	mov	r3, r5
 8008eea:	aa11      	add	r2, sp, #68	; 0x44
 8008eec:	480c      	ldr	r0, [pc, #48]	; (8008f20 <uart_stm32_async_rx_disable+0xfc>)
 8008eee:	f004 fc77 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	if (data->async_cb) {
 8008ef2:	68e3      	ldr	r3, [r4, #12]
 8008ef4:	b11b      	cbz	r3, 8008efe <uart_stm32_async_rx_disable+0xda>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008ef6:	6922      	ldr	r2, [r4, #16]
 8008ef8:	a909      	add	r1, sp, #36	; 0x24
 8008efa:	68a0      	ldr	r0, [r4, #8]
 8008efc:	4798      	blx	r3
	return 0;
 8008efe:	2000      	movs	r0, #0
}
 8008f00:	b014      	add	sp, #80	; 0x50
 8008f02:	bd70      	pop	{r4, r5, r6, pc}
	if (data->async_cb) {
 8008f04:	68e3      	ldr	r3, [r4, #12]
 8008f06:	b11b      	cbz	r3, 8008f10 <uart_stm32_async_rx_disable+0xec>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008f08:	6922      	ldr	r2, [r4, #16]
 8008f0a:	a909      	add	r1, sp, #36	; 0x24
 8008f0c:	68a0      	ldr	r0, [r4, #8]
 8008f0e:	4798      	blx	r3
		return -EFAULT;
 8008f10:	f06f 000d 	mvn.w	r0, #13
}
 8008f14:	e7f4      	b.n	8008f00 <uart_stm32_async_rx_disable+0xdc>
 8008f16:	bf00      	nop
 8008f18:	080113fc 	.word	0x080113fc
 8008f1c:	0801162c 	.word	0x0801162c
 8008f20:	080101f8 	.word	0x080101f8

08008f24 <uart_stm32_async_rx_timeout>:
{
 8008f24:	b530      	push	{r4, r5, lr}
 8008f26:	b091      	sub	sp, #68	; 0x44
 8008f28:	4604      	mov	r4, r0
	const struct device *dev = data->uart_dev;
 8008f2a:	f850 5c70 	ldr.w	r5, [r0, #-112]
	LOG_DBG("rx timeout");
 8008f2e:	2301      	movs	r3, #1
 8008f30:	f8ad 3008 	strh.w	r3, [sp, #8]
 8008f34:	2302      	movs	r3, #2
 8008f36:	f8ad 300a 	strh.w	r3, [sp, #10]
 8008f3a:	4b18      	ldr	r3, [pc, #96]	; (8008f9c <uart_stm32_async_rx_timeout+0x78>)
 8008f3c:	930e      	str	r3, [sp, #56]	; 0x38
 8008f3e:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <uart_stm32_async_rx_timeout+0x7c>)
 8008f40:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f42:	2300      	movs	r3, #0
 8008f44:	9301      	str	r3, [sp, #4]
 8008f46:	2203      	movs	r2, #3
 8008f48:	f88d 2004 	strb.w	r2, [sp, #4]
 8008f4c:	9a01      	ldr	r2, [sp, #4]
 8008f4e:	920d      	str	r2, [sp, #52]	; 0x34
 8008f50:	4619      	mov	r1, r3
 8008f52:	f363 0100 	bfi	r1, r3, #0, #1
 8008f56:	f363 0141 	bfi	r1, r3, #1, #1
 8008f5a:	f363 0182 	bfi	r1, r3, #2, #1
 8008f5e:	f363 01c5 	bfi	r1, r3, #3, #3
 8008f62:	2204      	movs	r2, #4
 8008f64:	f362 1188 	bfi	r1, r2, #6, #3
 8008f68:	220c      	movs	r2, #12
 8008f6a:	f362 2152 	bfi	r1, r2, #9, #10
 8008f6e:	f363 41de 	bfi	r1, r3, #19, #12
 8008f72:	f363 71df 	bfi	r1, r3, #31, #1
 8008f76:	aa0d      	add	r2, sp, #52	; 0x34
 8008f78:	480a      	ldr	r0, [pc, #40]	; (8008fa4 <uart_stm32_async_rx_timeout+0x80>)
 8008f7a:	f004 fc31 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	if (data->dma_rx.counter == data->dma_rx.buffer_length) {
 8008f7e:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8008f82:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d004      	beq.n	8008f94 <uart_stm32_async_rx_timeout+0x70>
		uart_stm32_dma_rx_flush(dev);
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	f005 febd 	bl	800ed0a <uart_stm32_dma_rx_flush>
}
 8008f90:	b011      	add	sp, #68	; 0x44
 8008f92:	bd30      	pop	{r4, r5, pc}
		uart_stm32_async_rx_disable(dev);
 8008f94:	4628      	mov	r0, r5
 8008f96:	f7ff ff45 	bl	8008e24 <uart_stm32_async_rx_disable>
 8008f9a:	e7f9      	b.n	8008f90 <uart_stm32_async_rx_timeout+0x6c>
 8008f9c:	08011410 	.word	0x08011410
 8008fa0:	08011514 	.word	0x08011514
 8008fa4:	080101f8 	.word	0x080101f8

08008fa8 <uart_stm32_dma_rx_cb>:
{
 8008fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008faa:	b08b      	sub	sp, #44	; 0x2c
 8008fac:	af00      	add	r7, sp, #0
	struct uart_stm32_data *data = uart_dev->data;
 8008fae:	690c      	ldr	r4, [r1, #16]
	if (status != 0) {
 8008fb0:	bb2b      	cbnz	r3, 8008ffe <uart_stm32_dma_rx_cb+0x56>
 8008fb2:	460d      	mov	r5, r1
	(void)k_work_cancel_delayable(&data->dma_rx.timeout_work);
 8008fb4:	f104 0678 	add.w	r6, r4, #120	; 0x78
 8008fb8:	4630      	mov	r0, r6
 8008fba:	f006 f8a7 	bl	800f10c <k_work_cancel_delayable>
	data->dma_rx.counter = data->dma_rx.buffer_length;
 8008fbe:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008fc0:	6723      	str	r3, [r4, #112]	; 0x70
	async_evt_rx_rdy(data);
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	f7ff feb6 	bl	8008d34 <async_evt_rx_rdy>
	if (data->rx_next_buffer != NULL) {
 8008fc8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d06f      	beq.n	80090b0 <uart_stm32_dma_rx_cb+0x108>
	struct uart_event evt = {
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	60bb      	str	r3, [r7, #8]
 8008fd4:	60fb      	str	r3, [r7, #12]
 8008fd6:	613b      	str	r3, [r7, #16]
 8008fd8:	617b      	str	r3, [r7, #20]
 8008fda:	61bb      	str	r3, [r7, #24]
 8008fdc:	2304      	movs	r3, #4
 8008fde:	723b      	strb	r3, [r7, #8]
		.data.rx_buf.buf = data->dma_rx.buffer,
 8008fe0:	6e63      	ldr	r3, [r4, #100]	; 0x64
	struct uart_event evt = {
 8008fe2:	60fb      	str	r3, [r7, #12]
	if (data->async_cb) {
 8008fe4:	68e3      	ldr	r3, [r4, #12]
 8008fe6:	b123      	cbz	r3, 8008ff2 <uart_stm32_dma_rx_cb+0x4a>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8008fe8:	6922      	ldr	r2, [r4, #16]
 8008fea:	f107 0108 	add.w	r1, r7, #8
 8008fee:	68a0      	ldr	r0, [r4, #8]
 8008ff0:	4798      	blx	r3
		uart_stm32_dma_replace_buffer(uart_dev);
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f7ff fc4a 	bl	800888c <uart_stm32_dma_replace_buffer>
}
 8008ff8:	372c      	adds	r7, #44	; 0x2c
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ffe:	461e      	mov	r6, r3
	LOG_DBG("rx error: %d", err_code);
 8009000:	2301      	movs	r3, #1
 8009002:	813b      	strh	r3, [r7, #8]
 8009004:	2302      	movs	r3, #2
 8009006:	817b      	strh	r3, [r7, #10]
 8009008:	466d      	mov	r5, sp
 800900a:	b088      	sub	sp, #32
 800900c:	466b      	mov	r3, sp
 800900e:	f113 020c 	adds.w	r2, r3, #12
 8009012:	d047      	beq.n	80090a4 <uart_stm32_dma_rx_cb+0xfc>
 8009014:	2110      	movs	r1, #16
 8009016:	2001      	movs	r0, #1
 8009018:	8138      	strh	r0, [r7, #8]
 800901a:	b11a      	cbz	r2, 8009024 <uart_stm32_dma_rx_cb+0x7c>
 800901c:	2904      	cmp	r1, #4
 800901e:	dd01      	ble.n	8009024 <uart_stm32_dma_rx_cb+0x7c>
 8009020:	4826      	ldr	r0, [pc, #152]	; (80090bc <uart_stm32_dma_rx_cb+0x114>)
 8009022:	6118      	str	r0, [r3, #16]
 8009024:	2002      	movs	r0, #2
 8009026:	8178      	strh	r0, [r7, #10]
 8009028:	b11a      	cbz	r2, 8009032 <uart_stm32_dma_rx_cb+0x8a>
 800902a:	2908      	cmp	r1, #8
 800902c:	dd01      	ble.n	8009032 <uart_stm32_dma_rx_cb+0x8a>
 800902e:	4824      	ldr	r0, [pc, #144]	; (80090c0 <uart_stm32_dma_rx_cb+0x118>)
 8009030:	6158      	str	r0, [r3, #20]
 8009032:	b112      	cbz	r2, 800903a <uart_stm32_dma_rx_cb+0x92>
 8009034:	290c      	cmp	r1, #12
 8009036:	dd00      	ble.n	800903a <uart_stm32_dma_rx_cb+0x92>
 8009038:	619e      	str	r6, [r3, #24]
 800903a:	290f      	cmp	r1, #15
 800903c:	dd35      	ble.n	80090aa <uart_stm32_dma_rx_cb+0x102>
 800903e:	2010      	movs	r0, #16
 8009040:	b12a      	cbz	r2, 800904e <uart_stm32_dma_rx_cb+0xa6>
 8009042:	2100      	movs	r1, #0
 8009044:	6079      	str	r1, [r7, #4]
 8009046:	2104      	movs	r1, #4
 8009048:	7139      	strb	r1, [r7, #4]
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	60d9      	str	r1, [r3, #12]
 800904e:	2100      	movs	r1, #0
 8009050:	f36f 0100 	bfc	r1, #0, #1
 8009054:	f36f 0141 	bfc	r1, #1, #1
 8009058:	f36f 0182 	bfc	r1, #2, #1
 800905c:	f36f 01c5 	bfc	r1, #3, #3
 8009060:	2304      	movs	r3, #4
 8009062:	f363 1188 	bfi	r1, r3, #6, #3
 8009066:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 800906a:	f363 2152 	bfi	r1, r3, #9, #10
 800906e:	f36f 41de 	bfc	r1, #19, #12
 8009072:	f36f 71df 	bfc	r1, #31, #1
 8009076:	2300      	movs	r3, #0
 8009078:	4812      	ldr	r0, [pc, #72]	; (80090c4 <uart_stm32_dma_rx_cb+0x11c>)
 800907a:	f004 fbb1 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 800907e:	46ad      	mov	sp, r5
	struct uart_event event = {
 8009080:	2306      	movs	r3, #6
 8009082:	723b      	strb	r3, [r7, #8]
 8009084:	733e      	strb	r6, [r7, #12]
		.data.rx_stop.data.buf = data->dma_rx.buffer
 8009086:	6e63      	ldr	r3, [r4, #100]	; 0x64
	struct uart_event event = {
 8009088:	613b      	str	r3, [r7, #16]
 800908a:	2300      	movs	r3, #0
 800908c:	617b      	str	r3, [r7, #20]
		.data.rx_stop.data.len = data->dma_rx.counter,
 800908e:	6f23      	ldr	r3, [r4, #112]	; 0x70
	struct uart_event event = {
 8009090:	61bb      	str	r3, [r7, #24]
	if (data->async_cb) {
 8009092:	68e3      	ldr	r3, [r4, #12]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0af      	beq.n	8008ff8 <uart_stm32_dma_rx_cb+0x50>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 8009098:	6922      	ldr	r2, [r4, #16]
 800909a:	f107 0108 	add.w	r1, r7, #8
 800909e:	68a0      	ldr	r0, [r4, #8]
 80090a0:	4798      	blx	r3
}
 80090a2:	e7a9      	b.n	8008ff8 <uart_stm32_dma_rx_cb+0x50>
	LOG_DBG("rx error: %d", err_code);
 80090a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80090a8:	e7b5      	b.n	8009016 <uart_stm32_dma_rx_cb+0x6e>
 80090aa:	f06f 001b 	mvn.w	r0, #27
 80090ae:	e7c7      	b.n	8009040 <uart_stm32_dma_rx_cb+0x98>
		k_work_reschedule(&data->dma_rx.timeout_work, K_TICKS(1));
 80090b0:	2201      	movs	r2, #1
 80090b2:	2300      	movs	r3, #0
 80090b4:	4630      	mov	r0, r6
 80090b6:	f001 fb4b 	bl	800a750 <k_work_reschedule>
 80090ba:	e79d      	b.n	8008ff8 <uart_stm32_dma_rx_cb+0x50>
 80090bc:	08011420 	.word	0x08011420
 80090c0:	08011580 	.word	0x08011580
 80090c4:	080101f8 	.word	0x080101f8

080090c8 <uart_stm32_isr>:
{
 80090c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090cc:	b091      	sub	sp, #68	; 0x44
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	4604      	mov	r4, r0
	struct uart_stm32_data *data = dev->data;
 80090d2:	6905      	ldr	r5, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80090d4:	6843      	ldr	r3, [r0, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	f012 0f10 	tst.w	r2, #16
 80090de:	f000 8097 	beq.w	8009210 <uart_stm32_isr+0x148>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80090e2:	69da      	ldr	r2, [r3, #28]
 80090e4:	f012 0f10 	tst.w	r2, #16
 80090e8:	f000 8092 	beq.w	8009210 <uart_stm32_isr+0x148>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80090ec:	2210      	movs	r2, #16
 80090ee:	621a      	str	r2, [r3, #32]
		LOG_DBG("idle interrupt occurred");
 80090f0:	2301      	movs	r3, #1
 80090f2:	813b      	strh	r3, [r7, #8]
 80090f4:	2302      	movs	r3, #2
 80090f6:	817b      	strh	r3, [r7, #10]
 80090f8:	4b87      	ldr	r3, [pc, #540]	; (8009318 <uart_stm32_isr+0x250>)
 80090fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80090fc:	4b87      	ldr	r3, [pc, #540]	; (800931c <uart_stm32_isr+0x254>)
 80090fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009100:	2300      	movs	r3, #0
 8009102:	607b      	str	r3, [r7, #4]
 8009104:	2203      	movs	r2, #3
 8009106:	713a      	strb	r2, [r7, #4]
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	637a      	str	r2, [r7, #52]	; 0x34
 800910c:	4619      	mov	r1, r3
 800910e:	f363 0100 	bfi	r1, r3, #0, #1
 8009112:	f363 0141 	bfi	r1, r3, #1, #1
 8009116:	f363 0182 	bfi	r1, r3, #2, #1
 800911a:	f363 01c5 	bfi	r1, r3, #3, #3
 800911e:	2204      	movs	r2, #4
 8009120:	f362 1188 	bfi	r1, r2, #6, #3
 8009124:	220c      	movs	r2, #12
 8009126:	f362 2152 	bfi	r1, r2, #9, #10
 800912a:	f363 41de 	bfi	r1, r3, #19, #12
 800912e:	f363 71df 	bfi	r1, r3, #31, #1
 8009132:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8009136:	487a      	ldr	r0, [pc, #488]	; (8009320 <uart_stm32_isr+0x258>)
 8009138:	f004 fb52 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		async_timer_start(&data->dma_rx.timeout_work,
 800913c:	f105 0878 	add.w	r8, r5, #120	; 0x78
 8009140:	6f6e      	ldr	r6, [r5, #116]	; 0x74
	if ((timeout != SYS_FOREVER_US) && (timeout != 0)) {
 8009142:	1c73      	adds	r3, r6, #1
 8009144:	2b01      	cmp	r3, #1
 8009146:	d950      	bls.n	80091ea <uart_stm32_isr+0x122>
		LOG_DBG("async timer started for %d us", timeout);
 8009148:	2301      	movs	r3, #1
 800914a:	813b      	strh	r3, [r7, #8]
 800914c:	2302      	movs	r3, #2
 800914e:	817b      	strh	r3, [r7, #10]
 8009150:	46e9      	mov	r9, sp
 8009152:	b088      	sub	sp, #32
 8009154:	466b      	mov	r3, sp
 8009156:	f113 020c 	adds.w	r2, r3, #12
 800915a:	d04f      	beq.n	80091fc <uart_stm32_isr+0x134>
 800915c:	2110      	movs	r1, #16
 800915e:	2001      	movs	r0, #1
 8009160:	8138      	strh	r0, [r7, #8]
 8009162:	b11a      	cbz	r2, 800916c <uart_stm32_isr+0xa4>
 8009164:	2904      	cmp	r1, #4
 8009166:	dd01      	ble.n	800916c <uart_stm32_isr+0xa4>
 8009168:	486e      	ldr	r0, [pc, #440]	; (8009324 <uart_stm32_isr+0x25c>)
 800916a:	6118      	str	r0, [r3, #16]
 800916c:	2002      	movs	r0, #2
 800916e:	8178      	strh	r0, [r7, #10]
 8009170:	b11a      	cbz	r2, 800917a <uart_stm32_isr+0xb2>
 8009172:	2908      	cmp	r1, #8
 8009174:	dd01      	ble.n	800917a <uart_stm32_isr+0xb2>
 8009176:	486c      	ldr	r0, [pc, #432]	; (8009328 <uart_stm32_isr+0x260>)
 8009178:	6158      	str	r0, [r3, #20]
 800917a:	b112      	cbz	r2, 8009182 <uart_stm32_isr+0xba>
 800917c:	290c      	cmp	r1, #12
 800917e:	dd00      	ble.n	8009182 <uart_stm32_isr+0xba>
 8009180:	619e      	str	r6, [r3, #24]
 8009182:	290f      	cmp	r1, #15
 8009184:	dd3d      	ble.n	8009202 <uart_stm32_isr+0x13a>
 8009186:	2010      	movs	r0, #16
 8009188:	b12a      	cbz	r2, 8009196 <uart_stm32_isr+0xce>
 800918a:	2100      	movs	r1, #0
 800918c:	6079      	str	r1, [r7, #4]
 800918e:	2104      	movs	r1, #4
 8009190:	7139      	strb	r1, [r7, #4]
 8009192:	6879      	ldr	r1, [r7, #4]
 8009194:	60d9      	str	r1, [r3, #12]
 8009196:	2100      	movs	r1, #0
 8009198:	f36f 0100 	bfc	r1, #0, #1
 800919c:	f36f 0141 	bfc	r1, #1, #1
 80091a0:	f36f 0182 	bfc	r1, #2, #1
 80091a4:	f36f 01c5 	bfc	r1, #3, #3
 80091a8:	2304      	movs	r3, #4
 80091aa:	f363 1188 	bfi	r1, r3, #6, #3
 80091ae:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 80091b2:	f363 2152 	bfi	r1, r3, #9, #10
 80091b6:	f36f 41de 	bfc	r1, #19, #12
 80091ba:	f36f 71df 	bfc	r1, #31, #1
 80091be:	2300      	movs	r3, #0
 80091c0:	4857      	ldr	r0, [pc, #348]	; (8009320 <uart_stm32_isr+0x258>)
 80091c2:	f004 fb0d 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80091c6:	46cd      	mov	sp, r9
		k_work_reschedule(work, K_USEC(timeout));
 80091c8:	ea26 70e6 	bic.w	r0, r6, r6, asr #31
 80091cc:	17c1      	asrs	r1, r0, #31
		t += off;
 80091ce:	3063      	adds	r0, #99	; 0x63
			return t / ((uint64_t)from_hz / to_hz);
 80091d0:	f04f 0264 	mov.w	r2, #100	; 0x64
 80091d4:	f04f 0300 	mov.w	r3, #0
 80091d8:	f141 0100 	adc.w	r1, r1, #0
 80091dc:	f7f7 fbfe 	bl	80009dc <__aeabi_uldivmod>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	4640      	mov	r0, r8
 80091e6:	f001 fab3 	bl	800a750 <k_work_reschedule>
		if (data->dma_rx.timeout == 0) {
 80091ea:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80091ec:	b163      	cbz	r3, 8009208 <uart_stm32_isr+0x140>
	uart_stm32_err_check(dev);
 80091ee:	4620      	mov	r0, r4
 80091f0:	f005 fd13 	bl	800ec1a <uart_stm32_err_check>
}
 80091f4:	3744      	adds	r7, #68	; 0x44
 80091f6:	46bd      	mov	sp, r7
 80091f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		LOG_DBG("async timer started for %d us", timeout);
 80091fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009200:	e7ad      	b.n	800915e <uart_stm32_isr+0x96>
 8009202:	f06f 001b 	mvn.w	r0, #27
 8009206:	e7bf      	b.n	8009188 <uart_stm32_isr+0xc0>
			uart_stm32_dma_rx_flush(dev);
 8009208:	4620      	mov	r0, r4
 800920a:	f005 fd7e 	bl	800ed0a <uart_stm32_dma_rx_flush>
 800920e:	e7ee      	b.n	80091ee <uart_stm32_isr+0x126>
  return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	f012 0f40 	tst.w	r2, #64	; 0x40
 8009216:	d06e      	beq.n	80092f6 <uart_stm32_isr+0x22e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8009218:	69da      	ldr	r2, [r3, #28]
 800921a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800921e:	d06a      	beq.n	80092f6 <uart_stm32_isr+0x22e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 8009220:	681a      	ldr	r2, [r3, #0]
 8009222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009226:	601a      	str	r2, [r3, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8009228:	2240      	movs	r2, #64	; 0x40
 800922a:	621a      	str	r2, [r3, #32]
	LOG_DBG("tx done: %d", data->dma_tx.counter);
 800922c:	2301      	movs	r3, #1
 800922e:	813b      	strh	r3, [r7, #8]
 8009230:	2302      	movs	r3, #2
 8009232:	817b      	strh	r3, [r7, #10]
 8009234:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8009238:	466e      	mov	r6, sp
 800923a:	b088      	sub	sp, #32
 800923c:	466b      	mov	r3, sp
 800923e:	f113 020c 	adds.w	r2, r3, #12
 8009242:	d052      	beq.n	80092ea <uart_stm32_isr+0x222>
 8009244:	2110      	movs	r1, #16
 8009246:	2001      	movs	r0, #1
 8009248:	8138      	strh	r0, [r7, #8]
 800924a:	b11a      	cbz	r2, 8009254 <uart_stm32_isr+0x18c>
 800924c:	2904      	cmp	r1, #4
 800924e:	dd01      	ble.n	8009254 <uart_stm32_isr+0x18c>
 8009250:	4836      	ldr	r0, [pc, #216]	; (800932c <uart_stm32_isr+0x264>)
 8009252:	6118      	str	r0, [r3, #16]
 8009254:	2002      	movs	r0, #2
 8009256:	8178      	strh	r0, [r7, #10]
 8009258:	b11a      	cbz	r2, 8009262 <uart_stm32_isr+0x19a>
 800925a:	2908      	cmp	r1, #8
 800925c:	dd01      	ble.n	8009262 <uart_stm32_isr+0x19a>
 800925e:	4834      	ldr	r0, [pc, #208]	; (8009330 <uart_stm32_isr+0x268>)
 8009260:	6158      	str	r0, [r3, #20]
 8009262:	f8d5 0108 	ldr.w	r0, [r5, #264]	; 0x108
 8009266:	b122      	cbz	r2, 8009272 <uart_stm32_isr+0x1aa>
 8009268:	290c      	cmp	r1, #12
 800926a:	dd02      	ble.n	8009272 <uart_stm32_isr+0x1aa>
 800926c:	f8d5 0108 	ldr.w	r0, [r5, #264]	; 0x108
 8009270:	6198      	str	r0, [r3, #24]
 8009272:	290f      	cmp	r1, #15
 8009274:	dd3c      	ble.n	80092f0 <uart_stm32_isr+0x228>
 8009276:	2010      	movs	r0, #16
 8009278:	b12a      	cbz	r2, 8009286 <uart_stm32_isr+0x1be>
 800927a:	2100      	movs	r1, #0
 800927c:	6079      	str	r1, [r7, #4]
 800927e:	2104      	movs	r1, #4
 8009280:	7139      	strb	r1, [r7, #4]
 8009282:	6879      	ldr	r1, [r7, #4]
 8009284:	60d9      	str	r1, [r3, #12]
 8009286:	2100      	movs	r1, #0
 8009288:	f36f 0100 	bfc	r1, #0, #1
 800928c:	f36f 0141 	bfc	r1, #1, #1
 8009290:	f36f 0182 	bfc	r1, #2, #1
 8009294:	f36f 01c5 	bfc	r1, #3, #3
 8009298:	2304      	movs	r3, #4
 800929a:	f363 1188 	bfi	r1, r3, #6, #3
 800929e:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 80092a2:	f363 2152 	bfi	r1, r3, #9, #10
 80092a6:	f36f 41de 	bfc	r1, #19, #12
 80092aa:	f36f 71df 	bfc	r1, #31, #1
 80092ae:	2300      	movs	r3, #0
 80092b0:	481b      	ldr	r0, [pc, #108]	; (8009320 <uart_stm32_isr+0x258>)
 80092b2:	f004 fa95 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80092b6:	46b5      	mov	sp, r6
	struct uart_event event = {
 80092b8:	2300      	movs	r3, #0
 80092ba:	60bb      	str	r3, [r7, #8]
 80092bc:	60fb      	str	r3, [r7, #12]
 80092be:	613b      	str	r3, [r7, #16]
 80092c0:	617b      	str	r3, [r7, #20]
 80092c2:	61bb      	str	r3, [r7, #24]
		.data.tx.buf = data->dma_tx.buffer,
 80092c4:	f8d5 20fc 	ldr.w	r2, [r5, #252]	; 0xfc
	struct uart_event event = {
 80092c8:	60fa      	str	r2, [r7, #12]
		.data.tx.len = data->dma_tx.counter
 80092ca:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
	struct uart_event event = {
 80092ce:	613a      	str	r2, [r7, #16]
	data->dma_tx.buffer_length = 0;
 80092d0:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
	data->dma_tx.counter = 0;
 80092d4:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
	if (data->async_cb) {
 80092d8:	68eb      	ldr	r3, [r5, #12]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d087      	beq.n	80091ee <uart_stm32_isr+0x126>
		data->async_cb(data->uart_dev, event, data->async_user_data);
 80092de:	692a      	ldr	r2, [r5, #16]
 80092e0:	f107 0108 	add.w	r1, r7, #8
 80092e4:	68a8      	ldr	r0, [r5, #8]
 80092e6:	4798      	blx	r3
}
 80092e8:	e781      	b.n	80091ee <uart_stm32_isr+0x126>
	LOG_DBG("tx done: %d", data->dma_tx.counter);
 80092ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092ee:	e7aa      	b.n	8009246 <uart_stm32_isr+0x17e>
 80092f0:	f06f 001b 	mvn.w	r0, #27
 80092f4:	e7c0      	b.n	8009278 <uart_stm32_isr+0x1b0>
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE)) ? 1U : 0U);
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	f012 0f20 	tst.w	r2, #32
 80092fc:	f43f af77 	beq.w	80091ee <uart_stm32_isr+0x126>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8009300:	69da      	ldr	r2, [r3, #28]
 8009302:	f012 0f20 	tst.w	r2, #32
 8009306:	f43f af72 	beq.w	80091ee <uart_stm32_isr+0x126>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_RXFRQ);
 800930a:	8b1a      	ldrh	r2, [r3, #24]
 800930c:	b292      	uxth	r2, r2
 800930e:	f042 0208 	orr.w	r2, r2, #8
 8009312:	831a      	strh	r2, [r3, #24]
}
 8009314:	e76b      	b.n	80091ee <uart_stm32_isr+0x126>
 8009316:	bf00      	nop
 8009318:	08011434 	.word	0x08011434
 800931c:	080115a8 	.word	0x080115a8
 8009320:	080101f8 	.word	0x080101f8
 8009324:	08011450 	.word	0x08011450
 8009328:	080115b8 	.word	0x080115b8
 800932c:	08011474 	.word	0x08011474
 8009330:	08011594 	.word	0x08011594

08009334 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8009334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009338:	b096      	sub	sp, #88	; 0x58
 800933a:	4605      	mov	r5, r0
	const struct uart_stm32_config *config = dev->config;
 800933c:	6846      	ldr	r6, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 800933e:	6907      	ldr	r7, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009340:	46b0      	mov	r8, r6
 8009342:	f858 4b0c 	ldr.w	r4, [r8], #12
	data->clock = clk;
 8009346:	4872      	ldr	r0, [pc, #456]	; (8009510 <uart_stm32_init+0x1dc>)
 8009348:	6078      	str	r0, [r7, #4]
 800934a:	f005 fd58 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 800934e:	b348      	cbz	r0, 80093a4 <uart_stm32_init+0x70>
	const struct clock_control_driver_api *api =
 8009350:	486f      	ldr	r0, [pc, #444]	; (8009510 <uart_stm32_init+0x1dc>)
 8009352:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4641      	mov	r1, r8
 8009358:	4798      	blx	r3
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 800935a:	2800      	cmp	r0, #0
 800935c:	f040 80d4 	bne.w	8009508 <uart_stm32_init+0x1d4>
	ret = pinctrl_lookup_state(config, id, &state);
 8009360:	aa02      	add	r2, sp, #8
 8009362:	2100      	movs	r1, #0
 8009364:	6a30      	ldr	r0, [r6, #32]
 8009366:	f005 fce8 	bl	800ed3a <pinctrl_lookup_state>
	if (ret < 0) {
 800936a:	2800      	cmp	r0, #0
 800936c:	db05      	blt.n	800937a <uart_stm32_init+0x46>
	return pinctrl_apply_state_direct(config, state);
 800936e:	9b02      	ldr	r3, [sp, #8]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8009370:	2200      	movs	r2, #0
 8009372:	7919      	ldrb	r1, [r3, #4]
 8009374:	6818      	ldr	r0, [r3, #0]
 8009376:	f005 fcfa 	bl	800ed6e <pinctrl_configure_pins>
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 800937a:	2800      	cmp	r0, #0
 800937c:	f2c0 8093 	blt.w	80094a6 <uart_stm32_init+0x172>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	f023 0301 	bic.w	r3, r3, #1
 8009386:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8009388:	6823      	ldr	r3, [r4, #0]
 800938a:	f043 030c 	orr.w	r3, r3, #12
 800938e:	6023      	str	r3, [r4, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 8009390:	69b3      	ldr	r3, [r6, #24]
 8009392:	2b02      	cmp	r3, #2
 8009394:	d033      	beq.n	80093fe <uart_stm32_init+0xca>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 8009396:	2b01      	cmp	r3, #1
 8009398:	f000 8088 	beq.w	80094ac <uart_stm32_init+0x178>
		/* 8 databit, 1 parity bit, parity odd */
		ll_parity = LL_USART_PARITY_ODD;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else {  /* Default to 8N0, but show warning if invalid value */
		if (config->parity != 0) {
 800939c:	b92b      	cbnz	r3, 80093aa <uart_stm32_init+0x76>
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 800939e:	2100      	movs	r1, #0
		ll_parity = LL_USART_PARITY_NONE;
 80093a0:	460b      	mov	r3, r1
 80093a2:	e030      	b.n	8009406 <uart_stm32_init+0xd2>
		return -ENODEV;
 80093a4:	f06f 0012 	mvn.w	r0, #18
 80093a8:	e7d7      	b.n	800935a <uart_stm32_init+0x26>
			LOG_WRN("Invalid parity setting '%d'."
 80093aa:	2201      	movs	r2, #1
 80093ac:	f8ad 2008 	strh.w	r2, [sp, #8]
 80093b0:	4a58      	ldr	r2, [pc, #352]	; (8009514 <uart_stm32_init+0x1e0>)
 80093b2:	920e      	str	r2, [sp, #56]	; 0x38
 80093b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80093b6:	f04f 0800 	mov.w	r8, #0
 80093ba:	f8cd 8004 	str.w	r8, [sp, #4]
 80093be:	2303      	movs	r3, #3
 80093c0:	f88d 3004 	strb.w	r3, [sp, #4]
 80093c4:	9b01      	ldr	r3, [sp, #4]
 80093c6:	930d      	str	r3, [sp, #52]	; 0x34
 80093c8:	4641      	mov	r1, r8
 80093ca:	f368 0100 	bfi	r1, r8, #0, #1
 80093ce:	f368 0141 	bfi	r1, r8, #1, #1
 80093d2:	f368 0182 	bfi	r1, r8, #2, #1
 80093d6:	f368 01c5 	bfi	r1, r8, #3, #3
 80093da:	2302      	movs	r3, #2
 80093dc:	f363 1188 	bfi	r1, r3, #6, #3
 80093e0:	230c      	movs	r3, #12
 80093e2:	f363 2152 	bfi	r1, r3, #9, #10
 80093e6:	f368 41de 	bfi	r1, r8, #19, #12
 80093ea:	f368 71df 	bfi	r1, r8, #31, #1
 80093ee:	4643      	mov	r3, r8
 80093f0:	aa0d      	add	r2, sp, #52	; 0x34
 80093f2:	4849      	ldr	r0, [pc, #292]	; (8009518 <uart_stm32_init+0x1e4>)
 80093f4:	f004 f9f4 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 80093f8:	4641      	mov	r1, r8
		ll_parity = LL_USART_PARITY_NONE;
 80093fa:	4643      	mov	r3, r8
 80093fc:	e003      	b.n	8009406 <uart_stm32_init+0xd2>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 80093fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 8009402:	f44f 6380 	mov.w	r3, #1024	; 0x400
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 8009406:	6822      	ldr	r2, [r4, #0]
 8009408:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800940c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8009410:	4319      	orrs	r1, r3
 8009412:	430a      	orrs	r2, r1
 8009414:	6022      	str	r2, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009416:	6863      	ldr	r3, [r4, #4]
 8009418:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800941c:	6063      	str	r3, [r4, #4]
	LL_USART_ConfigCharacter(UartInstance,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 800941e:	7d33      	ldrb	r3, [r6, #20]
 8009420:	b12b      	cbz	r3, 800942e <uart_stm32_init+0xfa>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009422:	686b      	ldr	r3, [r5, #4]
 8009424:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8009426:	6893      	ldr	r3, [r2, #8]
 8009428:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800942c:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 800942e:	f8d7 9000 	ldr.w	r9, [r7]
	struct uart_stm32_data *data = dev->data;
 8009432:	692b      	ldr	r3, [r5, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009434:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8009438:	f858 7b0c 	ldr.w	r7, [r8], #12
	if (clock_control_get_rate(data->clock,
 800943c:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009440:	4650      	mov	r0, sl
 8009442:	f005 fcdc 	bl	800edfe <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8009446:	2800      	cmp	r0, #0
 8009448:	d035      	beq.n	80094b6 <uart_stm32_init+0x182>
	const struct clock_control_driver_api *api =
 800944a:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d033      	beq.n	80094bc <uart_stm32_init+0x188>
	return api->get_rate(dev, sys, rate);
 8009454:	466a      	mov	r2, sp
 8009456:	4641      	mov	r1, r8
 8009458:	4650      	mov	r0, sl
 800945a:	4798      	blx	r3
 800945c:	2800      	cmp	r0, #0
 800945e:	db30      	blt.n	80094c2 <uart_stm32_init+0x18e>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009466:	603b      	str	r3, [r7, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009468:	9b00      	ldr	r3, [sp, #0]
 800946a:	eb03 0359 	add.w	r3, r3, r9, lsr #1
 800946e:	fbb3 f3f9 	udiv	r3, r3, r9
 8009472:	b29b      	uxth	r3, r3
 8009474:	60fb      	str	r3, [r7, #12]

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 8009476:	7f33      	ldrb	r3, [r6, #28]
 8009478:	b11b      	cbz	r3, 8009482 <uart_stm32_init+0x14e>
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 800947a:	68a3      	ldr	r3, [r4, #8]
 800947c:	f043 0308 	orr.w	r3, r3, #8
 8009480:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	f043 0301 	orr.w	r3, r3, #1
 8009488:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800948a:	69e3      	ldr	r3, [r4, #28]
 800948c:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8009490:	d0fb      	beq.n	800948a <uart_stm32_init+0x156>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8009492:	69e3      	ldr	r3, [r4, #28]
 8009494:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8009498:	d0fb      	beq.n	8009492 <uart_stm32_init+0x15e>
	while (!(LL_USART_IsActiveFlag_REACK(UartInstance))) {
	}
#endif /* !USART_ISR_REACK */

#if defined(CONFIG_UART_INTERRUPT_DRIVEN) || defined(CONFIG_UART_ASYNC_API)
	config->uconf.irq_config_func(dev);
 800949a:	68b3      	ldr	r3, [r6, #8]
 800949c:	4628      	mov	r0, r5
 800949e:	4798      	blx	r3
#elif defined(CONFIG_PM)
	config->irq_config_func(dev);
#endif /* defined(CONFIG_UART_INTERRUPT_DRIVEN) || defined(CONFIG_UART_ASYNC_API) */

#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
 80094a0:	4628      	mov	r0, r5
 80094a2:	f7ff f937 	bl	8008714 <uart_stm32_async_init>
#else
	return 0;
#endif
}
 80094a6:	b016      	add	sp, #88	; 0x58
 80094a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 80094ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_ODD;
 80094b0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80094b4:	e7a7      	b.n	8009406 <uart_stm32_init+0xd2>
		return -ENODEV;
 80094b6:	f06f 0012 	mvn.w	r0, #18
 80094ba:	e7cf      	b.n	800945c <uart_stm32_init+0x128>
		return -ENOSYS;
 80094bc:	f06f 0057 	mvn.w	r0, #87	; 0x57
 80094c0:	e7cc      	b.n	800945c <uart_stm32_init+0x128>
		LOG_ERR("Failed call clock_control_get_rate");
 80094c2:	2201      	movs	r2, #1
 80094c4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80094c8:	4b14      	ldr	r3, [pc, #80]	; (800951c <uart_stm32_init+0x1e8>)
 80094ca:	9314      	str	r3, [sp, #80]	; 0x50
 80094cc:	2300      	movs	r3, #0
 80094ce:	9301      	str	r3, [sp, #4]
 80094d0:	2102      	movs	r1, #2
 80094d2:	f88d 1004 	strb.w	r1, [sp, #4]
 80094d6:	9901      	ldr	r1, [sp, #4]
 80094d8:	9113      	str	r1, [sp, #76]	; 0x4c
 80094da:	4619      	mov	r1, r3
 80094dc:	f363 0100 	bfi	r1, r3, #0, #1
 80094e0:	f363 0141 	bfi	r1, r3, #1, #1
 80094e4:	f363 0182 	bfi	r1, r3, #2, #1
 80094e8:	f363 01c5 	bfi	r1, r3, #3, #3
 80094ec:	f362 1188 	bfi	r1, r2, #6, #3
 80094f0:	2208      	movs	r2, #8
 80094f2:	f362 2152 	bfi	r1, r2, #9, #10
 80094f6:	f363 41de 	bfi	r1, r3, #19, #12
 80094fa:	f363 71df 	bfi	r1, r3, #31, #1
 80094fe:	aa13      	add	r2, sp, #76	; 0x4c
 8009500:	4805      	ldr	r0, [pc, #20]	; (8009518 <uart_stm32_init+0x1e4>)
 8009502:	f004 f96d 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return;
 8009506:	e7b6      	b.n	8009476 <uart_stm32_init+0x142>
		return -EIO;
 8009508:	f06f 0004 	mvn.w	r0, #4
 800950c:	e7cb      	b.n	80094a6 <uart_stm32_init+0x172>
 800950e:	bf00      	nop
 8009510:	0800fdb8 	.word	0x0800fdb8
 8009514:	08011484 	.word	0x08011484
 8009518:	080101f8 	.word	0x080101f8
 800951c:	08010e90 	.word	0x08010e90

08009520 <uart_stm32_async_tx>:
{
 8009520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009524:	b097      	sub	sp, #92	; 0x5c
 8009526:	af00      	add	r7, sp, #0
 8009528:	4605      	mov	r5, r0
	struct uart_stm32_data *data = dev->data;
 800952a:	6904      	ldr	r4, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800952c:	6840      	ldr	r0, [r0, #4]
 800952e:	6806      	ldr	r6, [r0, #0]
	if (data->dma_tx.dma_dev == NULL) {
 8009530:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8009534:	2800      	cmp	r0, #0
 8009536:	f000 812d 	beq.w	8009794 <uart_stm32_async_tx+0x274>
	if (data->dma_tx.buffer_length != 0) {
 800953a:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 800953e:	2800      	cmp	r0, #0
 8009540:	f040 812b 	bne.w	800979a <uart_stm32_async_tx+0x27a>
	data->dma_tx.buffer = (uint8_t *)tx_data;
 8009544:	f8c4 10fc 	str.w	r1, [r4, #252]	; 0xfc
	data->dma_tx.buffer_length = buf_size;
 8009548:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
	data->dma_tx.timeout = timeout;
 800954c:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
	LOG_DBG("tx: l=%d", data->dma_tx.buffer_length);
 8009550:	2301      	movs	r3, #1
 8009552:	813b      	strh	r3, [r7, #8]
 8009554:	2302      	movs	r3, #2
 8009556:	817b      	strh	r3, [r7, #10]
 8009558:	46e8      	mov	r8, sp
 800955a:	b088      	sub	sp, #32
 800955c:	466b      	mov	r3, sp
 800955e:	f113 020c 	adds.w	r2, r3, #12
 8009562:	f000 80c3 	beq.w	80096ec <uart_stm32_async_tx+0x1cc>
 8009566:	2110      	movs	r1, #16
 8009568:	2001      	movs	r0, #1
 800956a:	8138      	strh	r0, [r7, #8]
 800956c:	b11a      	cbz	r2, 8009576 <uart_stm32_async_tx+0x56>
 800956e:	2904      	cmp	r1, #4
 8009570:	dd01      	ble.n	8009576 <uart_stm32_async_tx+0x56>
 8009572:	488b      	ldr	r0, [pc, #556]	; (80097a0 <uart_stm32_async_tx+0x280>)
 8009574:	6118      	str	r0, [r3, #16]
 8009576:	2002      	movs	r0, #2
 8009578:	8178      	strh	r0, [r7, #10]
 800957a:	b11a      	cbz	r2, 8009584 <uart_stm32_async_tx+0x64>
 800957c:	2908      	cmp	r1, #8
 800957e:	dd01      	ble.n	8009584 <uart_stm32_async_tx+0x64>
 8009580:	4888      	ldr	r0, [pc, #544]	; (80097a4 <uart_stm32_async_tx+0x284>)
 8009582:	6158      	str	r0, [r3, #20]
 8009584:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 8009588:	b112      	cbz	r2, 8009590 <uart_stm32_async_tx+0x70>
 800958a:	290c      	cmp	r1, #12
 800958c:	dd00      	ble.n	8009590 <uart_stm32_async_tx+0x70>
 800958e:	6198      	str	r0, [r3, #24]
 8009590:	290f      	cmp	r1, #15
 8009592:	f340 80ae 	ble.w	80096f2 <uart_stm32_async_tx+0x1d2>
 8009596:	2010      	movs	r0, #16
 8009598:	b12a      	cbz	r2, 80095a6 <uart_stm32_async_tx+0x86>
 800959a:	2100      	movs	r1, #0
 800959c:	6079      	str	r1, [r7, #4]
 800959e:	2104      	movs	r1, #4
 80095a0:	7139      	strb	r1, [r7, #4]
 80095a2:	6879      	ldr	r1, [r7, #4]
 80095a4:	60d9      	str	r1, [r3, #12]
 80095a6:	2100      	movs	r1, #0
 80095a8:	f36f 0100 	bfc	r1, #0, #1
 80095ac:	f36f 0141 	bfc	r1, #1, #1
 80095b0:	f36f 0182 	bfc	r1, #2, #1
 80095b4:	f36f 01c5 	bfc	r1, #3, #3
 80095b8:	2304      	movs	r3, #4
 80095ba:	f363 1188 	bfi	r1, r3, #6, #3
 80095be:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 80095c2:	f363 2152 	bfi	r1, r3, #9, #10
 80095c6:	f36f 41de 	bfc	r1, #19, #12
 80095ca:	f36f 71df 	bfc	r1, #31, #1
 80095ce:	2300      	movs	r3, #0
 80095d0:	4875      	ldr	r0, [pc, #468]	; (80097a8 <uart_stm32_async_tx+0x288>)
 80095d2:	f004 f905 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80095d6:	46c5      	mov	sp, r8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80095d8:	2340      	movs	r3, #64	; 0x40
 80095da:	6233      	str	r3, [r6, #32]
  SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80095dc:	6833      	ldr	r3, [r6, #0]
 80095de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095e2:	6033      	str	r3, [r6, #0]
	data->dma_tx.blk_cfg.source_address = (uint32_t)data->dma_tx.buffer;
 80095e4:	f8d4 30fc 	ldr.w	r3, [r4, #252]	; 0xfc
 80095e8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
	data->dma_tx.blk_cfg.block_size = data->dma_tx.buffer_length;
 80095ec:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80095f0:	f8c4 30f0 	str.w	r3, [r4, #240]	; 0xf0
	ret = dma_config(data->dma_tx.dma_dev, data->dma_tx.dma_channel,
 80095f4:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
	const struct dma_driver_api *api =
 80095f8:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, channel, config);
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f104 02b8 	add.w	r2, r4, #184	; 0xb8
 8009600:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 8009604:	4798      	blx	r3
	if (ret != 0) {
 8009606:	2800      	cmp	r0, #0
 8009608:	d176      	bne.n	80096f8 <uart_stm32_async_tx+0x1d8>
	if (dma_start(data->dma_tx.dma_dev, data->dma_tx.dma_channel)) {
 800960a:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800960e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
	const struct dma_driver_api *api =
 8009612:	6883      	ldr	r3, [r0, #8]
	return api->start(dev, channel);
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	4798      	blx	r3
 8009618:	4606      	mov	r6, r0
 800961a:	2800      	cmp	r0, #0
 800961c:	f040 8090 	bne.w	8009740 <uart_stm32_async_tx+0x220>
	async_timer_start(&data->dma_tx.timeout_work, data->dma_tx.timeout);
 8009620:	f504 7888 	add.w	r8, r4, #272	; 0x110
 8009624:	f8d4 410c 	ldr.w	r4, [r4, #268]	; 0x10c
	if ((timeout != SYS_FOREVER_US) && (timeout != 0)) {
 8009628:	1c63      	adds	r3, r4, #1
 800962a:	2b01      	cmp	r3, #1
 800962c:	d953      	bls.n	80096d6 <uart_stm32_async_tx+0x1b6>
		LOG_DBG("async timer started for %d us", timeout);
 800962e:	2301      	movs	r3, #1
 8009630:	813b      	strh	r3, [r7, #8]
 8009632:	2302      	movs	r3, #2
 8009634:	817b      	strh	r3, [r7, #10]
 8009636:	46e9      	mov	r9, sp
 8009638:	b088      	sub	sp, #32
 800963a:	466b      	mov	r3, sp
 800963c:	f113 020c 	adds.w	r2, r3, #12
 8009640:	f000 80a2 	beq.w	8009788 <uart_stm32_async_tx+0x268>
 8009644:	2110      	movs	r1, #16
 8009646:	2001      	movs	r0, #1
 8009648:	8138      	strh	r0, [r7, #8]
 800964a:	b11a      	cbz	r2, 8009654 <uart_stm32_async_tx+0x134>
 800964c:	2904      	cmp	r1, #4
 800964e:	dd01      	ble.n	8009654 <uart_stm32_async_tx+0x134>
 8009650:	4856      	ldr	r0, [pc, #344]	; (80097ac <uart_stm32_async_tx+0x28c>)
 8009652:	6118      	str	r0, [r3, #16]
 8009654:	2002      	movs	r0, #2
 8009656:	8178      	strh	r0, [r7, #10]
 8009658:	b11a      	cbz	r2, 8009662 <uart_stm32_async_tx+0x142>
 800965a:	2908      	cmp	r1, #8
 800965c:	dd01      	ble.n	8009662 <uart_stm32_async_tx+0x142>
 800965e:	4854      	ldr	r0, [pc, #336]	; (80097b0 <uart_stm32_async_tx+0x290>)
 8009660:	6158      	str	r0, [r3, #20]
 8009662:	b112      	cbz	r2, 800966a <uart_stm32_async_tx+0x14a>
 8009664:	290c      	cmp	r1, #12
 8009666:	dd00      	ble.n	800966a <uart_stm32_async_tx+0x14a>
 8009668:	619c      	str	r4, [r3, #24]
 800966a:	290f      	cmp	r1, #15
 800966c:	f340 808f 	ble.w	800978e <uart_stm32_async_tx+0x26e>
 8009670:	2010      	movs	r0, #16
 8009672:	b12a      	cbz	r2, 8009680 <uart_stm32_async_tx+0x160>
 8009674:	2100      	movs	r1, #0
 8009676:	6079      	str	r1, [r7, #4]
 8009678:	2104      	movs	r1, #4
 800967a:	7139      	strb	r1, [r7, #4]
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	60d9      	str	r1, [r3, #12]
 8009680:	2100      	movs	r1, #0
 8009682:	f36f 0100 	bfc	r1, #0, #1
 8009686:	f36f 0141 	bfc	r1, #1, #1
 800968a:	f36f 0182 	bfc	r1, #2, #1
 800968e:	f36f 01c5 	bfc	r1, #3, #3
 8009692:	2304      	movs	r3, #4
 8009694:	f363 1188 	bfi	r1, r3, #6, #3
 8009698:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 800969c:	f363 2152 	bfi	r1, r3, #9, #10
 80096a0:	f36f 41de 	bfc	r1, #19, #12
 80096a4:	f36f 71df 	bfc	r1, #31, #1
 80096a8:	2300      	movs	r3, #0
 80096aa:	483f      	ldr	r0, [pc, #252]	; (80097a8 <uart_stm32_async_tx+0x288>)
 80096ac:	f004 f898 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 80096b0:	46cd      	mov	sp, r9
		k_work_reschedule(work, K_USEC(timeout));
 80096b2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80096b6:	17d9      	asrs	r1, r3, #31
		t += off;
 80096b8:	f113 0063 	adds.w	r0, r3, #99	; 0x63
			return t / ((uint64_t)from_hz / to_hz);
 80096bc:	f04f 0264 	mov.w	r2, #100	; 0x64
 80096c0:	f04f 0300 	mov.w	r3, #0
 80096c4:	f141 0100 	adc.w	r1, r1, #0
 80096c8:	f7f7 f988 	bl	80009dc <__aeabi_uldivmod>
 80096cc:	4602      	mov	r2, r0
 80096ce:	460b      	mov	r3, r1
 80096d0:	4640      	mov	r0, r8
 80096d2:	f001 f83d 	bl	800a750 <k_work_reschedule>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80096d6:	686b      	ldr	r3, [r5, #4]
 80096d8:	681a      	ldr	r2, [r3, #0]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80096da:	6893      	ldr	r3, [r2, #8]
 80096dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e0:	6093      	str	r3, [r2, #8]
}
 80096e2:	4630      	mov	r0, r6
 80096e4:	375c      	adds	r7, #92	; 0x5c
 80096e6:	46bd      	mov	sp, r7
 80096e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	LOG_DBG("tx: l=%d", data->dma_tx.buffer_length);
 80096ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80096f0:	e73a      	b.n	8009568 <uart_stm32_async_tx+0x48>
 80096f2:	f06f 001b 	mvn.w	r0, #27
 80096f6:	e74f      	b.n	8009598 <uart_stm32_async_tx+0x78>
		LOG_ERR("dma tx config error!");
 80096f8:	2201      	movs	r2, #1
 80096fa:	813a      	strh	r2, [r7, #8]
 80096fc:	4b2d      	ldr	r3, [pc, #180]	; (80097b4 <uart_stm32_async_tx+0x294>)
 80096fe:	653b      	str	r3, [r7, #80]	; 0x50
 8009700:	2300      	movs	r3, #0
 8009702:	607b      	str	r3, [r7, #4]
 8009704:	2102      	movs	r1, #2
 8009706:	7139      	strb	r1, [r7, #4]
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	64f9      	str	r1, [r7, #76]	; 0x4c
 800970c:	4619      	mov	r1, r3
 800970e:	f363 0100 	bfi	r1, r3, #0, #1
 8009712:	f363 0141 	bfi	r1, r3, #1, #1
 8009716:	f363 0182 	bfi	r1, r3, #2, #1
 800971a:	f363 01c5 	bfi	r1, r3, #3, #3
 800971e:	f362 1188 	bfi	r1, r2, #6, #3
 8009722:	2208      	movs	r2, #8
 8009724:	f362 2152 	bfi	r1, r2, #9, #10
 8009728:	f363 41de 	bfi	r1, r3, #19, #12
 800972c:	f363 71df 	bfi	r1, r3, #31, #1
 8009730:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8009734:	481c      	ldr	r0, [pc, #112]	; (80097a8 <uart_stm32_async_tx+0x288>)
 8009736:	f004 f853 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 800973a:	f06f 0615 	mvn.w	r6, #21
 800973e:	e7d0      	b.n	80096e2 <uart_stm32_async_tx+0x1c2>
		LOG_ERR("UART err: TX DMA start failed!");
 8009740:	2201      	movs	r2, #1
 8009742:	813a      	strh	r2, [r7, #8]
 8009744:	4b1c      	ldr	r3, [pc, #112]	; (80097b8 <uart_stm32_async_tx+0x298>)
 8009746:	63bb      	str	r3, [r7, #56]	; 0x38
 8009748:	2300      	movs	r3, #0
 800974a:	607b      	str	r3, [r7, #4]
 800974c:	2102      	movs	r1, #2
 800974e:	7139      	strb	r1, [r7, #4]
 8009750:	6879      	ldr	r1, [r7, #4]
 8009752:	6379      	str	r1, [r7, #52]	; 0x34
 8009754:	4619      	mov	r1, r3
 8009756:	f363 0100 	bfi	r1, r3, #0, #1
 800975a:	f363 0141 	bfi	r1, r3, #1, #1
 800975e:	f363 0182 	bfi	r1, r3, #2, #1
 8009762:	f363 01c5 	bfi	r1, r3, #3, #3
 8009766:	f362 1188 	bfi	r1, r2, #6, #3
 800976a:	2208      	movs	r2, #8
 800976c:	f362 2152 	bfi	r1, r2, #9, #10
 8009770:	f363 41de 	bfi	r1, r3, #19, #12
 8009774:	f363 71df 	bfi	r1, r3, #31, #1
 8009778:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800977c:	480a      	ldr	r0, [pc, #40]	; (80097a8 <uart_stm32_async_tx+0x288>)
 800977e:	f004 f82f 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
		return -EFAULT;
 8009782:	f06f 060d 	mvn.w	r6, #13
 8009786:	e7ac      	b.n	80096e2 <uart_stm32_async_tx+0x1c2>
		LOG_DBG("async timer started for %d us", timeout);
 8009788:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800978c:	e75b      	b.n	8009646 <uart_stm32_async_tx+0x126>
 800978e:	f06f 001b 	mvn.w	r0, #27
 8009792:	e76e      	b.n	8009672 <uart_stm32_async_tx+0x152>
		return -ENODEV;
 8009794:	f06f 0612 	mvn.w	r6, #18
 8009798:	e7a3      	b.n	80096e2 <uart_stm32_async_tx+0x1c2>
		return -EBUSY;
 800979a:	f06f 060f 	mvn.w	r6, #15
 800979e:	e7a0      	b.n	80096e2 <uart_stm32_async_tx+0x1c2>
 80097a0:	080114b8 	.word	0x080114b8
 80097a4:	080115cc 	.word	0x080115cc
 80097a8:	080101f8 	.word	0x080101f8
 80097ac:	08011450 	.word	0x08011450
 80097b0:	080115b8 	.word	0x080115b8
 80097b4:	080114c8 	.word	0x080114c8
 80097b8:	080114e0 	.word	0x080114e0

080097bc <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 80097bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80097c0:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 80097c2:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 80097c4:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 80097c6:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80097ca:	d101      	bne.n	80097d0 <elapsed+0x14>
	    || (val1 < val2)) {
 80097cc:	4281      	cmp	r1, r0
 80097ce:	d208      	bcs.n	80097e2 <elapsed+0x26>
		overflow_cyc += last_load;
 80097d0:	4b07      	ldr	r3, [pc, #28]	; (80097f0 <elapsed+0x34>)
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	4907      	ldr	r1, [pc, #28]	; (80097f4 <elapsed+0x38>)
 80097d6:	6809      	ldr	r1, [r1, #0]
 80097d8:	440a      	add	r2, r1
 80097da:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 80097dc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80097e0:	691b      	ldr	r3, [r3, #16]
	}

	return (last_load - val2) + overflow_cyc;
 80097e2:	4b04      	ldr	r3, [pc, #16]	; (80097f4 <elapsed+0x38>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	1a1b      	subs	r3, r3, r0
 80097e8:	4a01      	ldr	r2, [pc, #4]	; (80097f0 <elapsed+0x34>)
 80097ea:	6810      	ldr	r0, [r2, #0]
}
 80097ec:	4418      	add	r0, r3
 80097ee:	4770      	bx	lr
 80097f0:	2000131c 	.word	0x2000131c
 80097f4:	20001318 	.word	0x20001318

080097f8 <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097f8:	4b09      	ldr	r3, [pc, #36]	; (8009820 <sys_clock_driver_init+0x28>)
 80097fa:	2210      	movs	r2, #16
 80097fc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
static int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8009800:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8009804:	4b07      	ldr	r3, [pc, #28]	; (8009824 <sys_clock_driver_init+0x2c>)
 8009806:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8009808:	2000      	movs	r0, #0
 800980a:	4b07      	ldr	r3, [pc, #28]	; (8009828 <sys_clock_driver_init+0x30>)
 800980c:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 800980e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009812:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8009814:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8009816:	691a      	ldr	r2, [r3, #16]
 8009818:	f042 0207 	orr.w	r2, r2, #7
 800981c:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 800981e:	4770      	bx	lr
 8009820:	e000ed00 	.word	0xe000ed00
 8009824:	20001318 	.word	0x20001318
 8009828:	2000131c 	.word	0x2000131c

0800982c <sys_clock_isr>:
{
 800982c:	b508      	push	{r3, lr}
	elapsed();
 800982e:	f7ff ffc5 	bl	80097bc <elapsed>
	cycle_count += overflow_cyc;
 8009832:	4b0c      	ldr	r3, [pc, #48]	; (8009864 <sys_clock_isr+0x38>)
 8009834:	6818      	ldr	r0, [r3, #0]
 8009836:	4a0c      	ldr	r2, [pc, #48]	; (8009868 <sys_clock_isr+0x3c>)
 8009838:	6811      	ldr	r1, [r2, #0]
 800983a:	4408      	add	r0, r1
 800983c:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 800983e:	2200      	movs	r2, #0
 8009840:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8009842:	4a0a      	ldr	r2, [pc, #40]	; (800986c <sys_clock_isr+0x40>)
 8009844:	6813      	ldr	r3, [r2, #0]
 8009846:	1ac0      	subs	r0, r0, r3
 8009848:	4909      	ldr	r1, [pc, #36]	; (8009870 <sys_clock_isr+0x44>)
 800984a:	fba1 1000 	umull	r1, r0, r1, r0
 800984e:	0a40      	lsrs	r0, r0, #9
		announced_cycles += dticks * CYC_PER_TICK;
 8009850:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8009854:	fb01 3300 	mla	r3, r1, r0, r3
 8009858:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 800985a:	f001 fc61 	bl	800b120 <sys_clock_announce>
	z_arm_int_exit();
 800985e:	f7f9 ff93 	bl	8003788 <z_arm_exc_exit>
}
 8009862:	bd08      	pop	{r3, pc}
 8009864:	2000131c 	.word	0x2000131c
 8009868:	20001314 	.word	0x20001314
 800986c:	20001310 	.word	0x20001310
 8009870:	10624dd3 	.word	0x10624dd3

08009874 <sys_clock_set_timeout>:
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8009874:	b111      	cbz	r1, 800987c <sys_clock_set_timeout+0x8>
 8009876:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800987a:	d03a      	beq.n	80098f2 <sys_clock_set_timeout+0x7e>
{
 800987c:	b570      	push	{r4, r5, r6, lr}
	uint32_t last_load_ = last_load;
 800987e:	4b38      	ldr	r3, [pc, #224]	; (8009960 <sys_clock_set_timeout+0xec>)
 8009880:	681d      	ldr	r5, [r3, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8009882:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009886:	d03f      	beq.n	8009908 <sys_clock_set_timeout+0x94>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8009888:	2801      	cmp	r0, #1
 800988a:	dd40      	ble.n	800990e <sys_clock_set_timeout+0x9a>
 800988c:	f5b0 6f03 	cmp.w	r0, #2096	; 0x830
 8009890:	dc3f      	bgt.n	8009912 <sys_clock_set_timeout+0x9e>
 8009892:	1e44      	subs	r4, r0, #1
	__asm__ volatile(
 8009894:	f04f 0310 	mov.w	r3, #16
 8009898:	f3ef 8611 	mrs	r6, BASEPRI
 800989c:	f383 8812 	msr	BASEPRI_MAX, r3
 80098a0:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 80098a4:	f7ff ff8a 	bl	80097bc <elapsed>
	val1 = SysTick->VAL;
 80098a8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80098ac:	6999      	ldr	r1, [r3, #24]
	cycle_count += pending;
 80098ae:	4b2d      	ldr	r3, [pc, #180]	; (8009964 <sys_clock_set_timeout+0xf0>)
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	4410      	add	r0, r2
 80098b4:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
 80098b6:	4b2c      	ldr	r3, [pc, #176]	; (8009968 <sys_clock_set_timeout+0xf4>)
 80098b8:	2200      	movs	r2, #0
 80098ba:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 80098bc:	4b2b      	ldr	r3, [pc, #172]	; (800996c <sys_clock_set_timeout+0xf8>)
 80098be:	681a      	ldr	r2, [r3, #0]
	if ((int32_t)unannounced < 0) {
 80098c0:	1a83      	subs	r3, r0, r2
 80098c2:	d429      	bmi.n	8009918 <sys_clock_set_timeout+0xa4>
		delay = ticks * CYC_PER_TICK;
 80098c4:	f44f 5cfa 	mov.w	ip, #8000	; 0x1f40
		delay += unannounced;
 80098c8:	fb0c 3304 	mla	r3, ip, r4, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 80098cc:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
 80098d0:	331f      	adds	r3, #31
 80098d2:	4c27      	ldr	r4, [pc, #156]	; (8009970 <sys_clock_set_timeout+0xfc>)
 80098d4:	fba4 4303 	umull	r4, r3, r4, r3
 80098d8:	0a5b      	lsrs	r3, r3, #9
		delay -= unannounced;
 80098da:	1a12      	subs	r2, r2, r0
 80098dc:	fb0c 2303 	mla	r3, ip, r3, r2
		delay = MAX(delay, MIN_DELAY);
 80098e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098e4:	d91d      	bls.n	8009922 <sys_clock_set_timeout+0xae>
		if (delay > MAX_CYCLES) {
 80098e6:	4a23      	ldr	r2, [pc, #140]	; (8009974 <sys_clock_set_timeout+0x100>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d91c      	bls.n	8009926 <sys_clock_set_timeout+0xb2>
			last_load = MAX_CYCLES;
 80098ec:	4b1c      	ldr	r3, [pc, #112]	; (8009960 <sys_clock_set_timeout+0xec>)
 80098ee:	601a      	str	r2, [r3, #0]
 80098f0:	e01b      	b.n	800992a <sys_clock_set_timeout+0xb6>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 80098f2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80098f6:	6913      	ldr	r3, [r2, #16]
 80098f8:	f023 0301 	bic.w	r3, r3, #1
 80098fc:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 80098fe:	4b18      	ldr	r3, [pc, #96]	; (8009960 <sys_clock_set_timeout+0xec>)
 8009900:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8009904:	601a      	str	r2, [r3, #0]
		return;
 8009906:	4770      	bx	lr
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8009908:	f44f 6003 	mov.w	r0, #2096	; 0x830
 800990c:	e7be      	b.n	800988c <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 800990e:	2400      	movs	r4, #0
 8009910:	e7c0      	b.n	8009894 <sys_clock_set_timeout+0x20>
 8009912:	f44f 6403 	mov.w	r4, #2096	; 0x830
 8009916:	e7bd      	b.n	8009894 <sys_clock_set_timeout+0x20>
		last_load = MIN_DELAY;
 8009918:	4b11      	ldr	r3, [pc, #68]	; (8009960 <sys_clock_set_timeout+0xec>)
 800991a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800991e:	601a      	str	r2, [r3, #0]
 8009920:	e003      	b.n	800992a <sys_clock_set_timeout+0xb6>
		delay = MAX(delay, MIN_DELAY);
 8009922:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 8009926:	4a0e      	ldr	r2, [pc, #56]	; (8009960 <sys_clock_set_timeout+0xec>)
 8009928:	6013      	str	r3, [r2, #0]
	val2 = SysTick->VAL;
 800992a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800992e:	699c      	ldr	r4, [r3, #24]
	SysTick->LOAD = last_load - 1;
 8009930:	4a0b      	ldr	r2, [pc, #44]	; (8009960 <sys_clock_set_timeout+0xec>)
 8009932:	6812      	ldr	r2, [r2, #0]
 8009934:	3a01      	subs	r2, #1
 8009936:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8009938:	2200      	movs	r2, #0
 800993a:	619a      	str	r2, [r3, #24]
	if (val1 < val2) {
 800993c:	42a1      	cmp	r1, r4
 800993e:	d209      	bcs.n	8009954 <sys_clock_set_timeout+0xe0>
		cycle_count += (val1 + (last_load_ - val2));
 8009940:	1b2d      	subs	r5, r5, r4
 8009942:	440d      	add	r5, r1
 8009944:	4428      	add	r0, r5
 8009946:	4b07      	ldr	r3, [pc, #28]	; (8009964 <sys_clock_set_timeout+0xf0>)
 8009948:	6018      	str	r0, [r3, #0]
	__asm__ volatile(
 800994a:	f386 8811 	msr	BASEPRI, r6
 800994e:	f3bf 8f6f 	isb	sy
}
 8009952:	bd70      	pop	{r4, r5, r6, pc}
		cycle_count += (val1 - val2);
 8009954:	1b0d      	subs	r5, r1, r4
 8009956:	4428      	add	r0, r5
 8009958:	4b02      	ldr	r3, [pc, #8]	; (8009964 <sys_clock_set_timeout+0xf0>)
 800995a:	6018      	str	r0, [r3, #0]
 800995c:	e7f5      	b.n	800994a <sys_clock_set_timeout+0xd6>
 800995e:	bf00      	nop
 8009960:	20001318 	.word	0x20001318
 8009964:	20001314 	.word	0x20001314
 8009968:	2000131c 	.word	0x2000131c
 800996c:	20001310 	.word	0x20001310
 8009970:	10624dd3 	.word	0x10624dd3
 8009974:	00ffdc00 	.word	0x00ffdc00

08009978 <sys_clock_elapsed>:
{
 8009978:	b510      	push	{r4, lr}
	__asm__ volatile(
 800997a:	f04f 0310 	mov.w	r3, #16
 800997e:	f3ef 8411 	mrs	r4, BASEPRI
 8009982:	f383 8812 	msr	BASEPRI_MAX, r3
 8009986:	f3bf 8f6f 	isb	sy
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 800998a:	f7ff ff17 	bl	80097bc <elapsed>
 800998e:	4b07      	ldr	r3, [pc, #28]	; (80099ac <sys_clock_elapsed+0x34>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	4418      	add	r0, r3
 8009994:	4b06      	ldr	r3, [pc, #24]	; (80099b0 <sys_clock_elapsed+0x38>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	1ac0      	subs	r0, r0, r3
	__asm__ volatile(
 800999a:	f384 8811 	msr	BASEPRI, r4
 800999e:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
 80099a2:	4b04      	ldr	r3, [pc, #16]	; (80099b4 <sys_clock_elapsed+0x3c>)
 80099a4:	fba3 3000 	umull	r3, r0, r3, r0
}
 80099a8:	0a40      	lsrs	r0, r0, #9
 80099aa:	bd10      	pop	{r4, pc}
 80099ac:	20001314 	.word	0x20001314
 80099b0:	20001310 	.word	0x20001310
 80099b4:	10624dd3 	.word	0x10624dd3

080099b8 <sys_clock_cycle_get_32>:
{
 80099b8:	b510      	push	{r4, lr}
	__asm__ volatile(
 80099ba:	f04f 0310 	mov.w	r3, #16
 80099be:	f3ef 8411 	mrs	r4, BASEPRI
 80099c2:	f383 8812 	msr	BASEPRI_MAX, r3
 80099c6:	f3bf 8f6f 	isb	sy
	uint32_t ret = elapsed() + cycle_count;
 80099ca:	f7ff fef7 	bl	80097bc <elapsed>
 80099ce:	4b04      	ldr	r3, [pc, #16]	; (80099e0 <sys_clock_cycle_get_32+0x28>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4418      	add	r0, r3
	__asm__ volatile(
 80099d4:	f384 8811 	msr	BASEPRI, r4
 80099d8:	f3bf 8f6f 	isb	sy
}
 80099dc:	bd10      	pop	{r4, pc}
 80099de:	bf00      	nop
 80099e0:	20001314 	.word	0x20001314

080099e4 <stm32_pin_configure>:

static int stm32_pin_configure(uint32_t pin, uint32_t func, uint32_t altf)
{
	const struct device *port_device;

	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 80099e4:	28af      	cmp	r0, #175	; 0xaf
 80099e6:	d817      	bhi.n	8009a18 <stm32_pin_configure+0x34>
{
 80099e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ea:	4604      	mov	r4, r0
 80099ec:	460d      	mov	r5, r1
 80099ee:	4616      	mov	r6, r2
 80099f0:	0903      	lsrs	r3, r0, #4
		return -EINVAL;
	}

	port_device = gpio_ports[STM32_PORT(pin)];
 80099f2:	4a0b      	ldr	r2, [pc, #44]	; (8009a20 <stm32_pin_configure+0x3c>)
 80099f4:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]

	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 80099f8:	b15f      	cbz	r7, 8009a12 <stm32_pin_configure+0x2e>
 80099fa:	4638      	mov	r0, r7
 80099fc:	f005 f9ff 	bl	800edfe <z_device_is_ready>
 8009a00:	b138      	cbz	r0, 8009a12 <stm32_pin_configure+0x2e>
		return -ENODEV;
	}

	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8009a02:	4633      	mov	r3, r6
 8009a04:	462a      	mov	r2, r5
 8009a06:	f004 010f 	and.w	r1, r4, #15
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	f004 fba8 	bl	800e160 <gpio_stm32_configure>
}
 8009a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
 8009a12:	f06f 0012 	mvn.w	r0, #18
 8009a16:	e7fb      	b.n	8009a10 <stm32_pin_configure+0x2c>
		return -EINVAL;
 8009a18:	f06f 0015 	mvn.w	r0, #21
}
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	080116fc 	.word	0x080116fc

08009a24 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8009a24:	b530      	push	{r4, r5, lr}
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8009a26:	6893      	ldr	r3, [r2, #8]
                        DMA_InitStruct->Mode                   | \
 8009a28:	68d4      	ldr	r4, [r2, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8009a2a:	4323      	orrs	r3, r4
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8009a2c:	6914      	ldr	r4, [r2, #16]
                        DMA_InitStruct->Mode                   | \
 8009a2e:	4323      	orrs	r3, r4
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8009a30:	6954      	ldr	r4, [r2, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8009a32:	4323      	orrs	r3, r4
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8009a34:	6994      	ldr	r4, [r2, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8009a36:	4323      	orrs	r3, r4
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 8009a38:	69d4      	ldr	r4, [r2, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8009a3a:	4323      	orrs	r3, r4
                        DMA_InitStruct->Priority);
 8009a3c:	6a94      	ldr	r4, [r2, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8009a3e:	4323      	orrs	r3, r4
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8009a40:	4c17      	ldr	r4, [pc, #92]	; (8009aa0 <LL_DMA_Init+0x7c>)
 8009a42:	5c65      	ldrb	r5, [r4, r1]
 8009a44:	eb00 0e05 	add.w	lr, r0, r5
 8009a48:	5944      	ldr	r4, [r0, r5]
 8009a4a:	f424 4cff 	bic.w	ip, r4, #32640	; 0x7f80
 8009a4e:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 8009a52:	ea43 030c 	orr.w	r3, r3, ip
 8009a56:	5143      	str	r3, [r0, r5]

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 8009a58:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8009a5a:	f8ce 300c 	str.w	r3, [lr, #12]

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 8009a5e:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8009a60:	f8ce 3008 	str.w	r3, [lr, #8]

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 8009a64:	6a14      	ldr	r4, [r2, #32]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8009a66:	f8de 3004 	ldr.w	r3, [lr, #4]
 8009a6a:	0c1b      	lsrs	r3, r3, #16
 8009a6c:	041b      	lsls	r3, r3, #16
 8009a6e:	4323      	orrs	r3, r4
 8009a70:	f8ce 3004 	str.w	r3, [lr, #4]
#else
  /*--------------------------- DMAx CSELR Configuration -----------------------
   * Configure the DMA request for DMA instance on Channel x with parameter :
   * - PeriphRequest: DMA_CSELR[31:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8009a74:	6a54      	ldr	r4, [r2, #36]	; 0x24
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 8009a76:	f8d0 30a8 	ldr.w	r3, [r0, #168]	; 0xa8
 8009a7a:	008a      	lsls	r2, r1, #2
 8009a7c:	210f      	movs	r1, #15
 8009a7e:	4091      	lsls	r1, r2
 8009a80:	ea23 0301 	bic.w	r3, r3, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a84:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8009a88:	b141      	cbz	r1, 8009a9c <LL_DMA_Init+0x78>
  return __builtin_clz(value);
 8009a8a:	fab1 f181 	clz	r1, r1
 8009a8e:	fa04 f101 	lsl.w	r1, r4, r1
 8009a92:	4319      	orrs	r1, r3
 8009a94:	f8c0 10a8 	str.w	r1, [r0, #168]	; 0xa8
#endif /* DMAMUX1 */

  return SUCCESS;
}
 8009a98:	2000      	movs	r0, #0
 8009a9a:	bd30      	pop	{r4, r5, pc}
    return 32U;
 8009a9c:	2120      	movs	r1, #32
 8009a9e:	e7f6      	b.n	8009a8e <LL_DMA_Init+0x6a>
 8009aa0:	08011738 	.word	0x08011738

08009aa4 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8009aa4:	4b07      	ldr	r3, [pc, #28]	; (8009ac4 <UTILS_PLL_IsBusy+0x20>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009aac:	d007      	beq.n	8009abe <UTILS_PLL_IsBusy+0x1a>

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
  {
    /* PLL configuration cannot be modified */
    status = ERROR;
 8009aae:	2001      	movs	r0, #1
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 8009ab0:	4b04      	ldr	r3, [pc, #16]	; (8009ac4 <UTILS_PLL_IsBusy+0x20>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8009ab8:	d000      	beq.n	8009abc <UTILS_PLL_IsBusy+0x18>
#if defined(RCC_PLLSAI1_SUPPORT)
  /* Check if PLLSAI1 is busy*/
  if(LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    /* PLLSAI1 configuration cannot be modified */
    status = ERROR;
 8009aba:	2001      	movs	r0, #1
    status = ERROR;
  }
#endif /*RCC_PLLSAI2_SUPPORT*/

  return status;
}
 8009abc:	4770      	bx	lr
  ErrorStatus status = SUCCESS;
 8009abe:	2000      	movs	r0, #0
 8009ac0:	e7f6      	b.n	8009ab0 <UTILS_PLL_IsBusy+0xc>
 8009ac2:	bf00      	nop
 8009ac4:	40021000 	.word	0x40021000

08009ac8 <LL_SetSystemCoreClock>:
  SystemCoreClock = HCLKFrequency;
 8009ac8:	4b01      	ldr	r3, [pc, #4]	; (8009ad0 <LL_SetSystemCoreClock+0x8>)
 8009aca:	6018      	str	r0, [r3, #0]
}
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	20000360 	.word	0x20000360

08009ad4 <LL_SetFlashLatency>:
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 8009ad4:	1e42      	subs	r2, r0, #1
 8009ad6:	4b29      	ldr	r3, [pc, #164]	; (8009b7c <LL_SetFlashLatency+0xa8>)
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d84c      	bhi.n	8009b76 <LL_SetFlashLatency+0xa2>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8009adc:	4b28      	ldr	r3, [pc, #160]	; (8009b80 <LL_SetFlashLatency+0xac>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8009ae4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ae8:	d011      	beq.n	8009b0e <LL_SetFlashLatency+0x3a>
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 8009aea:	4b26      	ldr	r3, [pc, #152]	; (8009b84 <LL_SetFlashLatency+0xb0>)
 8009aec:	4298      	cmp	r0, r3
 8009aee:	d829      	bhi.n	8009b44 <LL_SetFlashLatency+0x70>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 8009af0:	f5a3 03f4 	sub.w	r3, r3, #7995392	; 0x7a0000
 8009af4:	f5a3 5390 	sub.w	r3, r3, #4608	; 0x1200
 8009af8:	4298      	cmp	r0, r3
 8009afa:	d832      	bhi.n	8009b62 <LL_SetFlashLatency+0x8e>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 8009afc:	4b22      	ldr	r3, [pc, #136]	; (8009b88 <LL_SetFlashLatency+0xb4>)
 8009afe:	4298      	cmp	r0, r3
 8009b00:	d832      	bhi.n	8009b68 <LL_SetFlashLatency+0x94>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8009b02:	4b22      	ldr	r3, [pc, #136]	; (8009b8c <LL_SetFlashLatency+0xb8>)
 8009b04:	4298      	cmp	r0, r3
 8009b06:	d832      	bhi.n	8009b6e <LL_SetFlashLatency+0x9a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009b08:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 8009b0a:	4608      	mov	r0, r1
 8009b0c:	e01c      	b.n	8009b48 <LL_SetFlashLatency+0x74>
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8009b0e:	4b20      	ldr	r3, [pc, #128]	; (8009b90 <LL_SetFlashLatency+0xbc>)
 8009b10:	4298      	cmp	r0, r3
 8009b12:	d80b      	bhi.n	8009b2c <LL_SetFlashLatency+0x58>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 8009b14:	4b1f      	ldr	r3, [pc, #124]	; (8009b94 <LL_SetFlashLatency+0xc0>)
 8009b16:	4298      	cmp	r0, r3
 8009b18:	d80b      	bhi.n	8009b32 <LL_SetFlashLatency+0x5e>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 8009b1a:	4b1f      	ldr	r3, [pc, #124]	; (8009b98 <LL_SetFlashLatency+0xc4>)
 8009b1c:	4298      	cmp	r0, r3
 8009b1e:	d80b      	bhi.n	8009b38 <LL_SetFlashLatency+0x64>
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 8009b20:	4b1e      	ldr	r3, [pc, #120]	; (8009b9c <LL_SetFlashLatency+0xc8>)
 8009b22:	4298      	cmp	r0, r3
 8009b24:	d80b      	bhi.n	8009b3e <LL_SetFlashLatency+0x6a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009b26:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 8009b28:	4608      	mov	r0, r1
 8009b2a:	e00d      	b.n	8009b48 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_4;
 8009b2c:	2104      	movs	r1, #4
  ErrorStatus status = SUCCESS;
 8009b2e:	2000      	movs	r0, #0
 8009b30:	e00a      	b.n	8009b48 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_3;
 8009b32:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8009b34:	2000      	movs	r0, #0
 8009b36:	e007      	b.n	8009b48 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 8009b38:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	e004      	b.n	8009b48 <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8009b3e:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8009b40:	2000      	movs	r0, #0
 8009b42:	e001      	b.n	8009b48 <LL_SetFlashLatency+0x74>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009b44:	2100      	movs	r1, #0
        status = ERROR;
 8009b46:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8009b48:	4a15      	ldr	r2, [pc, #84]	; (8009ba0 <LL_SetFlashLatency+0xcc>)
 8009b4a:	6813      	ldr	r3, [r2, #0]
 8009b4c:	f023 0307 	bic.w	r3, r3, #7
 8009b50:	430b      	orrs	r3, r1
 8009b52:	6013      	str	r3, [r2, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8009b54:	6813      	ldr	r3, [r2, #0]
 8009b56:	f003 0307 	and.w	r3, r3, #7
    if(LL_FLASH_GetLatency() != latency)
 8009b5a:	4299      	cmp	r1, r3
 8009b5c:	d00a      	beq.n	8009b74 <LL_SetFlashLatency+0xa0>
      status = ERROR;
 8009b5e:	2001      	movs	r0, #1
}
 8009b60:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_3;
 8009b62:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 8009b64:	2000      	movs	r0, #0
 8009b66:	e7ef      	b.n	8009b48 <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 8009b68:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 8009b6a:	2000      	movs	r0, #0
 8009b6c:	e7ec      	b.n	8009b48 <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 8009b6e:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 8009b70:	2000      	movs	r0, #0
 8009b72:	e7e9      	b.n	8009b48 <LL_SetFlashLatency+0x74>
 8009b74:	4770      	bx	lr
    status = ERROR;
 8009b76:	2001      	movs	r0, #1
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	04c4b3ff 	.word	0x04c4b3ff
 8009b80:	40007000 	.word	0x40007000
 8009b84:	018cba80 	.word	0x018cba80
 8009b88:	00b71b00 	.word	0x00b71b00
 8009b8c:	005b8d80 	.word	0x005b8d80
 8009b90:	03d09000 	.word	0x03d09000
 8009b94:	02dc6c00 	.word	0x02dc6c00
 8009b98:	01e84800 	.word	0x01e84800
 8009b9c:	00f42400 	.word	0x00f42400
 8009ba0:	40022000 	.word	0x40022000

08009ba4 <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	460c      	mov	r4, r1
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8009ba8:	680b      	ldr	r3, [r1, #0]
 8009baa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009bae:	4a26      	ldr	r2, [pc, #152]	; (8009c48 <UTILS_EnablePLLAndSwitchSystem+0xa4>)
 8009bb0:	5cd3      	ldrb	r3, [r2, r3]
 8009bb2:	fa20 f503 	lsr.w	r5, r0, r3

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8009bb6:	4b25      	ldr	r3, [pc, #148]	; (8009c4c <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	42ab      	cmp	r3, r5
 8009bbc:	d333      	bcc.n	8009c26 <UTILS_EnablePLLAndSwitchSystem+0x82>
  ErrorStatus status = SUCCESS;
 8009bbe:	2600      	movs	r6, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009bc0:	4b23      	ldr	r3, [pc, #140]	; (8009c50 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009bc8:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8009bca:	68da      	ldr	r2, [r3, #12]
 8009bcc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009bd0:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8009bd2:	4b1f      	ldr	r3, [pc, #124]	; (8009c50 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009bda:	d0fa      	beq.n	8009bd2 <UTILS_EnablePLLAndSwitchSystem+0x2e>
    {
      /* Wait for PLL ready */
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 8009bdc:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009bde:	4b1c      	ldr	r3, [pc, #112]	; (8009c50 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009be0:	6899      	ldr	r1, [r3, #8]
 8009be2:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8009be6:	430a      	orrs	r2, r1
 8009be8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009bea:	689a      	ldr	r2, [r3, #8]
 8009bec:	f042 0203 	orr.w	r2, r2, #3
 8009bf0:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009bf2:	4b17      	ldr	r3, [pc, #92]	; (8009c50 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009bf4:	689b      	ldr	r3, [r3, #8]
 8009bf6:	f003 030c 	and.w	r3, r3, #12
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8009bfa:	2b0c      	cmp	r3, #12
 8009bfc:	d1f9      	bne.n	8009bf2 <UTILS_EnablePLLAndSwitchSystem+0x4e>
    {
      /* Wait for system clock switch to PLL */
    }

    /* Set APB1 & APB2 prescaler*/
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 8009bfe:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009c00:	4b13      	ldr	r3, [pc, #76]	; (8009c50 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 8009c02:	6899      	ldr	r1, [r3, #8]
 8009c04:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	609a      	str	r2, [r3, #8]
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 8009c0c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009c0e:	6899      	ldr	r1, [r3, #8]
 8009c10:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
 8009c14:	430a      	orrs	r2, r1
 8009c16:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 8009c18:	4b0c      	ldr	r3, [pc, #48]	; (8009c4c <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	42ab      	cmp	r3, r5
 8009c1e:	d809      	bhi.n	8009c34 <UTILS_EnablePLLAndSwitchSystem+0x90>
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8009c20:	b16e      	cbz	r6, 8009c3e <UTILS_EnablePLLAndSwitchSystem+0x9a>
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8009c22:	4630      	mov	r0, r6
 8009c24:	bd70      	pop	{r4, r5, r6, pc}
    status = LL_SetFlashLatency(hclk_frequency);
 8009c26:	4628      	mov	r0, r5
 8009c28:	f7ff ff54 	bl	8009ad4 <LL_SetFlashLatency>
  if(status == SUCCESS)
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	d1f2      	bne.n	8009c18 <UTILS_EnablePLLAndSwitchSystem+0x74>
 8009c32:	e7c5      	b.n	8009bc0 <UTILS_EnablePLLAndSwitchSystem+0x1c>
    status = LL_SetFlashLatency(hclk_frequency);
 8009c34:	4628      	mov	r0, r5
 8009c36:	f7ff ff4d 	bl	8009ad4 <LL_SetFlashLatency>
 8009c3a:	4606      	mov	r6, r0
 8009c3c:	e7f0      	b.n	8009c20 <UTILS_EnablePLLAndSwitchSystem+0x7c>
    LL_SetSystemCoreClock(hclk_frequency);
 8009c3e:	4628      	mov	r0, r5
 8009c40:	f7ff ff42 	bl	8009ac8 <LL_SetSystemCoreClock>
 8009c44:	e7ed      	b.n	8009c22 <UTILS_EnablePLLAndSwitchSystem+0x7e>
 8009c46:	bf00      	nop
 8009c48:	08011728 	.word	0x08011728
 8009c4c:	20000360 	.word	0x20000360
 8009c50:	40021000 	.word	0x40021000

08009c54 <LL_PLL_ConfigSystemClock_HSI>:
{
 8009c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c56:	4604      	mov	r4, r0
 8009c58:	460d      	mov	r5, r1
  if(UTILS_PLL_IsBusy() == SUCCESS)
 8009c5a:	f7ff ff23 	bl	8009aa4 <UTILS_PLL_IsBusy>
 8009c5e:	bb20      	cbnz	r0, 8009caa <LL_PLL_ConfigSystemClock_HSI+0x56>
    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 8009c60:	4621      	mov	r1, r4
 8009c62:	4813      	ldr	r0, [pc, #76]	; (8009cb0 <LL_PLL_ConfigSystemClock_HSI+0x5c>)
 8009c64:	f005 f8ba 	bl	800eddc <UTILS_GetPLLOutputFrequency>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8009c68:	4b12      	ldr	r3, [pc, #72]	; (8009cb4 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8009c70:	d109      	bne.n	8009c86 <LL_PLL_ConfigSystemClock_HSI+0x32>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009c72:	4a10      	ldr	r2, [pc, #64]	; (8009cb4 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009c74:	6813      	ldr	r3, [r2, #0]
 8009c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c7a:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8009c7c:	4b0d      	ldr	r3, [pc, #52]	; (8009cb4 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8009c84:	d0fa      	beq.n	8009c7c <LL_PLL_ConfigSystemClock_HSI+0x28>
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
 8009c86:	6822      	ldr	r2, [r4, #0]
 8009c88:	6866      	ldr	r6, [r4, #4]
 8009c8a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8009c8c:	4c09      	ldr	r4, [pc, #36]	; (8009cb4 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 8009c8e:	68e7      	ldr	r7, [r4, #12]
 8009c90:	4b09      	ldr	r3, [pc, #36]	; (8009cb8 <LL_PLL_ConfigSystemClock_HSI+0x64>)
 8009c92:	403b      	ands	r3, r7
 8009c94:	f042 0202 	orr.w	r2, r2, #2
 8009c98:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8009c9c:	430a      	orrs	r2, r1
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	60e3      	str	r3, [r4, #12]
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	f7ff ff7e 	bl	8009ba4 <UTILS_EnablePLLAndSwitchSystem>
}
 8009ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ERROR;
 8009caa:	2001      	movs	r0, #1
 8009cac:	e7fc      	b.n	8009ca8 <LL_PLL_ConfigSystemClock_HSI+0x54>
 8009cae:	bf00      	nop
 8009cb0:	00f42400 	.word	0x00f42400
 8009cb4:	40021000 	.word	0x40021000
 8009cb8:	f9ff808c 	.word	0xf9ff808c

08009cbc <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
 8009cbc:	4b03      	ldr	r3, [pc, #12]	; (8009ccc <z_device_state_init+0x10>)

	while (dev < __device_end) {
 8009cbe:	e000      	b.n	8009cc2 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
 8009cc0:	3318      	adds	r3, #24
	while (dev < __device_end) {
 8009cc2:	4a03      	ldr	r2, [pc, #12]	; (8009cd0 <z_device_state_init+0x14>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d3fb      	bcc.n	8009cc0 <z_device_state_init+0x4>
	}
}
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	0800fdb8 	.word	0x0800fdb8
 8009cd0:	0800fef0 	.word	0x0800fef0

08009cd4 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8009cd8:	4b11      	ldr	r3, [pc, #68]	; (8009d20 <z_sys_init_run_level+0x4c>)
 8009cda:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8009cde:	e009      	b.n	8009cf4 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
 8009ce0:	4240      	negs	r0, r0
 8009ce2:	e017      	b.n	8009d14 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
 8009ce4:	68eb      	ldr	r3, [r5, #12]
 8009ce6:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
 8009ce8:	68ea      	ldr	r2, [r5, #12]
 8009cea:	7853      	ldrb	r3, [r2, #1]
 8009cec:	f043 0301 	orr.w	r3, r3, #1
 8009cf0:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8009cf2:	3408      	adds	r4, #8
 8009cf4:	1c73      	adds	r3, r6, #1
 8009cf6:	4a0a      	ldr	r2, [pc, #40]	; (8009d20 <z_sys_init_run_level+0x4c>)
 8009cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009cfc:	42a3      	cmp	r3, r4
 8009cfe:	d90d      	bls.n	8009d1c <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
 8009d00:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	4628      	mov	r0, r5
 8009d06:	4798      	blx	r3
		if (dev != NULL) {
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	d0f2      	beq.n	8009cf2 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	d0eb      	beq.n	8009ce8 <z_sys_init_run_level+0x14>
				if (rc < 0) {
 8009d10:	2800      	cmp	r0, #0
 8009d12:	dbe5      	blt.n	8009ce0 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
 8009d14:	28ff      	cmp	r0, #255	; 0xff
 8009d16:	dde5      	ble.n	8009ce4 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
 8009d18:	20ff      	movs	r0, #255	; 0xff
 8009d1a:	e7e3      	b.n	8009ce4 <z_sys_init_run_level+0x10>
		}
	}
}
 8009d1c:	bd70      	pop	{r4, r5, r6, pc}
 8009d1e:	bf00      	nop
 8009d20:	08011740 	.word	0x08011740

08009d24 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 8009d24:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 8009d26:	4605      	mov	r5, r0
 8009d28:	b328      	cbz	r0, 8009d76 <z_impl_device_get_binding+0x52>
 8009d2a:	7803      	ldrb	r3, [r0, #0]
 8009d2c:	b32b      	cbz	r3, 8009d7a <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
 8009d2e:	4c14      	ldr	r4, [pc, #80]	; (8009d80 <z_impl_device_get_binding+0x5c>)
 8009d30:	e000      	b.n	8009d34 <z_impl_device_get_binding+0x10>
 8009d32:	3418      	adds	r4, #24
 8009d34:	4b13      	ldr	r3, [pc, #76]	; (8009d84 <z_impl_device_get_binding+0x60>)
 8009d36:	429c      	cmp	r4, r3
 8009d38:	d008      	beq.n	8009d4c <z_impl_device_get_binding+0x28>
		if (z_device_is_ready(dev) && (dev->name == name)) {
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	f005 f85f 	bl	800edfe <z_device_is_ready>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d0f6      	beq.n	8009d32 <z_impl_device_get_binding+0xe>
 8009d44:	6823      	ldr	r3, [r4, #0]
 8009d46:	42ab      	cmp	r3, r5
 8009d48:	d1f3      	bne.n	8009d32 <z_impl_device_get_binding+0xe>
 8009d4a:	e012      	b.n	8009d72 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
 8009d4c:	4c0c      	ldr	r4, [pc, #48]	; (8009d80 <z_impl_device_get_binding+0x5c>)
 8009d4e:	e000      	b.n	8009d52 <z_impl_device_get_binding+0x2e>
 8009d50:	3418      	adds	r4, #24
 8009d52:	4b0c      	ldr	r3, [pc, #48]	; (8009d84 <z_impl_device_get_binding+0x60>)
 8009d54:	429c      	cmp	r4, r3
 8009d56:	d00b      	beq.n	8009d70 <z_impl_device_get_binding+0x4c>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
 8009d58:	4620      	mov	r0, r4
 8009d5a:	f005 f850 	bl	800edfe <z_device_is_ready>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d0f6      	beq.n	8009d50 <z_impl_device_get_binding+0x2c>
 8009d62:	6821      	ldr	r1, [r4, #0]
 8009d64:	4628      	mov	r0, r5
 8009d66:	f7f7 f86c 	bl	8000e42 <strcmp>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	d1f0      	bne.n	8009d50 <z_impl_device_get_binding+0x2c>
 8009d6e:	e000      	b.n	8009d72 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
 8009d70:	2400      	movs	r4, #0
}
 8009d72:	4620      	mov	r0, r4
 8009d74:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
 8009d76:	4604      	mov	r4, r0
 8009d78:	e7fb      	b.n	8009d72 <z_impl_device_get_binding+0x4e>
 8009d7a:	2400      	movs	r4, #0
 8009d7c:	e7f9      	b.n	8009d72 <z_impl_device_get_binding+0x4e>
 8009d7e:	bf00      	nop
 8009d80:	0800fdb8 	.word	0x0800fdb8
 8009d84:	0800fef0 	.word	0x0800fef0

08009d88 <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
 8009d88:	2804      	cmp	r0, #4
 8009d8a:	d80c      	bhi.n	8009da6 <reason_to_str+0x1e>
 8009d8c:	e8df f000 	tbb	[pc, r0]
 8009d90:	07050d03 	.word	0x07050d03
 8009d94:	09          	.byte	0x09
 8009d95:	00          	.byte	0x00
 8009d96:	4806      	ldr	r0, [pc, #24]	; (8009db0 <reason_to_str+0x28>)
 8009d98:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
 8009d9a:	4806      	ldr	r0, [pc, #24]	; (8009db4 <reason_to_str+0x2c>)
 8009d9c:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
 8009d9e:	4806      	ldr	r0, [pc, #24]	; (8009db8 <reason_to_str+0x30>)
 8009da0:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
 8009da2:	4806      	ldr	r0, [pc, #24]	; (8009dbc <reason_to_str+0x34>)
 8009da4:	4770      	bx	lr
	default:
		return "Unknown error";
 8009da6:	4806      	ldr	r0, [pc, #24]	; (8009dc0 <reason_to_str+0x38>)
 8009da8:	4770      	bx	lr
		return "Unhandled interrupt";
 8009daa:	4806      	ldr	r0, [pc, #24]	; (8009dc4 <reason_to_str+0x3c>)
	}
}
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop
 8009db0:	080117a8 	.word	0x080117a8
 8009db4:	0801177c 	.word	0x0801177c
 8009db8:	0801178c 	.word	0x0801178c
 8009dbc:	08011798 	.word	0x08011798
 8009dc0:	08011758 	.word	0x08011758
 8009dc4:	08011768 	.word	0x08011768

08009dc8 <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 8009dc8:	b130      	cbz	r0, 8009dd8 <thread_name_get+0x10>
{
 8009dca:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 8009dcc:	f005 f869 	bl	800eea2 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
 8009dd0:	b120      	cbz	r0, 8009ddc <thread_name_get+0x14>
 8009dd2:	7803      	ldrb	r3, [r0, #0]
 8009dd4:	b123      	cbz	r3, 8009de0 <thread_name_get+0x18>
}
 8009dd6:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
 8009dd8:	4802      	ldr	r0, [pc, #8]	; (8009de4 <thread_name_get+0x1c>)
}
 8009dda:	4770      	bx	lr
		thread_name = "unknown";
 8009ddc:	4801      	ldr	r0, [pc, #4]	; (8009de4 <thread_name_get+0x1c>)
 8009dde:	e7fa      	b.n	8009dd6 <thread_name_get+0xe>
 8009de0:	4800      	ldr	r0, [pc, #0]	; (8009de4 <thread_name_get+0x1c>)
	return thread_name;
 8009de2:	e7f8      	b.n	8009dd6 <thread_name_get+0xe>
 8009de4:	080117b8 	.word	0x080117b8

08009de8 <k_sys_fatal_error_handler>:
{
 8009de8:	b510      	push	{r4, lr}
 8009dea:	b090      	sub	sp, #64	; 0x40
 8009dec:	4604      	mov	r4, r0
	z_impl_log_panic();
 8009dee:	f7f9 f80d 	bl	8002e0c <z_impl_log_panic>
	LOG_ERR("Halting system");
 8009df2:	2201      	movs	r2, #1
 8009df4:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009df8:	4b10      	ldr	r3, [pc, #64]	; (8009e3c <k_sys_fatal_error_handler+0x54>)
 8009dfa:	930e      	str	r3, [sp, #56]	; 0x38
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	9301      	str	r3, [sp, #4]
 8009e00:	2102      	movs	r1, #2
 8009e02:	f88d 1004 	strb.w	r1, [sp, #4]
 8009e06:	9901      	ldr	r1, [sp, #4]
 8009e08:	910d      	str	r1, [sp, #52]	; 0x34
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	f363 0100 	bfi	r1, r3, #0, #1
 8009e10:	f363 0141 	bfi	r1, r3, #1, #1
 8009e14:	f363 0182 	bfi	r1, r3, #2, #1
 8009e18:	f363 01c5 	bfi	r1, r3, #3, #3
 8009e1c:	f362 1188 	bfi	r1, r2, #6, #3
 8009e20:	2208      	movs	r2, #8
 8009e22:	f362 2152 	bfi	r1, r2, #9, #10
 8009e26:	f363 41de 	bfi	r1, r3, #19, #12
 8009e2a:	f363 71df 	bfi	r1, r3, #31, #1
 8009e2e:	aa0d      	add	r2, sp, #52	; 0x34
 8009e30:	4803      	ldr	r0, [pc, #12]	; (8009e40 <k_sys_fatal_error_handler+0x58>)
 8009e32:	f003 fcd5 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
	arch_system_halt(reason);
 8009e36:	4620      	mov	r0, r4
 8009e38:	f004 fffb 	bl	800ee32 <arch_system_halt>
 8009e3c:	080117c0 	.word	0x080117c0
 8009e40:	080101c8 	.word	0x080101c8

08009e44 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 8009e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e46:	b097      	sub	sp, #92	; 0x5c
 8009e48:	4605      	mov	r5, r0
 8009e4a:	460e      	mov	r6, r1
	__asm__ volatile(
 8009e4c:	f04f 0310 	mov.w	r3, #16
 8009e50:	f3ef 8711 	mrs	r7, BASEPRI
 8009e54:	f383 8812 	msr	BASEPRI_MAX, r3
 8009e58:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 8009e5c:	f001 f820 	bl	800aea0 <z_impl_z_current_get>
 8009e60:	4604      	mov	r4, r0
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
 8009e62:	4628      	mov	r0, r5
 8009e64:	f7ff ff90 	bl	8009d88 <reason_to_str>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	9304      	str	r3, [sp, #16]
 8009e6c:	9003      	str	r0, [sp, #12]
 8009e6e:	9502      	str	r5, [sp, #8]
 8009e70:	4a25      	ldr	r2, [pc, #148]	; (8009f08 <z_fatal_error+0xc4>)
 8009e72:	9201      	str	r2, [sp, #4]
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	2201      	movs	r2, #1
 8009e78:	4924      	ldr	r1, [pc, #144]	; (8009f0c <z_fatal_error+0xc8>)
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f004 ffcc 	bl	800ee18 <z_log_msg2_runtime_create>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
 8009e80:	b11e      	cbz	r6, 8009e8a <z_fatal_error+0x46>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
 8009e82:	69f3      	ldr	r3, [r6, #28]
 8009e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e88:	b9d3      	cbnz	r3, 8009ec0 <z_fatal_error+0x7c>
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
 8009e8a:	4620      	mov	r0, r4
 8009e8c:	f7ff ff9c 	bl	8009dc8 <thread_name_get>
 8009e90:	9003      	str	r0, [sp, #12]
 8009e92:	9402      	str	r4, [sp, #8]
 8009e94:	4b1e      	ldr	r3, [pc, #120]	; (8009f10 <z_fatal_error+0xcc>)
 8009e96:	9301      	str	r3, [sp, #4]
 8009e98:	2000      	movs	r0, #0
 8009e9a:	9000      	str	r0, [sp, #0]
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	491a      	ldr	r1, [pc, #104]	; (8009f0c <z_fatal_error+0xc8>)
 8009ea2:	f004 ffb9 	bl	800ee18 <z_log_msg2_runtime_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 8009ea6:	4631      	mov	r1, r6
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f7ff ff9d 	bl	8009de8 <k_sys_fatal_error_handler>
	__asm__ volatile(
 8009eae:	f387 8811 	msr	BASEPRI, r7
 8009eb2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8009eb6:	4620      	mov	r0, r4
 8009eb8:	f7fa fa7a 	bl	80043b0 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 8009ebc:	b017      	add	sp, #92	; 0x5c
 8009ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Fault during interrupt handling\n");
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f8ad 2020 	strh.w	r2, [sp, #32]
 8009ec6:	4b13      	ldr	r3, [pc, #76]	; (8009f14 <z_fatal_error+0xd0>)
 8009ec8:	9314      	str	r3, [sp, #80]	; 0x50
 8009eca:	2300      	movs	r3, #0
 8009ecc:	9307      	str	r3, [sp, #28]
 8009ece:	2102      	movs	r1, #2
 8009ed0:	f88d 101c 	strb.w	r1, [sp, #28]
 8009ed4:	9907      	ldr	r1, [sp, #28]
 8009ed6:	9113      	str	r1, [sp, #76]	; 0x4c
 8009ed8:	4619      	mov	r1, r3
 8009eda:	f363 0100 	bfi	r1, r3, #0, #1
 8009ede:	f363 0141 	bfi	r1, r3, #1, #1
 8009ee2:	f363 0182 	bfi	r1, r3, #2, #1
 8009ee6:	f363 01c5 	bfi	r1, r3, #3, #3
 8009eea:	f362 1188 	bfi	r1, r2, #6, #3
 8009eee:	2208      	movs	r2, #8
 8009ef0:	f362 2152 	bfi	r1, r2, #9, #10
 8009ef4:	f363 41de 	bfi	r1, r3, #19, #12
 8009ef8:	f363 71df 	bfi	r1, r3, #31, #1
 8009efc:	aa13      	add	r2, sp, #76	; 0x4c
 8009efe:	4803      	ldr	r0, [pc, #12]	; (8009f0c <z_fatal_error+0xc8>)
 8009f00:	f003 fc6e 	bl	800d7e0 <z_impl_z_log_msg2_static_create>
 8009f04:	e7c1      	b.n	8009e8a <z_fatal_error+0x46>
 8009f06:	bf00      	nop
 8009f08:	080117d0 	.word	0x080117d0
 8009f0c:	080101c8 	.word	0x080101c8
 8009f10:	0801181c 	.word	0x0801181c
 8009f14:	080117f8 	.word	0x080117f8

08009f18 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
 8009f18:	b510      	push	{r4, lr}
 8009f1a:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
 8009f1c:	4c10      	ldr	r4, [pc, #64]	; (8009f60 <init_idle_thread+0x48>)
 8009f1e:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8009f22:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8009f26:	4b0f      	ldr	r3, [pc, #60]	; (8009f64 <init_idle_thread+0x4c>)
 8009f28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	9205      	str	r2, [sp, #20]
 8009f30:	2101      	movs	r1, #1
 8009f32:	9104      	str	r1, [sp, #16]
 8009f34:	210f      	movs	r1, #15
 8009f36:	9103      	str	r1, [sp, #12]
 8009f38:	9202      	str	r2, [sp, #8]
 8009f3a:	9201      	str	r2, [sp, #4]
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	4b0a      	ldr	r3, [pc, #40]	; (8009f68 <init_idle_thread+0x50>)
 8009f40:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8009f44:	4909      	ldr	r1, [pc, #36]	; (8009f6c <init_idle_thread+0x54>)
 8009f46:	f44f 7cb0 	mov.w	ip, #352	; 0x160
 8009f4a:	fb0c 1100 	mla	r1, ip, r0, r1
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 f8ee 	bl	800a130 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8009f54:	7b63      	ldrb	r3, [r4, #13]
 8009f56:	f023 0304 	bic.w	r3, r3, #4
 8009f5a:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
 8009f5c:	b006      	add	sp, #24
 8009f5e:	bd10      	pop	{r4, pc}
 8009f60:	20000ac0 	.word	0x20000ac0
 8009f64:	20001320 	.word	0x20001320
 8009f68:	0800ef09 	.word	0x0800ef09
 8009f6c:	200026e0 	.word	0x200026e0

08009f70 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
 8009f74:	f000 fee0 	bl	800ad38 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
 8009f78:	4d1b      	ldr	r5, [pc, #108]	; (8009fe8 <prepare_multithreading+0x78>)
 8009f7a:	4b1c      	ldr	r3, [pc, #112]	; (8009fec <prepare_multithreading+0x7c>)
 8009f7c:	619d      	str	r5, [r3, #24]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8009f7e:	4b1c      	ldr	r3, [pc, #112]	; (8009ff0 <prepare_multithreading+0x80>)
 8009f80:	9305      	str	r3, [sp, #20]
 8009f82:	2301      	movs	r3, #1
 8009f84:	9304      	str	r3, [sp, #16]
 8009f86:	2400      	movs	r4, #0
 8009f88:	9403      	str	r4, [sp, #12]
 8009f8a:	9402      	str	r4, [sp, #8]
 8009f8c:	9401      	str	r4, [sp, #4]
 8009f8e:	9400      	str	r4, [sp, #0]
 8009f90:	4b18      	ldr	r3, [pc, #96]	; (8009ff4 <prepare_multithreading+0x84>)
 8009f92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009f96:	4918      	ldr	r1, [pc, #96]	; (8009ff8 <prepare_multithreading+0x88>)
 8009f98:	4628      	mov	r0, r5
 8009f9a:	f000 f8c9 	bl	800a130 <z_setup_new_thread>
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	7b6b      	ldrb	r3, [r5, #13]
 8009fa2:	f023 0304 	bic.w	r3, r3, #4
 8009fa6:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
 8009fa8:	4628      	mov	r0, r5
 8009faa:	f005 f935 	bl	800f218 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 8009fae:	2c00      	cmp	r4, #0
 8009fb0:	dd02      	ble.n	8009fb8 <prepare_multithreading+0x48>
			CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
	}

	return stack_ptr;
}
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	b006      	add	sp, #24
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
 8009fb8:	4620      	mov	r0, r4
 8009fba:	f7ff ffad 	bl	8009f18 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 8009fbe:	4a0f      	ldr	r2, [pc, #60]	; (8009ffc <prepare_multithreading+0x8c>)
 8009fc0:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
 8009fc4:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8009fc8:	4b08      	ldr	r3, [pc, #32]	; (8009fec <prepare_multithreading+0x7c>)
 8009fca:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009fce:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
 8009fd0:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
 8009fd2:	eb04 1184 	add.w	r1, r4, r4, lsl #6
 8009fd6:	4a0a      	ldr	r2, [pc, #40]	; (800a000 <prepare_multithreading+0x90>)
 8009fd8:	eb02 1241 	add.w	r2, r2, r1, lsl #5
 8009fdc:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
 8009fe0:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 8009fe2:	3401      	adds	r4, #1
 8009fe4:	e7e3      	b.n	8009fae <prepare_multithreading+0x3e>
 8009fe6:	bf00      	nop
 8009fe8:	20000b40 	.word	0x20000b40
 8009fec:	20001320 	.word	0x20001320
 8009ff0:	08011834 	.word	0x08011834
 8009ff4:	0800a005 	.word	0x0800a005
 8009ff8:	200016c0 	.word	0x200016c0
 8009ffc:	20000ac0 	.word	0x20000ac0
 800a000:	20002840 	.word	0x20002840

0800a004 <bg_thread_main>:
{
 800a004:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 800a006:	4b0b      	ldr	r3, [pc, #44]	; (800a034 <bg_thread_main+0x30>)
 800a008:	2201      	movs	r2, #1
 800a00a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800a00c:	2002      	movs	r0, #2
 800a00e:	f7ff fe61 	bl	8009cd4 <z_sys_init_run_level>
	boot_banner();
 800a012:	f001 fc91 	bl	800b938 <boot_banner>
	z_cpp_init_static();
 800a016:	f003 fc4a 	bl	800d8ae <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 800a01a:	2003      	movs	r0, #3
 800a01c:	f7ff fe5a 	bl	8009cd4 <z_sys_init_run_level>
	z_init_static_threads();
 800a020:	f000 f8b6 	bl	800a190 <z_init_static_threads>
	main();
 800a024:	f7f7 fd2e 	bl	8001a84 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 800a028:	4a03      	ldr	r2, [pc, #12]	; (800a038 <bg_thread_main+0x34>)
 800a02a:	7b13      	ldrb	r3, [r2, #12]
 800a02c:	f023 0301 	bic.w	r3, r3, #1
 800a030:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 800a032:	bd08      	pop	{r3, pc}
 800a034:	20001380 	.word	0x20001380
 800a038:	20000b40 	.word	0x20000b40

0800a03c <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
 800a03c:	b508      	push	{r3, lr}
 800a03e:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 800a040:	4a01      	ldr	r2, [pc, #4]	; (800a048 <switch_to_main_thread+0xc>)
 800a042:	4802      	ldr	r0, [pc, #8]	; (800a04c <switch_to_main_thread+0x10>)
 800a044:	f7f9 fb76 	bl	8003734 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 800a048:	0800a005 	.word	0x0800a005
 800a04c:	20000b40 	.word	0x20000b40

0800a050 <z_bss_zero>:
{
 800a050:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 800a052:	4803      	ldr	r0, [pc, #12]	; (800a060 <z_bss_zero+0x10>)
 800a054:	4a03      	ldr	r2, [pc, #12]	; (800a064 <z_bss_zero+0x14>)
 800a056:	1a12      	subs	r2, r2, r0
 800a058:	2100      	movs	r1, #0
 800a05a:	f005 fb25 	bl	800f6a8 <memset>
}
 800a05e:	bd08      	pop	{r3, pc}
 800a060:	20000608 	.word	0x20000608
 800a064:	20001384 	.word	0x20001384

0800a068 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 800a068:	b500      	push	{lr}
 800a06a:	b0a1      	sub	sp, #132	; 0x84
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 800a06c:	4b1d      	ldr	r3, [pc, #116]	; (800a0e4 <z_cstart+0x7c>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800a06e:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 800a072:	4c1d      	ldr	r4, [pc, #116]	; (800a0e8 <z_cstart+0x80>)
 800a074:	6963      	ldr	r3, [r4, #20]
 800a076:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a07a:	6163      	str	r3, [r4, #20]
 800a07c:	23f0      	movs	r3, #240	; 0xf0
 800a07e:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 800a082:	2500      	movs	r5, #0
 800a084:	77e5      	strb	r5, [r4, #31]
 800a086:	7625      	strb	r5, [r4, #24]
 800a088:	7665      	strb	r5, [r4, #25]
 800a08a:	76a5      	strb	r5, [r4, #26]
 800a08c:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 800a090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a092:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a096:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 800a098:	f7fa f948 	bl	800432c <z_arm_fault_init>
	z_arm_cpu_idle_init();
 800a09c:	f7f9 f962 	bl	8003364 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 800a0a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0a4:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 800a0a6:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 800a0a8:	f7fa fa8c 	bl	80045c4 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 800a0ac:	f7fa f996 	bl	80043dc <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
 800a0b0:	f7f8 fdc8 	bl	8002c44 <log_core_init>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
 800a0b4:	2401      	movs	r4, #1
 800a0b6:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
 800a0ba:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
 800a0be:	951a      	str	r5, [sp, #104]	; 0x68
	dummy_thread->stack_info.size = 0U;
 800a0c0:	951b      	str	r5, [sp, #108]	; 0x6c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
 800a0c2:	951d      	str	r5, [sp, #116]	; 0x74
#endif

	_current_cpu->current = dummy_thread;
 800a0c4:	4b09      	ldr	r3, [pc, #36]	; (800a0ec <z_cstart+0x84>)
 800a0c6:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 800a0ca:	f7ff fdf7 	bl	8009cbc <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	f7ff fe00 	bl	8009cd4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	f7ff fdfd 	bl	8009cd4 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
 800a0da:	f7ff ff49 	bl	8009f70 <prepare_multithreading>
 800a0de:	f7ff ffad 	bl	800a03c <switch_to_main_thread>
 800a0e2:	bf00      	nop
 800a0e4:	20003060 	.word	0x20003060
 800a0e8:	e000ed00 	.word	0xe000ed00
 800a0ec:	20001320 	.word	0x20001320

0800a0f0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
 800a0f0:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800a0f2:	4c06      	ldr	r4, [pc, #24]	; (800a10c <init_mem_slab_module+0x1c>)
	int rc = 0;
 800a0f4:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800a0f6:	e000      	b.n	800a0fa <init_mem_slab_module+0xa>
 800a0f8:	3420      	adds	r4, #32
 800a0fa:	4b05      	ldr	r3, [pc, #20]	; (800a110 <init_mem_slab_module+0x20>)
 800a0fc:	429c      	cmp	r4, r3
 800a0fe:	d204      	bcs.n	800a10a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
 800a100:	4620      	mov	r0, r4
 800a102:	f004 fe9f 	bl	800ee44 <create_free_list>
		if (rc < 0) {
 800a106:	2800      	cmp	r0, #0
 800a108:	daf6      	bge.n	800a0f8 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
 800a10a:	bd10      	pop	{r4, pc}
 800a10c:	200005b0 	.word	0x200005b0
 800a110:	200005b0 	.word	0x200005b0

0800a114 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
 800a114:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800a116:	ea53 0102 	orrs.w	r1, r3, r2
 800a11a:	d102      	bne.n	800a122 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
 800a11c:	f004 fec3 	bl	800eea6 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
 800a120:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800a122:	4902      	ldr	r1, [pc, #8]	; (800a12c <schedule_new_thread+0x18>)
 800a124:	3018      	adds	r0, #24
 800a126:	f000 ff6f 	bl	800b008 <z_add_timeout>
 800a12a:	e7f9      	b.n	800a120 <schedule_new_thread+0xc>
 800a12c:	0800f251 	.word	0x0800f251

0800a130 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 800a130:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a132:	b085      	sub	sp, #20
 800a134:	4604      	mov	r4, r0
 800a136:	460e      	mov	r6, r1
 800a138:	4615      	mov	r5, r2
 800a13a:	461f      	mov	r7, r3
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 800a13c:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
 800a140:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
 800a142:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
 800a144:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a146:	2204      	movs	r2, #4
 800a148:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a14a:	f004 feb0 	bl	800eeae <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
 800a14e:	462a      	mov	r2, r5
 800a150:	4631      	mov	r1, r6
 800a152:	4620      	mov	r0, r4
 800a154:	f004 fe8d 	bl	800ee72 <setup_thread_stack>
 800a158:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800a15a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a15c:	9302      	str	r3, [sp, #8]
 800a15e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a160:	9301      	str	r3, [sp, #4]
 800a162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	463b      	mov	r3, r7
 800a168:	4602      	mov	r2, r0
 800a16a:	4631      	mov	r1, r6
 800a16c:	4620      	mov	r0, r4
 800a16e:	f7f9 fa9b 	bl	80036a8 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
 800a172:	2300      	movs	r3, #0
 800a174:	6563      	str	r3, [r4, #84]	; 0x54
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
 800a176:	4b05      	ldr	r3, [pc, #20]	; (800a18c <z_setup_new_thread+0x5c>)
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	b123      	cbz	r3, 800a186 <z_setup_new_thread+0x56>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
 800a17c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a17e:	6763      	str	r3, [r4, #116]	; 0x74
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
 800a180:	4628      	mov	r0, r5
 800a182:	b005      	add	sp, #20
 800a184:	bdf0      	pop	{r4, r5, r6, r7, pc}
		new_thread->resource_pool = NULL;
 800a186:	6763      	str	r3, [r4, #116]	; 0x74
		return stack_ptr;
 800a188:	e7fa      	b.n	800a180 <z_setup_new_thread+0x50>
 800a18a:	bf00      	nop
 800a18c:	20001320 	.word	0x20001320

0800a190 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
 800a190:	b510      	push	{r4, lr}
 800a192:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
 800a194:	4c1d      	ldr	r4, [pc, #116]	; (800a20c <z_init_static_threads+0x7c>)
 800a196:	e014      	b.n	800a1c2 <z_init_static_threads+0x32>
		z_setup_new_thread(
 800a198:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a19a:	9305      	str	r3, [sp, #20]
 800a19c:	6a23      	ldr	r3, [r4, #32]
 800a19e:	9304      	str	r3, [sp, #16]
 800a1a0:	69e3      	ldr	r3, [r4, #28]
 800a1a2:	9303      	str	r3, [sp, #12]
 800a1a4:	69a3      	ldr	r3, [r4, #24]
 800a1a6:	9302      	str	r3, [sp, #8]
 800a1a8:	6963      	ldr	r3, [r4, #20]
 800a1aa:	9301      	str	r3, [sp, #4]
 800a1ac:	6923      	ldr	r3, [r4, #16]
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	68e3      	ldr	r3, [r4, #12]
 800a1b2:	68a2      	ldr	r2, [r4, #8]
 800a1b4:	6861      	ldr	r1, [r4, #4]
 800a1b6:	6820      	ldr	r0, [r4, #0]
 800a1b8:	f7ff ffba 	bl	800a130 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 800a1c0:	3430      	adds	r4, #48	; 0x30
 800a1c2:	4b13      	ldr	r3, [pc, #76]	; (800a210 <z_init_static_threads+0x80>)
 800a1c4:	429c      	cmp	r4, r3
 800a1c6:	d3e7      	bcc.n	800a198 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
 800a1c8:	f000 fb3a 	bl	800a840 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800a1cc:	4c0f      	ldr	r4, [pc, #60]	; (800a20c <z_init_static_threads+0x7c>)
 800a1ce:	e000      	b.n	800a1d2 <z_init_static_threads+0x42>
 800a1d0:	3430      	adds	r4, #48	; 0x30
 800a1d2:	4b0f      	ldr	r3, [pc, #60]	; (800a210 <z_init_static_threads+0x80>)
 800a1d4:	429c      	cmp	r4, r3
 800a1d6:	d214      	bcs.n	800a202 <z_init_static_threads+0x72>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 800a1d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1de:	d0f7      	beq.n	800a1d0 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
					    K_MSEC(thread_data->init_delay));
 800a1e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a1e4:	17d8      	asrs	r0, r3, #31
			return t * ((uint64_t)to_hz / from_hz);
 800a1e6:	0082      	lsls	r2, r0, #2
 800a1e8:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800a1ec:	0099      	lsls	r1, r3, #2
 800a1ee:	18c9      	adds	r1, r1, r3
 800a1f0:	eb40 0002 	adc.w	r0, r0, r2
 800a1f4:	184a      	adds	r2, r1, r1
 800a1f6:	eb40 0300 	adc.w	r3, r0, r0
			schedule_new_thread(thread_data->init_thread,
 800a1fa:	6820      	ldr	r0, [r4, #0]
 800a1fc:	f7ff ff8a 	bl	800a114 <schedule_new_thread>
 800a200:	e7e6      	b.n	800a1d0 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
 800a202:	f000 fd27 	bl	800ac54 <k_sched_unlock>
}
 800a206:	b006      	add	sp, #24
 800a208:	bd10      	pop	{r4, pc}
 800a20a:	bf00      	nop
 800a20c:	20000578 	.word	0x20000578
 800a210:	20000578 	.word	0x20000578

0800a214 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
 800a214:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a218:	b083      	sub	sp, #12
 800a21a:	4604      	mov	r4, r0
 800a21c:	461d      	mov	r5, r3
	__asm__ volatile(
 800a21e:	f04f 0310 	mov.w	r3, #16
 800a222:	f3ef 8711 	mrs	r7, BASEPRI
 800a226:	f383 8812 	msr	BASEPRI_MAX, r3
 800a22a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800a22e:	68c1      	ldr	r1, [r0, #12]
 800a230:	b999      	cbnz	r1, 800a25a <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
 800a232:	2900      	cmp	r1, #0
 800a234:	d14f      	bne.n	800a2d6 <z_impl_k_mutex_lock+0xc2>
 800a236:	4b3a      	ldr	r3, [pc, #232]	; (800a320 <z_impl_k_mutex_lock+0x10c>)
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
 800a23e:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
 800a240:	3101      	adds	r1, #1
 800a242:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
 800a244:	4b36      	ldr	r3, [pc, #216]	; (800a320 <z_impl_k_mutex_lock+0x10c>)
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800a24a:	f387 8811 	msr	BASEPRI, r7
 800a24e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
 800a252:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
 800a254:	b003      	add	sp, #12
 800a256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a25a:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800a25c:	6882      	ldr	r2, [r0, #8]
 800a25e:	4b30      	ldr	r3, [pc, #192]	; (800a320 <z_impl_k_mutex_lock+0x10c>)
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	429a      	cmp	r2, r3
 800a264:	d0e5      	beq.n	800a232 <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
 800a266:	ea55 0106 	orrs.w	r1, r5, r6
 800a26a:	bf0c      	ite	eq
 800a26c:	f04f 0801 	moveq.w	r8, #1
 800a270:	f04f 0800 	movne.w	r8, #0
 800a274:	d031      	beq.n	800a2da <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
 800a276:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
 800a27a:	4649      	mov	r1, r9
 800a27c:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800a280:	f004 fe4e 	bl	800ef20 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
 800a284:	4581      	cmp	r9, r0
 800a286:	dc2f      	bgt.n	800a2e8 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
 800a288:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
 800a28c:	9600      	str	r6, [sp, #0]
 800a28e:	9501      	str	r5, [sp, #4]
 800a290:	4622      	mov	r2, r4
 800a292:	4639      	mov	r1, r7
 800a294:	4823      	ldr	r0, [pc, #140]	; (800a324 <z_impl_k_mutex_lock+0x110>)
 800a296:	f000 fc27 	bl	800aae8 <z_pend_curr>
	if (got_mutex == 0) {
 800a29a:	2800      	cmp	r0, #0
 800a29c:	d0da      	beq.n	800a254 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
 800a29e:	f04f 0310 	mov.w	r3, #16
 800a2a2:	f3ef 8511 	mrs	r5, BASEPRI
 800a2a6:	f383 8812 	msr	BASEPRI_MAX, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 800a2ae:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a2b0:	42a3      	cmp	r3, r4
 800a2b2:	d01f      	beq.n	800a2f4 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800a2b4:	b1f3      	cbz	r3, 800a2f4 <z_impl_k_mutex_lock+0xe0>
 800a2b6:	6921      	ldr	r1, [r4, #16]
 800a2b8:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800a2bc:	f004 fe30 	bl	800ef20 <new_prio_for_inheritance>
 800a2c0:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f004 fe37 	bl	800ef36 <adjust_owner_prio>
 800a2c8:	b9b0      	cbnz	r0, 800a2f8 <z_impl_k_mutex_lock+0xe4>
 800a2ca:	f1b9 0f00 	cmp.w	r9, #0
 800a2ce:	d015      	beq.n	800a2fc <z_impl_k_mutex_lock+0xe8>
 800a2d0:	f04f 0801 	mov.w	r8, #1
 800a2d4:	e012      	b.n	800a2fc <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
 800a2d6:	6923      	ldr	r3, [r4, #16]
 800a2d8:	e7b1      	b.n	800a23e <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
 800a2da:	f387 8811 	msr	BASEPRI, r7
 800a2de:	f3bf 8f6f 	isb	sy
		return -EBUSY;
 800a2e2:	f06f 000f 	mvn.w	r0, #15
 800a2e6:	e7b5      	b.n	800a254 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
 800a2e8:	4601      	mov	r1, r0
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f004 fe23 	bl	800ef36 <adjust_owner_prio>
 800a2f0:	4681      	mov	r9, r0
 800a2f2:	e7cb      	b.n	800a28c <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800a2f4:	6921      	ldr	r1, [r4, #16]
 800a2f6:	e7e4      	b.n	800a2c2 <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800a2f8:	f04f 0801 	mov.w	r8, #1
	if (resched) {
 800a2fc:	f1b8 0f00 	cmp.w	r8, #0
 800a300:	d106      	bne.n	800a310 <z_impl_k_mutex_lock+0xfc>
 800a302:	f385 8811 	msr	BASEPRI, r5
 800a306:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
 800a30a:	f06f 000a 	mvn.w	r0, #10
 800a30e:	e7a1      	b.n	800a254 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
 800a310:	4629      	mov	r1, r5
 800a312:	4804      	ldr	r0, [pc, #16]	; (800a324 <z_impl_k_mutex_lock+0x110>)
 800a314:	f000 fa78 	bl	800a808 <z_reschedule>
	return -EAGAIN;
 800a318:	f06f 000a 	mvn.w	r0, #10
 800a31c:	e79a      	b.n	800a254 <z_impl_k_mutex_lock+0x40>
 800a31e:	bf00      	nop
 800a320:	20001320 	.word	0x20001320
 800a324:	20001344 	.word	0x20001344

0800a328 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
 800a328:	6882      	ldr	r2, [r0, #8]
 800a32a:	2a00      	cmp	r2, #0
 800a32c:	d034      	beq.n	800a398 <z_impl_k_mutex_unlock+0x70>
{
 800a32e:	b538      	push	{r3, r4, r5, lr}
 800a330:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
 800a332:	4b1c      	ldr	r3, [pc, #112]	; (800a3a4 <z_impl_k_mutex_unlock+0x7c>)
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	429a      	cmp	r2, r3
 800a338:	d131      	bne.n	800a39e <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 800a33a:	7bda      	ldrb	r2, [r3, #15]
 800a33c:	3a01      	subs	r2, #1
 800a33e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
 800a340:	68c3      	ldr	r3, [r0, #12]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d905      	bls.n	800a352 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
 800a346:	3b01      	subs	r3, #1
 800a348:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
 800a34a:	f000 fc83 	bl	800ac54 <k_sched_unlock>

	return 0;
 800a34e:	2000      	movs	r0, #0
}
 800a350:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800a352:	f04f 0310 	mov.w	r3, #16
 800a356:	f3ef 8511 	mrs	r5, BASEPRI
 800a35a:	f383 8812 	msr	BASEPRI_MAX, r3
 800a35e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
 800a362:	6901      	ldr	r1, [r0, #16]
 800a364:	f004 fde7 	bl	800ef36 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
 800a368:	4620      	mov	r0, r4
 800a36a:	f005 f81c 	bl	800f3a6 <z_unpend_first_thread>
	mutex->owner = new_owner;
 800a36e:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
 800a370:	b158      	cbz	r0, 800a38a <z_impl_k_mutex_unlock+0x62>
		mutex->owner_orig_prio = new_owner->base.prio;
 800a372:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800a376:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 800a378:	2300      	movs	r3, #0
 800a37a:	67c3      	str	r3, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
 800a37c:	f004 ff4c 	bl	800f218 <z_ready_thread>
		z_reschedule(&lock, key);
 800a380:	4629      	mov	r1, r5
 800a382:	4809      	ldr	r0, [pc, #36]	; (800a3a8 <z_impl_k_mutex_unlock+0x80>)
 800a384:	f000 fa40 	bl	800a808 <z_reschedule>
 800a388:	e7df      	b.n	800a34a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
 800a38a:	2300      	movs	r3, #0
 800a38c:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
 800a38e:	f385 8811 	msr	BASEPRI, r5
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	e7d8      	b.n	800a34a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
 800a398:	f06f 0015 	mvn.w	r0, #21
}
 800a39c:	4770      	bx	lr
		return -EPERM;
 800a39e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3a2:	e7d5      	b.n	800a350 <z_impl_k_mutex_unlock+0x28>
 800a3a4:	20001320 	.word	0x20001320
 800a3a8:	20001344 	.word	0x20001344

0800a3ac <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
 800a3ac:	b538      	push	{r3, r4, r5, lr}
 800a3ae:	4604      	mov	r4, r0
	__asm__ volatile(
 800a3b0:	f04f 0310 	mov.w	r3, #16
 800a3b4:	f3ef 8511 	mrs	r5, BASEPRI
 800a3b8:	f383 8812 	msr	BASEPRI_MAX, r3
 800a3bc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
 800a3c0:	f004 fff1 	bl	800f3a6 <z_unpend_first_thread>

	if (thread != NULL) {
 800a3c4:	b140      	cbz	r0, 800a3d8 <z_impl_k_sem_give+0x2c>
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
 800a3ca:	f004 ff25 	bl	800f218 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	4809      	ldr	r0, [pc, #36]	; (800a3f8 <z_impl_k_sem_give+0x4c>)
 800a3d2:	f000 fa19 	bl	800a808 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
 800a3d6:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800a3d8:	68a3      	ldr	r3, [r4, #8]
 800a3da:	68e2      	ldr	r2, [r4, #12]
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d008      	beq.n	800a3f2 <z_impl_k_sem_give+0x46>
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	4413      	add	r3, r2
 800a3e4:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800a3e6:	2102      	movs	r1, #2
 800a3e8:	f104 0010 	add.w	r0, r4, #16
 800a3ec:	f005 f93e 	bl	800f66c <z_handle_obj_poll_events>
}
 800a3f0:	e7ed      	b.n	800a3ce <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	e7f5      	b.n	800a3e2 <z_impl_k_sem_give+0x36>
 800a3f6:	bf00      	nop
 800a3f8:	20001348 	.word	0x20001348

0800a3fc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	f04f 0410 	mov.w	r4, #16
 800a404:	f3ef 8111 	mrs	r1, BASEPRI
 800a408:	f384 8812 	msr	BASEPRI_MAX, r4
 800a40c:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
 800a410:	6884      	ldr	r4, [r0, #8]
 800a412:	b144      	cbz	r4, 800a426 <z_impl_k_sem_take+0x2a>
		sem->count--;
 800a414:	3c01      	subs	r4, #1
 800a416:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
 800a418:	f381 8811 	msr	BASEPRI, r1
 800a41c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
 800a420:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
 800a422:	b002      	add	sp, #8
 800a424:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800a426:	ea53 0402 	orrs.w	r4, r3, r2
 800a42a:	d006      	beq.n	800a43a <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
 800a42c:	9200      	str	r2, [sp, #0]
 800a42e:	9301      	str	r3, [sp, #4]
 800a430:	4602      	mov	r2, r0
 800a432:	4805      	ldr	r0, [pc, #20]	; (800a448 <z_impl_k_sem_take+0x4c>)
 800a434:	f000 fb58 	bl	800aae8 <z_pend_curr>
	return ret;
 800a438:	e7f3      	b.n	800a422 <z_impl_k_sem_take+0x26>
 800a43a:	f381 8811 	msr	BASEPRI, r1
 800a43e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
 800a442:	f06f 000f 	mvn.w	r0, #15
 800a446:	e7ec      	b.n	800a422 <z_impl_k_sem_take+0x26>
 800a448:	20001348 	.word	0x20001348

0800a44c <submit_to_queue_locked>:
 * @retval -EINVAL if no queue is provided
 * @retval -ENODEV if the queue is not started
 */
static int submit_to_queue_locked(struct k_work *work,
				  struct k_work_q **queuep)
{
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
 800a450:	68c3      	ldr	r3, [r0, #12]
	int ret = 0;

	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800a452:	f013 0f02 	tst.w	r3, #2
 800a456:	d15c      	bne.n	800a512 <submit_to_queue_locked+0xc6>
 800a458:	4604      	mov	r4, r0
		/* Disallowed */
		ret = -EBUSY;
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
 800a45a:	f013 0f04 	tst.w	r3, #4
 800a45e:	d15d      	bne.n	800a51c <submit_to_queue_locked+0xd0>
		/* Not currently queued */
		ret = 1;

		/* If no queue specified resubmit to last queue.
		 */
		if (*queuep == NULL) {
 800a460:	680b      	ldr	r3, [r1, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d038      	beq.n	800a4d8 <submit_to_queue_locked+0x8c>
	return (*flagp & BIT(bit)) != 0U;
 800a466:	68e3      	ldr	r3, [r4, #12]

		/* If the work is currently running we have to use the
		 * queue it's running on to prevent handler
		 * re-entrancy.
		 */
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 800a468:	f013 0f01 	tst.w	r3, #1
 800a46c:	d037      	beq.n	800a4de <submit_to_queue_locked+0x92>
			__ASSERT_NO_MSG(work->queue != NULL);
			*queuep = work->queue;
 800a46e:	68a3      	ldr	r3, [r4, #8]
 800a470:	602b      	str	r3, [r5, #0]
			ret = 2;
 800a472:	2702      	movs	r7, #2
		}

		int rc = queue_submit_locked(*queuep, work);
 800a474:	682e      	ldr	r6, [r5, #0]
	if (queue == NULL) {
 800a476:	2e00      	cmp	r6, #0
 800a478:	d03f      	beq.n	800a4fa <submit_to_queue_locked+0xae>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800a47a:	4b29      	ldr	r3, [pc, #164]	; (800a520 <submit_to_queue_locked+0xd4>)
 800a47c:	689b      	ldr	r3, [r3, #8]
 800a47e:	42b3      	cmp	r3, r6
 800a480:	d02f      	beq.n	800a4e2 <submit_to_queue_locked+0x96>
 800a482:	2300      	movs	r3, #0
 800a484:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
 800a486:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 800a48a:	f3c3 0180 	ubfx	r1, r3, #2, #1
 800a48e:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800a492:	f013 0f01 	tst.w	r3, #1
 800a496:	d033      	beq.n	800a500 <submit_to_queue_locked+0xb4>
	} else if (draining && !chained) {
 800a498:	b101      	cbz	r1, 800a49c <submit_to_queue_locked+0x50>
 800a49a:	b3a2      	cbz	r2, 800a506 <submit_to_queue_locked+0xba>
	} else if (plugged && !draining) {
 800a49c:	b100      	cbz	r0, 800a4a0 <submit_to_queue_locked+0x54>
 800a49e:	b3a9      	cbz	r1, 800a50c <submit_to_queue_locked+0xc0>
	return node->next;
}

static inline void z_snode_next_set(sys_snode_t *parent, sys_snode_t *child)
{
	parent->next = child;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	6023      	str	r3, [r4, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
 800a4a4:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
 800a4a8:	b313      	cbz	r3, 800a4f0 <submit_to_queue_locked+0xa4>
	parent->next = child;
 800a4aa:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800a4ac:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	if (queue != NULL) {
 800a4b0:	b12e      	cbz	r6, 800a4be <submit_to_queue_locked+0x72>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	4611      	mov	r1, r2
 800a4b6:	f106 0088 	add.w	r0, r6, #136	; 0x88
 800a4ba:	f004 ffa3 	bl	800f404 <z_sched_wake>
		ret = 1;
 800a4be:	2001      	movs	r0, #1

		if (rc < 0) {
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	db06      	blt.n	800a4d2 <submit_to_queue_locked+0x86>
	*flagp |= BIT(bit);
 800a4c4:	68e3      	ldr	r3, [r4, #12]
 800a4c6:	f043 0304 	orr.w	r3, r3, #4
 800a4ca:	60e3      	str	r3, [r4, #12]
			ret = rc;
		} else {
			flag_set(&work->flags, K_WORK_QUEUED_BIT);
			work->queue = *queuep;
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	60a3      	str	r3, [r4, #8]
 800a4d0:	4638      	mov	r0, r7
		}
	} else {
		/* Already queued, do nothing. */
	}

	if (ret <= 0) {
 800a4d2:	2800      	cmp	r0, #0
 800a4d4:	dc21      	bgt.n	800a51a <submit_to_queue_locked+0xce>
 800a4d6:	e01e      	b.n	800a516 <submit_to_queue_locked+0xca>
			*queuep = work->queue;
 800a4d8:	6883      	ldr	r3, [r0, #8]
 800a4da:	600b      	str	r3, [r1, #0]
 800a4dc:	e7c3      	b.n	800a466 <submit_to_queue_locked+0x1a>
		ret = 1;
 800a4de:	2701      	movs	r7, #1
 800a4e0:	e7c8      	b.n	800a474 <submit_to_queue_locked+0x28>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800a4e2:	f004 fcd5 	bl	800ee90 <k_is_in_isr>
 800a4e6:	b908      	cbnz	r0, 800a4ec <submit_to_queue_locked+0xa0>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e7cb      	b.n	800a484 <submit_to_queue_locked+0x38>
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	e7c9      	b.n	800a484 <submit_to_queue_locked+0x38>
 800a4f0:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	list->head = node;
 800a4f4:	f8c6 4080 	str.w	r4, [r6, #128]	; 0x80
}
 800a4f8:	e7da      	b.n	800a4b0 <submit_to_queue_locked+0x64>
		return -EINVAL;
 800a4fa:	f06f 0015 	mvn.w	r0, #21
 800a4fe:	e7df      	b.n	800a4c0 <submit_to_queue_locked+0x74>
		ret = -ENODEV;
 800a500:	f06f 0012 	mvn.w	r0, #18
 800a504:	e7dc      	b.n	800a4c0 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800a506:	f06f 000f 	mvn.w	r0, #15
 800a50a:	e7d9      	b.n	800a4c0 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800a50c:	f06f 000f 	mvn.w	r0, #15
 800a510:	e7d6      	b.n	800a4c0 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800a512:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
 800a516:	2300      	movs	r3, #0
 800a518:	602b      	str	r3, [r5, #0]
	}

	return ret;
}
 800a51a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int ret = 0;
 800a51c:	2000      	movs	r0, #0
 800a51e:	e7fa      	b.n	800a516 <submit_to_queue_locked+0xca>
 800a520:	20001320 	.word	0x20001320

0800a524 <schedule_for_queue_locked>:
 * @retval 1 to indicate successfully scheduled.
 */
static int schedule_for_queue_locked(struct k_work_q **queuep,
				     struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
 800a524:	b508      	push	{r3, lr}
 800a526:	4684      	mov	ip, r0
 800a528:	4608      	mov	r0, r1
	int ret = 1;
	struct k_work *work = &dwork->work;

	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800a52a:	ea53 0102 	orrs.w	r1, r3, r2
 800a52e:	d00c      	beq.n	800a54a <schedule_for_queue_locked+0x26>
	*flagp |= BIT(bit);
 800a530:	68c1      	ldr	r1, [r0, #12]
 800a532:	f041 0108 	orr.w	r1, r1, #8
 800a536:	60c1      	str	r1, [r0, #12]
		return submit_to_queue_locked(work, queuep);
	}

	flag_set(&work->flags, K_WORK_DELAYED_BIT);
	dwork->queue = *queuep;
 800a538:	f8dc 1000 	ldr.w	r1, [ip]
 800a53c:	6281      	str	r1, [r0, #40]	; 0x28

	/* Add timeout */
	z_add_timeout(&dwork->timeout, work_timeout, delay);
 800a53e:	4905      	ldr	r1, [pc, #20]	; (800a554 <schedule_for_queue_locked+0x30>)
 800a540:	3010      	adds	r0, #16
 800a542:	f000 fd61 	bl	800b008 <z_add_timeout>

	return ret;
 800a546:	2001      	movs	r0, #1
}
 800a548:	bd08      	pop	{r3, pc}
		return submit_to_queue_locked(work, queuep);
 800a54a:	4661      	mov	r1, ip
 800a54c:	f7ff ff7e 	bl	800a44c <submit_to_queue_locked>
 800a550:	e7fa      	b.n	800a548 <schedule_for_queue_locked+0x24>
 800a552:	bf00      	nop
 800a554:	0800eff3 	.word	0x0800eff3

0800a558 <finalize_cancel_locked>:
{
 800a558:	b570      	push	{r4, r5, r6, lr}
 800a55a:	4605      	mov	r5, r0
	*flagp &= ~BIT(bit);
 800a55c:	68c3      	ldr	r3, [r0, #12]
 800a55e:	f023 0302 	bic.w	r3, r3, #2
 800a562:	60c3      	str	r3, [r0, #12]
	return list->head;
 800a564:	4b1a      	ldr	r3, [pc, #104]	; (800a5d0 <finalize_cancel_locked+0x78>)
 800a566:	681b      	ldr	r3, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800a568:	b1fb      	cbz	r3, 800a5aa <finalize_cancel_locked+0x52>
 800a56a:	461c      	mov	r4, r3
Z_GENLIST_PEEK_NEXT(slist, snode)
 800a56c:	b103      	cbz	r3, 800a570 <finalize_cancel_locked+0x18>
	return node->next;
 800a56e:	681c      	ldr	r4, [r3, #0]
 800a570:	2600      	movs	r6, #0
 800a572:	e01f      	b.n	800a5b4 <finalize_cancel_locked+0x5c>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 800a574:	461a      	mov	r2, r3
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
 800a576:	b166      	cbz	r6, 800a592 <finalize_cancel_locked+0x3a>
	return node->next;
 800a578:	6819      	ldr	r1, [r3, #0]
	parent->next = child;
 800a57a:	6031      	str	r1, [r6, #0]
	return list->tail;
 800a57c:	4914      	ldr	r1, [pc, #80]	; (800a5d0 <finalize_cancel_locked+0x78>)
 800a57e:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800a580:	428b      	cmp	r3, r1
 800a582:	d00f      	beq.n	800a5a4 <finalize_cancel_locked+0x4c>
	parent->next = child;
 800a584:	2100      	movs	r1, #0
 800a586:	6011      	str	r1, [r2, #0]
			k_sem_give(&wc->sem);
 800a588:	f103 0008 	add.w	r0, r3, #8
	z_impl_k_sem_give(sem);
 800a58c:	f7ff ff0e 	bl	800a3ac <z_impl_k_sem_give>
}
 800a590:	e015      	b.n	800a5be <finalize_cancel_locked+0x66>
	return node->next;
 800a592:	6818      	ldr	r0, [r3, #0]
	list->head = node;
 800a594:	490e      	ldr	r1, [pc, #56]	; (800a5d0 <finalize_cancel_locked+0x78>)
 800a596:	6008      	str	r0, [r1, #0]
	return list->tail;
 800a598:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800a59a:	428b      	cmp	r3, r1
 800a59c:	d1f2      	bne.n	800a584 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800a59e:	490c      	ldr	r1, [pc, #48]	; (800a5d0 <finalize_cancel_locked+0x78>)
 800a5a0:	6048      	str	r0, [r1, #4]
}
 800a5a2:	e7ef      	b.n	800a584 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800a5a4:	490a      	ldr	r1, [pc, #40]	; (800a5d0 <finalize_cancel_locked+0x78>)
 800a5a6:	604e      	str	r6, [r1, #4]
}
 800a5a8:	e7ec      	b.n	800a584 <finalize_cancel_locked+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800a5aa:	461c      	mov	r4, r3
 800a5ac:	e7e0      	b.n	800a570 <finalize_cancel_locked+0x18>
 800a5ae:	4622      	mov	r2, r4
 800a5b0:	4623      	mov	r3, r4
 800a5b2:	4614      	mov	r4, r2
 800a5b4:	b153      	cbz	r3, 800a5cc <finalize_cancel_locked+0x74>
		if (wc->work == work) {
 800a5b6:	685a      	ldr	r2, [r3, #4]
 800a5b8:	42aa      	cmp	r2, r5
 800a5ba:	d0db      	beq.n	800a574 <finalize_cancel_locked+0x1c>
			prev = &wc->node;
 800a5bc:	461e      	mov	r6, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800a5be:	2c00      	cmp	r4, #0
 800a5c0:	d0f5      	beq.n	800a5ae <finalize_cancel_locked+0x56>
 800a5c2:	4622      	mov	r2, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800a5c4:	2c00      	cmp	r4, #0
 800a5c6:	d0f3      	beq.n	800a5b0 <finalize_cancel_locked+0x58>
	return node->next;
 800a5c8:	6822      	ldr	r2, [r4, #0]
 800a5ca:	e7f1      	b.n	800a5b0 <finalize_cancel_locked+0x58>
}
 800a5cc:	bd70      	pop	{r4, r5, r6, pc}
 800a5ce:	bf00      	nop
 800a5d0:	20001350 	.word	0x20001350

0800a5d4 <work_queue_main>:
{
 800a5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
 800a5da:	e016      	b.n	800a60a <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
 800a5dc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 800a5e0:	f023 0204 	bic.w	r2, r3, #4
 800a5e4:	f8c5 2098 	str.w	r2, [r5, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
 800a5e8:	f013 0f04 	tst.w	r3, #4
 800a5ec:	d159      	bne.n	800a6a2 <work_queue_main+0xce>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	9302      	str	r3, [sp, #8]
 800a5f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a5f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5fa:	e9cd 2300 	strd	r2, r3, [sp]
 800a5fe:	f105 0288 	add.w	r2, r5, #136	; 0x88
 800a602:	4631      	mov	r1, r6
 800a604:	482e      	ldr	r0, [pc, #184]	; (800a6c0 <work_queue_main+0xec>)
 800a606:	f000 fc89 	bl	800af1c <z_sched_wait>
	__asm__ volatile(
 800a60a:	f04f 0310 	mov.w	r3, #16
 800a60e:	f3ef 8611 	mrs	r6, BASEPRI
 800a612:	f383 8812 	msr	BASEPRI_MAX, r3
 800a616:	f3bf 8f6f 	isb	sy
	return list->head;
 800a61a:	f8d5 4080 	ldr.w	r4, [r5, #128]	; 0x80
Z_GENLIST_GET(slist, snode)
 800a61e:	2c00      	cmp	r4, #0
 800a620:	d0dc      	beq.n	800a5dc <work_queue_main+0x8>
	return node->next;
 800a622:	6823      	ldr	r3, [r4, #0]
	list->head = node;
 800a624:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	return list->tail;
 800a628:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 800a62c:	4294      	cmp	r4, r2
 800a62e:	d035      	beq.n	800a69c <work_queue_main+0xc8>
	*flagp |= BIT(bit);
 800a630:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800a634:	f043 0302 	orr.w	r3, r3, #2
 800a638:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
 800a63c:	68e3      	ldr	r3, [r4, #12]
 800a63e:	f043 0301 	orr.w	r3, r3, #1
 800a642:	60e3      	str	r3, [r4, #12]
	*flagp &= ~BIT(bit);
 800a644:	f023 0304 	bic.w	r3, r3, #4
 800a648:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
 800a64a:	6863      	ldr	r3, [r4, #4]
		if (work == NULL) {
 800a64c:	2c00      	cmp	r4, #0
 800a64e:	d0ce      	beq.n	800a5ee <work_queue_main+0x1a>
	__asm__ volatile(
 800a650:	f386 8811 	msr	BASEPRI, r6
 800a654:	f3bf 8f6f 	isb	sy
		handler(work);
 800a658:	4620      	mov	r0, r4
 800a65a:	4798      	blx	r3
	__asm__ volatile(
 800a65c:	f04f 0310 	mov.w	r3, #16
 800a660:	f3ef 8611 	mrs	r6, BASEPRI
 800a664:	f383 8812 	msr	BASEPRI_MAX, r3
 800a668:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
 800a66c:	68e3      	ldr	r3, [r4, #12]
 800a66e:	f023 0301 	bic.w	r3, r3, #1
 800a672:	60e3      	str	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800a674:	f013 0f02 	tst.w	r3, #2
 800a678:	d11e      	bne.n	800a6b8 <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
 800a67a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800a67e:	f023 0302 	bic.w	r3, r3, #2
 800a682:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
	return (*flagp & BIT(bit)) != 0U;
 800a686:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
 800a68a:	f386 8811 	msr	BASEPRI, r6
 800a68e:	f3bf 8f6f 	isb	sy
		if (yield) {
 800a692:	2b00      	cmp	r3, #0
 800a694:	d1b9      	bne.n	800a60a <work_queue_main+0x36>
	z_impl_k_yield();
 800a696:	f000 fb5b 	bl	800ad50 <z_impl_k_yield>
}
 800a69a:	e7b6      	b.n	800a60a <work_queue_main+0x36>
	list->tail = node;
 800a69c:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 800a6a0:	e7c6      	b.n	800a630 <work_queue_main+0x5c>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
 800a6a2:	f105 0790 	add.w	r7, r5, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	2101      	movs	r1, #1
 800a6aa:	4638      	mov	r0, r7
 800a6ac:	f004 feaa 	bl	800f404 <z_sched_wake>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	d1f8      	bne.n	800a6a6 <work_queue_main+0xd2>
		k_work_handler_t handler = NULL;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	e7c9      	b.n	800a64c <work_queue_main+0x78>
			finalize_cancel_locked(work);
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f7ff ff4d 	bl	800a558 <finalize_cancel_locked>
 800a6be:	e7dc      	b.n	800a67a <work_queue_main+0xa6>
 800a6c0:	2000134c 	.word	0x2000134c

0800a6c4 <k_work_submit>:
{
 800a6c4:	b508      	push	{r3, lr}
 800a6c6:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
 800a6c8:	4801      	ldr	r0, [pc, #4]	; (800a6d0 <k_work_submit+0xc>)
 800a6ca:	f004 fccd 	bl	800f068 <k_work_submit_to_queue>
}
 800a6ce:	bd08      	pop	{r3, pc}
 800a6d0:	20000bc8 	.word	0x20000bc8

0800a6d4 <k_work_queue_start>:
{
 800a6d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6d6:	b089      	sub	sp, #36	; 0x24
 800a6d8:	4604      	mov	r4, r0
 800a6da:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
 800a6dc:	2000      	movs	r0, #0
 800a6de:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
	list->tail = NULL;
 800a6e2:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800a6e6:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->head = (sys_dnode_t *)list;
 800a6ea:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
	list->tail = (sys_dnode_t *)list;
 800a6ee:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800a6f2:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->head = (sys_dnode_t *)list;
 800a6f6:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	list->tail = (sys_dnode_t *)list;
 800a6fa:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94
	if ((cfg != NULL) && cfg->no_yield) {
 800a6fe:	b1fd      	cbz	r5, 800a740 <k_work_queue_start+0x6c>
 800a700:	7928      	ldrb	r0, [r5, #4]
 800a702:	b9f8      	cbnz	r0, 800a744 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800a704:	2001      	movs	r0, #1
	*flagp = flags;
 800a706:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 800a70a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800a70e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a712:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a716:	2000      	movs	r0, #0
 800a718:	9004      	str	r0, [sp, #16]
 800a71a:	9303      	str	r3, [sp, #12]
 800a71c:	9002      	str	r0, [sp, #8]
 800a71e:	9001      	str	r0, [sp, #4]
 800a720:	9400      	str	r4, [sp, #0]
 800a722:	4b0a      	ldr	r3, [pc, #40]	; (800a74c <k_work_queue_start+0x78>)
 800a724:	4620      	mov	r0, r4
 800a726:	f004 fbcd 	bl	800eec4 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
 800a72a:	b125      	cbz	r5, 800a736 <k_work_queue_start+0x62>
 800a72c:	6829      	ldr	r1, [r5, #0]
 800a72e:	b111      	cbz	r1, 800a736 <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
 800a730:	4620      	mov	r0, r4
 800a732:	f004 fbb3 	bl	800ee9c <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
 800a736:	4620      	mov	r0, r4
 800a738:	f004 fbb5 	bl	800eea6 <z_impl_k_thread_start>
}
 800a73c:	b009      	add	sp, #36	; 0x24
 800a73e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800a740:	2001      	movs	r0, #1
 800a742:	e7e0      	b.n	800a706 <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
 800a744:	f240 1001 	movw	r0, #257	; 0x101
 800a748:	e7dd      	b.n	800a706 <k_work_queue_start+0x32>
 800a74a:	bf00      	nop
 800a74c:	0800a5d5 	.word	0x0800a5d5

0800a750 <k_work_reschedule>:
	return ret;
}

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
 800a750:	b508      	push	{r3, lr}
 800a752:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, reschedule, dwork, delay);

	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);
 800a754:	4801      	ldr	r0, [pc, #4]	; (800a75c <k_work_reschedule+0xc>)
 800a756:	f004 fcb3 	bl	800f0c0 <k_work_reschedule_for_queue>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule, dwork, delay, ret);

	return ret;
}
 800a75a:	bd08      	pop	{r3, pc}
 800a75c:	20000bc8 	.word	0x20000bc8

0800a760 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800a760:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a764:	bf08      	it	eq
 800a766:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800a76a:	d100      	bne.n	800a76e <add_thread_timeout+0xe>
 800a76c:	4770      	bx	lr
{
 800a76e:	b508      	push	{r3, lr}
 800a770:	4902      	ldr	r1, [pc, #8]	; (800a77c <add_thread_timeout+0x1c>)
 800a772:	3018      	adds	r0, #24
 800a774:	f000 fc48 	bl	800b008 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
 800a778:	bd08      	pop	{r3, pc}
 800a77a:	bf00      	nop
 800a77c:	0800f251 	.word	0x0800f251

0800a780 <z_reset_time_slice>:
{
 800a780:	b508      	push	{r3, lr}
	if (slice_time != 0) {
 800a782:	4b08      	ldr	r3, [pc, #32]	; (800a7a4 <z_reset_time_slice+0x24>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	b903      	cbnz	r3, 800a78a <z_reset_time_slice+0xa>
}
 800a788:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800a78a:	f7ff f8f5 	bl	8009978 <sys_clock_elapsed>
 800a78e:	4603      	mov	r3, r0
 800a790:	4a04      	ldr	r2, [pc, #16]	; (800a7a4 <z_reset_time_slice+0x24>)
 800a792:	6810      	ldr	r0, [r2, #0]
 800a794:	4403      	add	r3, r0
 800a796:	4a04      	ldr	r2, [pc, #16]	; (800a7a8 <z_reset_time_slice+0x28>)
 800a798:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 800a79a:	2100      	movs	r1, #0
 800a79c:	f004 fe9e 	bl	800f4dc <z_set_timeout_expiry>
}
 800a7a0:	e7f2      	b.n	800a788 <z_reset_time_slice+0x8>
 800a7a2:	bf00      	nop
 800a7a4:	20001364 	.word	0x20001364
 800a7a8:	20001320 	.word	0x20001320

0800a7ac <k_sched_time_slice_set>:
{
 800a7ac:	b570      	push	{r4, r5, r6, lr}
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
 800a7b2:	2300      	movs	r3, #0
	__asm__ volatile(
 800a7b4:	f04f 0210 	mov.w	r2, #16
 800a7b8:	f3ef 8611 	mrs	r6, BASEPRI
 800a7bc:	f382 8812 	msr	BASEPRI_MAX, r2
 800a7c0:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 800a7c4:	e00c      	b.n	800a7e0 <k_sched_time_slice_set+0x34>
			slice_time = MAX(2, slice_time);
 800a7c6:	2b02      	cmp	r3, #2
 800a7c8:	bfb8      	it	lt
 800a7ca:	2302      	movlt	r3, #2
 800a7cc:	6013      	str	r3, [r2, #0]
		slice_max_prio = prio;
 800a7ce:	4b0b      	ldr	r3, [pc, #44]	; (800a7fc <k_sched_time_slice_set+0x50>)
 800a7d0:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
 800a7d2:	f7ff ffd5 	bl	800a780 <z_reset_time_slice>
	__asm__ volatile(
 800a7d6:	f386 8811 	msr	BASEPRI, r6
 800a7da:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800a7de:	2301      	movs	r3, #1
 800a7e0:	b953      	cbnz	r3, 800a7f8 <k_sched_time_slice_set+0x4c>
		_current_cpu->slice_ticks = 0;
 800a7e2:	4b07      	ldr	r3, [pc, #28]	; (800a800 <k_sched_time_slice_set+0x54>)
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	611a      	str	r2, [r3, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
 800a7e8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800a7ec:	005b      	lsls	r3, r3, #1
		slice_time = k_ms_to_ticks_ceil32(slice);
 800a7ee:	4a05      	ldr	r2, [pc, #20]	; (800a804 <k_sched_time_slice_set+0x58>)
 800a7f0:	6013      	str	r3, [r2, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800a7f2:	2c00      	cmp	r4, #0
 800a7f4:	dce7      	bgt.n	800a7c6 <k_sched_time_slice_set+0x1a>
 800a7f6:	e7ea      	b.n	800a7ce <k_sched_time_slice_set+0x22>
}
 800a7f8:	bd70      	pop	{r4, r5, r6, pc}
 800a7fa:	bf00      	nop
 800a7fc:	20001360 	.word	0x20001360
 800a800:	20001320 	.word	0x20001320
 800a804:	20001364 	.word	0x20001364

0800a808 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
 800a808:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
 800a80a:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800a80c:	b921      	cbnz	r1, 800a818 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a80e:	f3ef 8305 	mrs	r3, IPSR
 800a812:	b913      	cbnz	r3, 800a81a <z_reschedule+0x12>
 800a814:	2101      	movs	r1, #1
 800a816:	e000      	b.n	800a81a <z_reschedule+0x12>
 800a818:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
 800a81a:	f011 0f01 	tst.w	r1, #1
 800a81e:	d007      	beq.n	800a830 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
 800a820:	4b06      	ldr	r3, [pc, #24]	; (800a83c <z_reschedule+0x34>)
 800a822:	699a      	ldr	r2, [r3, #24]
	return new_thread != _current;
 800a824:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
 800a826:	429a      	cmp	r2, r3
 800a828:	d002      	beq.n	800a830 <z_reschedule+0x28>
	ret = arch_swap(key);
 800a82a:	f7f8 fee9 	bl	8003600 <arch_swap>
		z_swap(lock, key);
 800a82e:	e003      	b.n	800a838 <z_reschedule+0x30>
 800a830:	f380 8811 	msr	BASEPRI, r0
 800a834:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
 800a838:	bd08      	pop	{r3, pc}
 800a83a:	bf00      	nop
 800a83c:	20001320 	.word	0x20001320

0800a840 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
 800a840:	2300      	movs	r3, #0
	__asm__ volatile(
 800a842:	f04f 0210 	mov.w	r2, #16
 800a846:	f3ef 8111 	mrs	r1, BASEPRI
 800a84a:	f382 8812 	msr	BASEPRI_MAX, r2
 800a84e:	f3bf 8f6f 	isb	sy
 800a852:	e009      	b.n	800a868 <k_sched_lock+0x28>
	--_current->base.sched_locked;
 800a854:	4b06      	ldr	r3, [pc, #24]	; (800a870 <k_sched_lock+0x30>)
 800a856:	689a      	ldr	r2, [r3, #8]
 800a858:	7bd3      	ldrb	r3, [r2, #15]
 800a85a:	3b01      	subs	r3, #1
 800a85c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800a85e:	f381 8811 	msr	BASEPRI, r1
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	2301      	movs	r3, #1
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d0f3      	beq.n	800a854 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 800a86c:	4770      	bx	lr
 800a86e:	bf00      	nop
 800a870:	20001320 	.word	0x20001320

0800a874 <update_cache>:
{
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
 800a878:	480f      	ldr	r0, [pc, #60]	; (800a8b8 <update_cache+0x44>)
 800a87a:	f004 fcc6 	bl	800f20a <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800a87e:	4605      	mov	r5, r0
 800a880:	b170      	cbz	r0, 800a8a0 <update_cache+0x2c>
	if (preempt_ok != 0) {
 800a882:	b984      	cbnz	r4, 800a8a6 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
 800a884:	4b0d      	ldr	r3, [pc, #52]	; (800a8bc <update_cache+0x48>)
 800a886:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
 800a888:	7b5a      	ldrb	r2, [r3, #13]
 800a88a:	f012 0f1f 	tst.w	r2, #31
 800a88e:	d10a      	bne.n	800a8a6 <update_cache+0x32>
	return node->next != NULL;
 800a890:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800a892:	b942      	cbnz	r2, 800a8a6 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800a894:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
 800a896:	2a7f      	cmp	r2, #127	; 0x7f
 800a898:	d905      	bls.n	800a8a6 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
 800a89a:	4a08      	ldr	r2, [pc, #32]	; (800a8bc <update_cache+0x48>)
 800a89c:	6193      	str	r3, [r2, #24]
 800a89e:	e00a      	b.n	800a8b6 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800a8a0:	4b06      	ldr	r3, [pc, #24]	; (800a8bc <update_cache+0x48>)
 800a8a2:	68dd      	ldr	r5, [r3, #12]
 800a8a4:	e7ed      	b.n	800a882 <update_cache+0xe>
		if (thread != _current) {
 800a8a6:	4b05      	ldr	r3, [pc, #20]	; (800a8bc <update_cache+0x48>)
 800a8a8:	689b      	ldr	r3, [r3, #8]
 800a8aa:	42ab      	cmp	r3, r5
 800a8ac:	d001      	beq.n	800a8b2 <update_cache+0x3e>
			z_reset_time_slice();
 800a8ae:	f7ff ff67 	bl	800a780 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 800a8b2:	4b02      	ldr	r3, [pc, #8]	; (800a8bc <update_cache+0x48>)
 800a8b4:	619d      	str	r5, [r3, #24]
}
 800a8b6:	bd38      	pop	{r3, r4, r5, pc}
 800a8b8:	2000133c 	.word	0x2000133c
 800a8bc:	20001320 	.word	0x20001320

0800a8c0 <move_thread_to_end_of_prio_q>:
{
 800a8c0:	b538      	push	{r3, r4, r5, lr}
 800a8c2:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
 800a8c4:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800a8c6:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	db28      	blt.n	800a920 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
 800a8ce:	7b6b      	ldrb	r3, [r5, #13]
 800a8d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a8d4:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800a8d6:	4b1a      	ldr	r3, [pc, #104]	; (800a940 <move_thread_to_end_of_prio_q+0x80>)
 800a8d8:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800a8dc:	429c      	cmp	r4, r3
 800a8de:	d02d      	beq.n	800a93c <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800a8e0:	b16c      	cbz	r4, 800a8fe <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800a8e2:	4621      	mov	r1, r4
 800a8e4:	4628      	mov	r0, r5
 800a8e6:	f004 fc25 	bl	800f134 <z_sched_prio_cmp>
 800a8ea:	2800      	cmp	r0, #0
 800a8ec:	dc20      	bgt.n	800a930 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800a8ee:	b134      	cbz	r4, 800a8fe <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
 800a8f0:	4b13      	ldr	r3, [pc, #76]	; (800a940 <move_thread_to_end_of_prio_q+0x80>)
 800a8f2:	6a1b      	ldr	r3, [r3, #32]
 800a8f4:	429c      	cmp	r4, r3
 800a8f6:	d002      	beq.n	800a8fe <move_thread_to_end_of_prio_q+0x3e>
 800a8f8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800a8fa:	2c00      	cmp	r4, #0
 800a8fc:	d1f0      	bne.n	800a8e0 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
 800a8fe:	4b10      	ldr	r3, [pc, #64]	; (800a940 <move_thread_to_end_of_prio_q+0x80>)
 800a900:	6a1a      	ldr	r2, [r3, #32]

	node->next = list;
 800a902:	f103 011c 	add.w	r1, r3, #28
 800a906:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800a908:	606a      	str	r2, [r5, #4]

	tail->next = node;
 800a90a:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800a90c:	621d      	str	r5, [r3, #32]
	update_cache(thread == _current);
 800a90e:	4b0c      	ldr	r3, [pc, #48]	; (800a940 <move_thread_to_end_of_prio_q+0x80>)
 800a910:	6898      	ldr	r0, [r3, #8]
 800a912:	42a8      	cmp	r0, r5
 800a914:	bf14      	ite	ne
 800a916:	2000      	movne	r0, #0
 800a918:	2001      	moveq	r0, #1
 800a91a:	f7ff ffab 	bl	800a874 <update_cache>
}
 800a91e:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800a920:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a924:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800a926:	4601      	mov	r1, r0
 800a928:	4806      	ldr	r0, [pc, #24]	; (800a944 <move_thread_to_end_of_prio_q+0x84>)
 800a92a:	f004 fc42 	bl	800f1b2 <z_priq_dumb_remove>
}
 800a92e:	e7ce      	b.n	800a8ce <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 800a930:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
 800a932:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800a934:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800a936:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800a938:	6065      	str	r5, [r4, #4]
}
 800a93a:	e7e8      	b.n	800a90e <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800a93c:	2400      	movs	r4, #0
 800a93e:	e7cf      	b.n	800a8e0 <move_thread_to_end_of_prio_q+0x20>
 800a940:	20001320 	.word	0x20001320
 800a944:	2000133c 	.word	0x2000133c

0800a948 <z_time_slice>:
{
 800a948:	b510      	push	{r4, lr}
	__asm__ volatile(
 800a94a:	f04f 0310 	mov.w	r3, #16
 800a94e:	f3ef 8411 	mrs	r4, BASEPRI
 800a952:	f383 8812 	msr	BASEPRI_MAX, r3
 800a956:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 800a95a:	4b21      	ldr	r3, [pc, #132]	; (800a9e0 <z_time_slice+0x98>)
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	4a21      	ldr	r2, [pc, #132]	; (800a9e4 <z_time_slice+0x9c>)
 800a960:	6812      	ldr	r2, [r2, #0]
 800a962:	4293      	cmp	r3, r2
 800a964:	d017      	beq.n	800a996 <z_time_slice+0x4e>
	pending_current = NULL;
 800a966:	4a1f      	ldr	r2, [pc, #124]	; (800a9e4 <z_time_slice+0x9c>)
 800a968:	2100      	movs	r1, #0
 800a96a:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
 800a96c:	4a1e      	ldr	r2, [pc, #120]	; (800a9e8 <z_time_slice+0xa0>)
 800a96e:	6812      	ldr	r2, [r2, #0]
 800a970:	b372      	cbz	r2, 800a9d0 <z_time_slice+0x88>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800a972:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
 800a974:	2a7f      	cmp	r2, #127	; 0x7f
 800a976:	d815      	bhi.n	800a9a4 <z_time_slice+0x5c>
	uint8_t state = thread->base.thread_state;
 800a978:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
 800a97a:	f012 0f1f 	tst.w	r2, #31
 800a97e:	d11b      	bne.n	800a9b8 <z_time_slice+0x70>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 800a980:	f993 100e 	ldrsb.w	r1, [r3, #14]
 800a984:	4a19      	ldr	r2, [pc, #100]	; (800a9ec <z_time_slice+0xa4>)
 800a986:	6812      	ldr	r2, [r2, #0]
 800a988:	4291      	cmp	r1, r2
 800a98a:	db17      	blt.n	800a9bc <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
 800a98c:	4a18      	ldr	r2, [pc, #96]	; (800a9f0 <z_time_slice+0xa8>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d016      	beq.n	800a9c0 <z_time_slice+0x78>
 800a992:	2201      	movs	r2, #1
 800a994:	e007      	b.n	800a9a6 <z_time_slice+0x5e>
		z_reset_time_slice();
 800a996:	f7ff fef3 	bl	800a780 <z_reset_time_slice>
	__asm__ volatile(
 800a99a:	f384 8811 	msr	BASEPRI, r4
 800a99e:	f3bf 8f6f 	isb	sy
		return;
 800a9a2:	e01c      	b.n	800a9de <z_time_slice+0x96>
		&& !z_is_idle_thread_object(thread);
 800a9a4:	2200      	movs	r2, #0
	if (slice_time && sliceable(_current)) {
 800a9a6:	b19a      	cbz	r2, 800a9d0 <z_time_slice+0x88>
		if (ticks >= _current_cpu->slice_ticks) {
 800a9a8:	4a0d      	ldr	r2, [pc, #52]	; (800a9e0 <z_time_slice+0x98>)
 800a9aa:	6912      	ldr	r2, [r2, #16]
 800a9ac:	4282      	cmp	r2, r0
 800a9ae:	dd09      	ble.n	800a9c4 <z_time_slice+0x7c>
			_current_cpu->slice_ticks -= ticks;
 800a9b0:	1a10      	subs	r0, r2, r0
 800a9b2:	4b0b      	ldr	r3, [pc, #44]	; (800a9e0 <z_time_slice+0x98>)
 800a9b4:	6118      	str	r0, [r3, #16]
 800a9b6:	e00e      	b.n	800a9d6 <z_time_slice+0x8e>
		&& !z_is_idle_thread_object(thread);
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	e7f4      	b.n	800a9a6 <z_time_slice+0x5e>
 800a9bc:	2200      	movs	r2, #0
 800a9be:	e7f2      	b.n	800a9a6 <z_time_slice+0x5e>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	e7f0      	b.n	800a9a6 <z_time_slice+0x5e>
			move_thread_to_end_of_prio_q(_current);
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7ff ff7b 	bl	800a8c0 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
 800a9ca:	f7ff fed9 	bl	800a780 <z_reset_time_slice>
 800a9ce:	e002      	b.n	800a9d6 <z_time_slice+0x8e>
		_current_cpu->slice_ticks = 0;
 800a9d0:	4b03      	ldr	r3, [pc, #12]	; (800a9e0 <z_time_slice+0x98>)
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	611a      	str	r2, [r3, #16]
 800a9d6:	f384 8811 	msr	BASEPRI, r4
 800a9da:	f3bf 8f6f 	isb	sy
}
 800a9de:	bd10      	pop	{r4, pc}
 800a9e0:	20001320 	.word	0x20001320
 800a9e4:	20001358 	.word	0x20001358
 800a9e8:	20001364 	.word	0x20001364
 800a9ec:	20001360 	.word	0x20001360
 800a9f0:	20000ac0 	.word	0x20000ac0

0800a9f4 <ready_thread>:
{
 800a9f4:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
 800a9f6:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 800a9f8:	f990 200d 	ldrsb.w	r2, [r0, #13]
 800a9fc:	2a00      	cmp	r2, #0
 800a9fe:	db2d      	blt.n	800aa5c <ready_thread+0x68>
 800aa00:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800aa02:	f013 0f1f 	tst.w	r3, #31
 800aa06:	d105      	bne.n	800aa14 <ready_thread+0x20>
	return node->next != NULL;
 800aa08:	6982      	ldr	r2, [r0, #24]
 800aa0a:	b10a      	cbz	r2, 800aa10 <ready_thread+0x1c>
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	e002      	b.n	800aa16 <ready_thread+0x22>
 800aa10:	2201      	movs	r2, #1
 800aa12:	e000      	b.n	800aa16 <ready_thread+0x22>
 800aa14:	2200      	movs	r2, #0
 800aa16:	b30a      	cbz	r2, 800aa5c <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
 800aa18:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800aa1c:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800aa1e:	4b14      	ldr	r3, [pc, #80]	; (800aa70 <ready_thread+0x7c>)
 800aa20:	f853 5f1c 	ldr.w	r5, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800aa24:	429d      	cmp	r5, r3
 800aa26:	d020      	beq.n	800aa6a <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800aa28:	b16d      	cbz	r5, 800aa46 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800aa2a:	4629      	mov	r1, r5
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f004 fb81 	bl	800f134 <z_sched_prio_cmp>
 800aa32:	2800      	cmp	r0, #0
 800aa34:	dc13      	bgt.n	800aa5e <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800aa36:	b135      	cbz	r5, 800aa46 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
 800aa38:	4b0d      	ldr	r3, [pc, #52]	; (800aa70 <ready_thread+0x7c>)
 800aa3a:	6a1b      	ldr	r3, [r3, #32]
 800aa3c:	429d      	cmp	r5, r3
 800aa3e:	d002      	beq.n	800aa46 <ready_thread+0x52>
 800aa40:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800aa42:	2d00      	cmp	r5, #0
 800aa44:	d1f0      	bne.n	800aa28 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
 800aa46:	4b0a      	ldr	r3, [pc, #40]	; (800aa70 <ready_thread+0x7c>)
 800aa48:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800aa4a:	f103 011c 	add.w	r1, r3, #28
 800aa4e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800aa50:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800aa52:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800aa54:	621c      	str	r4, [r3, #32]
		update_cache(0);
 800aa56:	2000      	movs	r0, #0
 800aa58:	f7ff ff0c 	bl	800a874 <update_cache>
}
 800aa5c:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
 800aa5e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800aa60:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800aa62:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800aa64:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800aa66:	606c      	str	r4, [r5, #4]
}
 800aa68:	e7f5      	b.n	800aa56 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800aa6a:	2500      	movs	r5, #0
 800aa6c:	e7dc      	b.n	800aa28 <ready_thread+0x34>
 800aa6e:	bf00      	nop
 800aa70:	20001320 	.word	0x20001320

0800aa74 <z_sched_start>:
{
 800aa74:	b510      	push	{r4, lr}
	__asm__ volatile(
 800aa76:	f04f 0310 	mov.w	r3, #16
 800aa7a:	f3ef 8411 	mrs	r4, BASEPRI
 800aa7e:	f383 8812 	msr	BASEPRI_MAX, r3
 800aa82:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 800aa86:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
 800aa88:	f013 0f04 	tst.w	r3, #4
 800aa8c:	d104      	bne.n	800aa98 <z_sched_start+0x24>
	__asm__ volatile(
 800aa8e:	f384 8811 	msr	BASEPRI, r4
 800aa92:	f3bf 8f6f 	isb	sy
}
 800aa96:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800aa98:	f023 0304 	bic.w	r3, r3, #4
 800aa9c:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
 800aa9e:	f7ff ffa9 	bl	800a9f4 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	4801      	ldr	r0, [pc, #4]	; (800aaac <z_sched_start+0x38>)
 800aaa6:	f7ff feaf 	bl	800a808 <z_reschedule>
 800aaaa:	e7f4      	b.n	800aa96 <z_sched_start+0x22>
 800aaac:	2000135c 	.word	0x2000135c

0800aab0 <unready_thread>:
{
 800aab0:	b510      	push	{r4, lr}
 800aab2:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
 800aab4:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800aab6:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	db08      	blt.n	800aad0 <unready_thread+0x20>
	update_cache(thread == _current);
 800aabe:	4b08      	ldr	r3, [pc, #32]	; (800aae0 <unready_thread+0x30>)
 800aac0:	6898      	ldr	r0, [r3, #8]
 800aac2:	42a0      	cmp	r0, r4
 800aac4:	bf14      	ite	ne
 800aac6:	2000      	movne	r0, #0
 800aac8:	2001      	moveq	r0, #1
 800aaca:	f7ff fed3 	bl	800a874 <update_cache>
}
 800aace:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800aad0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800aad4:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800aad6:	4601      	mov	r1, r0
 800aad8:	4802      	ldr	r0, [pc, #8]	; (800aae4 <unready_thread+0x34>)
 800aada:	f004 fb6a 	bl	800f1b2 <z_priq_dumb_remove>
}
 800aade:	e7ee      	b.n	800aabe <unready_thread+0xe>
 800aae0:	20001320 	.word	0x20001320
 800aae4:	2000133c 	.word	0x2000133c

0800aae8 <z_pend_curr>:
{
 800aae8:	b510      	push	{r4, lr}
 800aaea:	460c      	mov	r4, r1
 800aaec:	4611      	mov	r1, r2
	pending_current = _current;
 800aaee:	4b06      	ldr	r3, [pc, #24]	; (800ab08 <z_pend_curr+0x20>)
 800aaf0:	6898      	ldr	r0, [r3, #8]
 800aaf2:	4b06      	ldr	r3, [pc, #24]	; (800ab0c <z_pend_curr+0x24>)
 800aaf4:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
 800aaf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aafa:	f004 fc0b 	bl	800f314 <pend>
 800aafe:	4620      	mov	r0, r4
 800ab00:	f7f8 fd7e 	bl	8003600 <arch_swap>
}
 800ab04:	bd10      	pop	{r4, pc}
 800ab06:	bf00      	nop
 800ab08:	20001320 	.word	0x20001320
 800ab0c:	20001358 	.word	0x20001358

0800ab10 <z_set_prio>:
{
 800ab10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab14:	4604      	mov	r4, r0
 800ab16:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
 800ab18:	2300      	movs	r3, #0
	__asm__ volatile(
 800ab1a:	f04f 0210 	mov.w	r2, #16
 800ab1e:	f3ef 8811 	mrs	r8, BASEPRI
 800ab22:	f382 8812 	msr	BASEPRI_MAX, r2
 800ab26:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
 800ab2a:	461f      	mov	r7, r3
 800ab2c:	e008      	b.n	800ab40 <z_set_prio+0x30>
		if (need_sched) {
 800ab2e:	f012 0701 	ands.w	r7, r2, #1
 800ab32:	d111      	bne.n	800ab58 <z_set_prio+0x48>
			thread->base.prio = prio;
 800ab34:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
 800ab36:	f388 8811 	msr	BASEPRI, r8
 800ab3a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800ab3e:	2301      	movs	r3, #1
 800ab40:	461a      	mov	r2, r3
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d13d      	bne.n	800abc2 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
 800ab46:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800ab48:	f013 0f1f 	tst.w	r3, #31
 800ab4c:	d1ef      	bne.n	800ab2e <z_set_prio+0x1e>
	return node->next != NULL;
 800ab4e:	69a1      	ldr	r1, [r4, #24]
 800ab50:	2900      	cmp	r1, #0
 800ab52:	d1ec      	bne.n	800ab2e <z_set_prio+0x1e>
 800ab54:	2201      	movs	r2, #1
 800ab56:	e7ea      	b.n	800ab2e <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800ab58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab5c:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800ab5e:	f8df 9068 	ldr.w	r9, [pc, #104]	; 800abc8 <z_set_prio+0xb8>
 800ab62:	4621      	mov	r1, r4
 800ab64:	4648      	mov	r0, r9
 800ab66:	f004 fb24 	bl	800f1b2 <z_priq_dumb_remove>
				thread->base.prio = prio;
 800ab6a:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
 800ab6c:	7b63      	ldrb	r3, [r4, #13]
 800ab6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ab72:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800ab74:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ab78:	454d      	cmp	r5, r9
 800ab7a:	d020      	beq.n	800abbe <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ab7c:	b16d      	cbz	r5, 800ab9a <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800ab7e:	4629      	mov	r1, r5
 800ab80:	4620      	mov	r0, r4
 800ab82:	f004 fad7 	bl	800f134 <z_sched_prio_cmp>
 800ab86:	2800      	cmp	r0, #0
 800ab88:	dc13      	bgt.n	800abb2 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ab8a:	b135      	cbz	r5, 800ab9a <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
 800ab8c:	4b0f      	ldr	r3, [pc, #60]	; (800abcc <z_set_prio+0xbc>)
 800ab8e:	6a1b      	ldr	r3, [r3, #32]
 800ab90:	429d      	cmp	r5, r3
 800ab92:	d002      	beq.n	800ab9a <z_set_prio+0x8a>
 800ab94:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ab96:	2d00      	cmp	r5, #0
 800ab98:	d1f0      	bne.n	800ab7c <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
 800ab9a:	4b0c      	ldr	r3, [pc, #48]	; (800abcc <z_set_prio+0xbc>)
 800ab9c:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800ab9e:	f103 011c 	add.w	r1, r3, #28
 800aba2:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800aba4:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800aba6:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800aba8:	621c      	str	r4, [r3, #32]
			update_cache(1);
 800abaa:	2001      	movs	r0, #1
 800abac:	f7ff fe62 	bl	800a874 <update_cache>
 800abb0:	e7c1      	b.n	800ab36 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
 800abb2:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800abb4:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800abb6:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800abb8:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800abba:	606c      	str	r4, [r5, #4]
}
 800abbc:	e7f5      	b.n	800abaa <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800abbe:	2500      	movs	r5, #0
 800abc0:	e7dc      	b.n	800ab7c <z_set_prio+0x6c>
}
 800abc2:	4638      	mov	r0, r7
 800abc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abc8:	2000133c 	.word	0x2000133c
 800abcc:	20001320 	.word	0x20001320

0800abd0 <z_impl_k_thread_suspend>:
{
 800abd0:	b538      	push	{r3, r4, r5, lr}
 800abd2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 800abd4:	3018      	adds	r0, #24
 800abd6:	f004 fc63 	bl	800f4a0 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
 800abda:	2300      	movs	r3, #0
	__asm__ volatile(
 800abdc:	f04f 0210 	mov.w	r2, #16
 800abe0:	f3ef 8511 	mrs	r5, BASEPRI
 800abe4:	f382 8812 	msr	BASEPRI_MAX, r2
 800abe8:	f3bf 8f6f 	isb	sy
 800abec:	e010      	b.n	800ac10 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800abee:	7b63      	ldrb	r3, [r4, #13]
 800abf0:	f043 0310 	orr.w	r3, r3, #16
 800abf4:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
 800abf6:	4b15      	ldr	r3, [pc, #84]	; (800ac4c <z_impl_k_thread_suspend+0x7c>)
 800abf8:	6898      	ldr	r0, [r3, #8]
 800abfa:	42a0      	cmp	r0, r4
 800abfc:	bf14      	ite	ne
 800abfe:	2000      	movne	r0, #0
 800ac00:	2001      	moveq	r0, #1
 800ac02:	f7ff fe37 	bl	800a874 <update_cache>
	__asm__ volatile(
 800ac06:	f385 8811 	msr	BASEPRI, r5
 800ac0a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800ac0e:	2301      	movs	r3, #1
 800ac10:	b963      	cbnz	r3, 800ac2c <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
 800ac12:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
 800ac14:	f994 300d 	ldrsb.w	r3, [r4, #13]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	dae8      	bge.n	800abee <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800ac1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ac20:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800ac22:	4621      	mov	r1, r4
 800ac24:	480a      	ldr	r0, [pc, #40]	; (800ac50 <z_impl_k_thread_suspend+0x80>)
 800ac26:	f004 fac4 	bl	800f1b2 <z_priq_dumb_remove>
}
 800ac2a:	e7e0      	b.n	800abee <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
 800ac2c:	4b07      	ldr	r3, [pc, #28]	; (800ac4c <z_impl_k_thread_suspend+0x7c>)
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	d000      	beq.n	800ac36 <z_impl_k_thread_suspend+0x66>
}
 800ac34:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800ac36:	f04f 0310 	mov.w	r3, #16
 800ac3a:	f3ef 8011 	mrs	r0, BASEPRI
 800ac3e:	f383 8812 	msr	BASEPRI_MAX, r3
 800ac42:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800ac46:	f004 fa9f 	bl	800f188 <z_reschedule_irqlock>
 800ac4a:	e7f3      	b.n	800ac34 <z_impl_k_thread_suspend+0x64>
 800ac4c:	20001320 	.word	0x20001320
 800ac50:	2000133c 	.word	0x2000133c

0800ac54 <k_sched_unlock>:

void k_sched_unlock(void)
{
 800ac54:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
 800ac56:	2300      	movs	r3, #0
 800ac58:	f04f 0210 	mov.w	r2, #16
 800ac5c:	f3ef 8411 	mrs	r4, BASEPRI
 800ac60:	f382 8812 	msr	BASEPRI_MAX, r2
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	e00c      	b.n	800ac84 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	; (800aca0 <k_sched_unlock+0x4c>)
 800ac6c:	689a      	ldr	r2, [r3, #8]
 800ac6e:	7bd3      	ldrb	r3, [r2, #15]
 800ac70:	3301      	adds	r3, #1
 800ac72:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800ac74:	2000      	movs	r0, #0
 800ac76:	f7ff fdfd 	bl	800a874 <update_cache>
	__asm__ volatile(
 800ac7a:	f384 8811 	msr	BASEPRI, r4
 800ac7e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800ac82:	2301      	movs	r3, #1
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d0f0      	beq.n	800ac6a <k_sched_unlock+0x16>
	__asm__ volatile(
 800ac88:	f04f 0310 	mov.w	r3, #16
 800ac8c:	f3ef 8011 	mrs	r0, BASEPRI
 800ac90:	f383 8812 	msr	BASEPRI_MAX, r3
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	f004 fa76 	bl	800f188 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
 800ac9c:	bd10      	pop	{r4, pc}
 800ac9e:	bf00      	nop
 800aca0:	20001320 	.word	0x20001320

0800aca4 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
 800aca4:	7b43      	ldrb	r3, [r0, #13]
 800aca6:	f013 0f08 	tst.w	r3, #8
 800acaa:	d142      	bne.n	800ad32 <end_thread+0x8e>
{
 800acac:	b570      	push	{r4, r5, r6, lr}
 800acae:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
 800acb0:	f043 0308 	orr.w	r3, r3, #8
 800acb4:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800acb6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800acba:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
 800acbc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800acc0:	d12b      	bne.n	800ad1a <end_thread+0x76>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
 800acc2:	68ab      	ldr	r3, [r5, #8]
 800acc4:	b15b      	cbz	r3, 800acde <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800acc6:	4628      	mov	r0, r5
 800acc8:	f004 fa32 	bl	800f130 <pended_on_thread>
 800accc:	4629      	mov	r1, r5
 800acce:	f004 fa70 	bl	800f1b2 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800acd2:	7b6b      	ldrb	r3, [r5, #13]
 800acd4:	f023 0302 	bic.w	r3, r3, #2
 800acd8:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800acda:	2300      	movs	r3, #0
 800acdc:	60ab      	str	r3, [r5, #8]
 800acde:	f105 0018 	add.w	r0, r5, #24
 800ace2:	f004 fbdd 	bl	800f4a0 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
 800ace6:	3558      	adds	r5, #88	; 0x58
	return list->head == list;
 800ace8:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800acea:	42ac      	cmp	r4, r5
 800acec:	d01d      	beq.n	800ad2a <end_thread+0x86>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800acee:	b1e4      	cbz	r4, 800ad2a <end_thread+0x86>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800acf0:	4620      	mov	r0, r4
 800acf2:	f004 fa1d 	bl	800f130 <pended_on_thread>
 800acf6:	4621      	mov	r1, r4
 800acf8:	f004 fa5b 	bl	800f1b2 <z_priq_dumb_remove>
 800acfc:	7b63      	ldrb	r3, [r4, #13]
 800acfe:	f023 0302 	bic.w	r3, r3, #2
 800ad02:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800ad04:	2600      	movs	r6, #0
 800ad06:	60a6      	str	r6, [r4, #8]
 800ad08:	f104 0018 	add.w	r0, r4, #24
 800ad0c:	f004 fbc8 	bl	800f4a0 <z_abort_timeout>
 800ad10:	67e6      	str	r6, [r4, #124]	; 0x7c
		ready_thread(thread);
 800ad12:	4620      	mov	r0, r4
 800ad14:	f7ff fe6e 	bl	800a9f4 <ready_thread>
 800ad18:	e7e6      	b.n	800ace8 <end_thread+0x44>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800ad1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad1e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800ad20:	4601      	mov	r1, r0
 800ad22:	4804      	ldr	r0, [pc, #16]	; (800ad34 <end_thread+0x90>)
 800ad24:	f004 fa45 	bl	800f1b2 <z_priq_dumb_remove>
}
 800ad28:	e7cb      	b.n	800acc2 <end_thread+0x1e>
		update_cache(1);
 800ad2a:	2001      	movs	r0, #1
 800ad2c:	f7ff fda2 	bl	800a874 <update_cache>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
 800ad30:	bd70      	pop	{r4, r5, r6, pc}
 800ad32:	4770      	bx	lr
 800ad34:	2000133c 	.word	0x2000133c

0800ad38 <z_sched_init>:
{
 800ad38:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
 800ad3a:	4804      	ldr	r0, [pc, #16]	; (800ad4c <z_sched_init+0x14>)
 800ad3c:	f004 fb5e 	bl	800f3fc <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 800ad40:	2100      	movs	r1, #0
 800ad42:	4608      	mov	r0, r1
 800ad44:	f7ff fd32 	bl	800a7ac <k_sched_time_slice_set>
}
 800ad48:	bd08      	pop	{r3, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20001338 	.word	0x20001338

0800ad50 <z_impl_k_yield>:
{
 800ad50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad52:	f04f 0310 	mov.w	r3, #16
 800ad56:	f3ef 8611 	mrs	r6, BASEPRI
 800ad5a:	f383 8812 	msr	BASEPRI_MAX, r3
 800ad5e:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
 800ad62:	4c1c      	ldr	r4, [pc, #112]	; (800add4 <z_impl_k_yield+0x84>)
 800ad64:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800ad66:	7b4b      	ldrb	r3, [r1, #13]
 800ad68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad6c:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800ad6e:	f104 071c 	add.w	r7, r4, #28
 800ad72:	4638      	mov	r0, r7
 800ad74:	f004 fa1d 	bl	800f1b2 <z_priq_dumb_remove>
	queue_thread(_current);
 800ad78:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
 800ad7a:	7b6b      	ldrb	r3, [r5, #13]
 800ad7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ad80:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800ad82:	69e4      	ldr	r4, [r4, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ad84:	42bc      	cmp	r4, r7
 800ad86:	d023      	beq.n	800add0 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ad88:	b16c      	cbz	r4, 800ada6 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800ad8a:	4621      	mov	r1, r4
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	f004 f9d1 	bl	800f134 <z_sched_prio_cmp>
 800ad92:	2800      	cmp	r0, #0
 800ad94:	dc16      	bgt.n	800adc4 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ad96:	b134      	cbz	r4, 800ada6 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
 800ad98:	4b0e      	ldr	r3, [pc, #56]	; (800add4 <z_impl_k_yield+0x84>)
 800ad9a:	6a1b      	ldr	r3, [r3, #32]
 800ad9c:	429c      	cmp	r4, r3
 800ad9e:	d002      	beq.n	800ada6 <z_impl_k_yield+0x56>
 800ada0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ada2:	2c00      	cmp	r4, #0
 800ada4:	d1f0      	bne.n	800ad88 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
 800ada6:	4b0b      	ldr	r3, [pc, #44]	; (800add4 <z_impl_k_yield+0x84>)
 800ada8:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800adaa:	f103 011c 	add.w	r1, r3, #28
 800adae:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800adb0:	606a      	str	r2, [r5, #4]
	tail->next = node;
 800adb2:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800adb4:	621d      	str	r5, [r3, #32]
	update_cache(1);
 800adb6:	2001      	movs	r0, #1
 800adb8:	f7ff fd5c 	bl	800a874 <update_cache>
 800adbc:	4630      	mov	r0, r6
 800adbe:	f7f8 fc1f 	bl	8003600 <arch_swap>
}
 800adc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
 800adc4:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800adc6:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800adc8:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800adca:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800adcc:	6065      	str	r5, [r4, #4]
}
 800adce:	e7f2      	b.n	800adb6 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800add0:	2400      	movs	r4, #0
 800add2:	e7d9      	b.n	800ad88 <z_impl_k_yield+0x38>
 800add4:	20001320 	.word	0x20001320

0800add8 <z_tick_sleep>:
{
 800add8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
 800addc:	ea50 0301 	orrs.w	r3, r0, r1
 800ade0:	d038      	beq.n	800ae54 <z_tick_sleep+0x7c>
 800ade2:	4604      	mov	r4, r0
 800ade4:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
 800ade6:	f06f 0301 	mvn.w	r3, #1
 800adea:	1a1b      	subs	r3, r3, r0
 800adec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800adf0:	eb62 0201 	sbc.w	r2, r2, r1
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	f172 0300 	sbcs.w	r3, r2, #0
 800adfa:	db2f      	blt.n	800ae5c <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
 800adfc:	f06f 0501 	mvn.w	r5, #1
 800ae00:	1a2d      	subs	r5, r5, r0
 800ae02:	f04f 0310 	mov.w	r3, #16
 800ae06:	f3ef 8811 	mrs	r8, BASEPRI
 800ae0a:	f383 8812 	msr	BASEPRI_MAX, r3
 800ae0e:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 800ae12:	4f14      	ldr	r7, [pc, #80]	; (800ae64 <z_tick_sleep+0x8c>)
 800ae14:	68b8      	ldr	r0, [r7, #8]
 800ae16:	4b14      	ldr	r3, [pc, #80]	; (800ae68 <z_tick_sleep+0x90>)
 800ae18:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 800ae1a:	f7ff fe49 	bl	800aab0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
 800ae1e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800ae20:	4622      	mov	r2, r4
 800ae22:	4633      	mov	r3, r6
 800ae24:	4911      	ldr	r1, [pc, #68]	; (800ae6c <z_tick_sleep+0x94>)
 800ae26:	3018      	adds	r0, #24
 800ae28:	f000 f8ee 	bl	800b008 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 800ae2c:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800ae2e:	7b53      	ldrb	r3, [r2, #13]
 800ae30:	f043 0310 	orr.w	r3, r3, #16
 800ae34:	7353      	strb	r3, [r2, #13]
 800ae36:	4640      	mov	r0, r8
 800ae38:	f7f8 fbe2 	bl	8003600 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 800ae3c:	f004 fb79 	bl	800f532 <sys_clock_tick_get_32>
 800ae40:	1a28      	subs	r0, r5, r0
 800ae42:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 800ae46:	2801      	cmp	r0, #1
 800ae48:	f173 0300 	sbcs.w	r3, r3, #0
 800ae4c:	da00      	bge.n	800ae50 <z_tick_sleep+0x78>
	return 0;
 800ae4e:	2000      	movs	r0, #0
}
 800ae50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
 800ae54:	f7ff ff7c 	bl	800ad50 <z_impl_k_yield>
		return 0;
 800ae58:	2000      	movs	r0, #0
 800ae5a:	e7f9      	b.n	800ae50 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 800ae5c:	f004 fb69 	bl	800f532 <sys_clock_tick_get_32>
 800ae60:	1905      	adds	r5, r0, r4
 800ae62:	e7ce      	b.n	800ae02 <z_tick_sleep+0x2a>
 800ae64:	20001320 	.word	0x20001320
 800ae68:	20001358 	.word	0x20001358
 800ae6c:	0800f251 	.word	0x0800f251

0800ae70 <z_impl_k_sleep>:
{
 800ae70:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800ae72:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800ae76:	bf08      	it	eq
 800ae78:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
 800ae7c:	d007      	beq.n	800ae8e <z_impl_k_sleep+0x1e>
	ticks = z_tick_sleep(ticks);
 800ae7e:	f7ff ffab 	bl	800add8 <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 800ae82:	220a      	movs	r2, #10
 800ae84:	2300      	movs	r3, #0
 800ae86:	17c1      	asrs	r1, r0, #31
 800ae88:	f7f5 fda8 	bl	80009dc <__aeabi_uldivmod>
}
 800ae8c:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
 800ae8e:	4b03      	ldr	r3, [pc, #12]	; (800ae9c <z_impl_k_sleep+0x2c>)
 800ae90:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
 800ae92:	f7ff fe9d 	bl	800abd0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
 800ae96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae9a:	e7f7      	b.n	800ae8c <z_impl_k_sleep+0x1c>
 800ae9c:	20001320 	.word	0x20001320

0800aea0 <z_impl_z_current_get>:
}
 800aea0:	4b01      	ldr	r3, [pc, #4]	; (800aea8 <z_impl_z_current_get+0x8>)
 800aea2:	6898      	ldr	r0, [r3, #8]
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	20001320 	.word	0x20001320

0800aeac <z_impl_k_is_preempt_thread>:
 800aeac:	f3ef 8305 	mrs	r3, IPSR
	return !arch_is_in_isr() && is_preempt(_current);
 800aeb0:	b933      	cbnz	r3, 800aec0 <z_impl_k_is_preempt_thread+0x14>
 800aeb2:	4b05      	ldr	r3, [pc, #20]	; (800aec8 <z_impl_k_is_preempt_thread+0x1c>)
 800aeb4:	689b      	ldr	r3, [r3, #8]
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800aeb6:	89db      	ldrh	r3, [r3, #14]
	return !arch_is_in_isr() && is_preempt(_current);
 800aeb8:	2b7f      	cmp	r3, #127	; 0x7f
 800aeba:	d803      	bhi.n	800aec4 <z_impl_k_is_preempt_thread+0x18>
 800aebc:	2001      	movs	r0, #1
 800aebe:	4770      	bx	lr
 800aec0:	2000      	movs	r0, #0
 800aec2:	4770      	bx	lr
 800aec4:	2000      	movs	r0, #0
}
 800aec6:	4770      	bx	lr
 800aec8:	20001320 	.word	0x20001320

0800aecc <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
 800aecc:	b538      	push	{r3, r4, r5, lr}
 800aece:	f04f 0310 	mov.w	r3, #16
 800aed2:	f3ef 8511 	mrs	r5, BASEPRI
 800aed6:	f383 8812 	msr	BASEPRI_MAX, r3
 800aeda:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 800aede:	7b43      	ldrb	r3, [r0, #13]
 800aee0:	f013 0f08 	tst.w	r3, #8
 800aee4:	d004      	beq.n	800aef0 <z_thread_abort+0x24>
	__asm__ volatile(
 800aee6:	f385 8811 	msr	BASEPRI, r5
 800aeea:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	4604      	mov	r4, r0
	end_thread(thread);
 800aef2:	f7ff fed7 	bl	800aca4 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
 800aef6:	4b08      	ldr	r3, [pc, #32]	; (800af18 <z_thread_abort+0x4c>)
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	42a3      	cmp	r3, r4
 800aefc:	d004      	beq.n	800af08 <z_thread_abort+0x3c>
 800aefe:	f385 8811 	msr	BASEPRI, r5
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	e7f2      	b.n	800aeee <z_thread_abort+0x22>
 800af08:	f3ef 8305 	mrs	r3, IPSR
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d1f6      	bne.n	800aefe <z_thread_abort+0x32>
 800af10:	4628      	mov	r0, r5
 800af12:	f7f8 fb75 	bl	8003600 <arch_swap>
	return ret;
 800af16:	e7f2      	b.n	800aefe <z_thread_abort+0x32>
 800af18:	20001320 	.word	0x20001320

0800af1c <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
 800af1c:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
 800af20:	b083      	sub	sp, #12
 800af22:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
 800af24:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
 800af28:	e9cd bc00 	strd	fp, ip, [sp]
 800af2c:	f7ff fddc 	bl	800aae8 <z_pend_curr>

	if (data != NULL) {
 800af30:	b11c      	cbz	r4, 800af3a <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
 800af32:	4b03      	ldr	r3, [pc, #12]	; (800af40 <z_sched_wait+0x24>)
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	695b      	ldr	r3, [r3, #20]
 800af38:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
 800af3a:	b003      	add	sp, #12
 800af3c:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
 800af40:	20001320 	.word	0x20001320

0800af44 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 800af44:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 800af46:	4806      	ldr	r0, [pc, #24]	; (800af60 <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800af48:	4a06      	ldr	r2, [pc, #24]	; (800af64 <z_data_copy+0x20>)
 800af4a:	1a12      	subs	r2, r2, r0
 800af4c:	4906      	ldr	r1, [pc, #24]	; (800af68 <z_data_copy+0x24>)
 800af4e:	f004 fb9d 	bl	800f68c <memcpy>
 800af52:	4a06      	ldr	r2, [pc, #24]	; (800af6c <z_data_copy+0x28>)
 800af54:	4906      	ldr	r1, [pc, #24]	; (800af70 <z_data_copy+0x2c>)
 800af56:	4807      	ldr	r0, [pc, #28]	; (800af74 <z_data_copy+0x30>)
 800af58:	f004 fb98 	bl	800f68c <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800af5c:	bd08      	pop	{r3, pc}
 800af5e:	bf00      	nop
 800af60:	20000000 	.word	0x20000000
 800af64:	20000604 	.word	0x20000604
 800af68:	08011b7c 	.word	0x08011b7c
 800af6c:	00000000 	.word	0x00000000
 800af70:	08011b7c 	.word	0x08011b7c
 800af74:	20000000 	.word	0x20000000

0800af78 <first>:
	return list->head == list;
 800af78:	4b03      	ldr	r3, [pc, #12]	; (800af88 <first+0x10>)
 800af7a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800af7c:	4298      	cmp	r0, r3
 800af7e:	d000      	beq.n	800af82 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
 800af80:	4770      	bx	lr
 800af82:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
 800af84:	e7fc      	b.n	800af80 <first+0x8>
 800af86:	bf00      	nop
 800af88:	20000364 	.word	0x20000364

0800af8c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800af8c:	b130      	cbz	r0, 800af9c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
 800af8e:	4a04      	ldr	r2, [pc, #16]	; (800afa0 <next+0x14>)
 800af90:	6852      	ldr	r2, [r2, #4]
 800af92:	4290      	cmp	r0, r2
 800af94:	d001      	beq.n	800af9a <next+0xe>
 800af96:	6800      	ldr	r0, [r0, #0]
 800af98:	4770      	bx	lr
 800af9a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	20000364 	.word	0x20000364

0800afa4 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
 800afa4:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800afa6:	4b04      	ldr	r3, [pc, #16]	; (800afb8 <elapsed+0x14>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	b10b      	cbz	r3, 800afb0 <elapsed+0xc>
 800afac:	2000      	movs	r0, #0
}
 800afae:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800afb0:	f7fe fce2 	bl	8009978 <sys_clock_elapsed>
 800afb4:	e7fb      	b.n	800afae <elapsed+0xa>
 800afb6:	bf00      	nop
 800afb8:	20001368 	.word	0x20001368

0800afbc <next_timeout>:

static int32_t next_timeout(void)
{
 800afbc:	b510      	push	{r4, lr}
	struct _timeout *to = first();
 800afbe:	f7ff ffdb 	bl	800af78 <first>
 800afc2:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
 800afc4:	f7ff ffee 	bl	800afa4 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
 800afc8:	b17c      	cbz	r4, 800afea <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 800afca:	6923      	ldr	r3, [r4, #16]
 800afcc:	6962      	ldr	r2, [r4, #20]
 800afce:	1a1b      	subs	r3, r3, r0
 800afd0:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 800afd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800afd8:	f170 0200 	sbcs.w	r2, r0, #0
 800afdc:	da08      	bge.n	800aff0 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
 800afde:	2800      	cmp	r0, #0
 800afe0:	db01      	blt.n	800afe6 <next_timeout+0x2a>
 800afe2:	4618      	mov	r0, r3
 800afe4:	e006      	b.n	800aff4 <next_timeout+0x38>
 800afe6:	2300      	movs	r3, #0
 800afe8:	e7fb      	b.n	800afe2 <next_timeout+0x26>
		ret = MAX_WAIT;
 800afea:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800afee:	e001      	b.n	800aff4 <next_timeout+0x38>
 800aff0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 800aff4:	4b03      	ldr	r3, [pc, #12]	; (800b004 <next_timeout+0x48>)
 800aff6:	691b      	ldr	r3, [r3, #16]
 800aff8:	b113      	cbz	r3, 800b000 <next_timeout+0x44>
 800affa:	4283      	cmp	r3, r0
 800affc:	da00      	bge.n	800b000 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
 800affe:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
 800b000:	bd10      	pop	{r4, pc}
 800b002:	bf00      	nop
 800b004:	20001320 	.word	0x20001320

0800b008 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800b008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b00c:	bf08      	it	eq
 800b00e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b012:	d07d      	beq.n	800b110 <z_add_timeout+0x108>
{
 800b014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b018:	4604      	mov	r4, r0
 800b01a:	4692      	mov	sl, r2
 800b01c:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 800b01e:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
 800b020:	2300      	movs	r3, #0
	__asm__ volatile(
 800b022:	f04f 0210 	mov.w	r2, #16
 800b026:	f3ef 8711 	mrs	r7, BASEPRI
 800b02a:	f382 8812 	msr	BASEPRI_MAX, r2
 800b02e:	f3bf 8f6f 	isb	sy
 800b032:	e021      	b.n	800b078 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 800b034:	f11a 0801 	adds.w	r8, sl, #1
 800b038:	f145 0900 	adc.w	r9, r5, #0
 800b03c:	f7ff ffb2 	bl	800afa4 <elapsed>
 800b040:	eb18 0300 	adds.w	r3, r8, r0
 800b044:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
 800b048:	6123      	str	r3, [r4, #16]
 800b04a:	6160      	str	r0, [r4, #20]
 800b04c:	e036      	b.n	800b0bc <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
 800b04e:	1a51      	subs	r1, r2, r1
 800b050:	eb66 0303 	sbc.w	r3, r6, r3
 800b054:	6101      	str	r1, [r0, #16]
 800b056:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
 800b058:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
 800b05a:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b05c:	6020      	str	r0, [r4, #0]
	prev->next = node;
 800b05e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b060:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
 800b062:	2800      	cmp	r0, #0
 800b064:	d03e      	beq.n	800b0e4 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 800b066:	f7ff ff87 	bl	800af78 <first>
 800b06a:	4284      	cmp	r4, r0
 800b06c:	d041      	beq.n	800b0f2 <z_add_timeout+0xea>
	__asm__ volatile(
 800b06e:	f387 8811 	msr	BASEPRI, r7
 800b072:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800b076:	2301      	movs	r3, #1
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d147      	bne.n	800b10c <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 800b07c:	4653      	mov	r3, sl
 800b07e:	f06f 0101 	mvn.w	r1, #1
 800b082:	ebb1 010a 	subs.w	r1, r1, sl
 800b086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b08a:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 800b08e:	2a00      	cmp	r2, #0
 800b090:	dbd0      	blt.n	800b034 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 800b092:	4a20      	ldr	r2, [pc, #128]	; (800b114 <z_add_timeout+0x10c>)
 800b094:	6811      	ldr	r1, [r2, #0]
 800b096:	6852      	ldr	r2, [r2, #4]
 800b098:	185b      	adds	r3, r3, r1
 800b09a:	eb42 0205 	adc.w	r2, r2, r5
 800b09e:	f06f 0101 	mvn.w	r1, #1
 800b0a2:	1acb      	subs	r3, r1, r3
 800b0a4:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	4611      	mov	r1, r2
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	f172 0300 	sbcs.w	r3, r2, #0
 800b0b2:	da01      	bge.n	800b0b8 <z_add_timeout+0xb0>
 800b0b4:	2001      	movs	r0, #1
 800b0b6:	2100      	movs	r1, #0
 800b0b8:	6120      	str	r0, [r4, #16]
 800b0ba:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800b0bc:	f7ff ff5c 	bl	800af78 <first>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d0ce      	beq.n	800b062 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
 800b0c4:	6902      	ldr	r2, [r0, #16]
 800b0c6:	6946      	ldr	r6, [r0, #20]
 800b0c8:	6921      	ldr	r1, [r4, #16]
 800b0ca:	6963      	ldr	r3, [r4, #20]
 800b0cc:	4291      	cmp	r1, r2
 800b0ce:	eb73 0c06 	sbcs.w	ip, r3, r6
 800b0d2:	dbbc      	blt.n	800b04e <z_add_timeout+0x46>
			to->dticks -= t->dticks;
 800b0d4:	1a89      	subs	r1, r1, r2
 800b0d6:	eb63 0306 	sbc.w	r3, r3, r6
 800b0da:	6121      	str	r1, [r4, #16]
 800b0dc:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800b0de:	f7ff ff55 	bl	800af8c <next>
 800b0e2:	e7ed      	b.n	800b0c0 <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
 800b0e4:	4b0c      	ldr	r3, [pc, #48]	; (800b118 <z_add_timeout+0x110>)
 800b0e6:	685a      	ldr	r2, [r3, #4]
	node->next = list;
 800b0e8:	6023      	str	r3, [r4, #0]
	node->prev = tail;
 800b0ea:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800b0ec:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800b0ee:	605c      	str	r4, [r3, #4]
}
 800b0f0:	e7b9      	b.n	800b066 <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 800b0f2:	f7ff ff63 	bl	800afbc <next_timeout>

			if (next_time == 0 ||
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	b118      	cbz	r0, 800b102 <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
 800b0fa:	4a08      	ldr	r2, [pc, #32]	; (800b11c <z_add_timeout+0x114>)
 800b0fc:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
 800b0fe:	4282      	cmp	r2, r0
 800b100:	d0b5      	beq.n	800b06e <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
 800b102:	2100      	movs	r1, #0
 800b104:	4618      	mov	r0, r3
 800b106:	f7fe fbb5 	bl	8009874 <sys_clock_set_timeout>
 800b10a:	e7b0      	b.n	800b06e <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 800b10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b110:	4770      	bx	lr
 800b112:	bf00      	nop
 800b114:	20000bc0 	.word	0x20000bc0
 800b118:	20000364 	.word	0x20000364
 800b11c:	20001320 	.word	0x20001320

0800b120 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 800b120:	b570      	push	{r4, r5, r6, lr}
 800b122:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800b124:	f7ff fc10 	bl	800a948 <z_time_slice>
	__asm__ volatile(
 800b128:	f04f 0310 	mov.w	r3, #16
 800b12c:	f3ef 8511 	mrs	r5, BASEPRI
 800b130:	f383 8812 	msr	BASEPRI_MAX, r3
 800b134:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800b138:	4b28      	ldr	r3, [pc, #160]	; (800b1dc <sys_clock_announce+0xbc>)
 800b13a:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
 800b13c:	e020      	b.n	800b180 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800b13e:	4828      	ldr	r0, [pc, #160]	; (800b1e0 <sys_clock_announce+0xc0>)
 800b140:	6801      	ldr	r1, [r0, #0]
 800b142:	6846      	ldr	r6, [r0, #4]
 800b144:	1889      	adds	r1, r1, r2
 800b146:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
 800b14a:	6001      	str	r1, [r0, #0]
 800b14c:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
 800b14e:	1a9b      	subs	r3, r3, r2
 800b150:	4a22      	ldr	r2, [pc, #136]	; (800b1dc <sys_clock_announce+0xbc>)
 800b152:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
 800b154:	2200      	movs	r2, #0
 800b156:	2300      	movs	r3, #0
 800b158:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
 800b15c:	4620      	mov	r0, r4
 800b15e:	f004 f988 	bl	800f472 <remove_timeout>
	__asm__ volatile(
 800b162:	f385 8811 	msr	BASEPRI, r5
 800b166:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
 800b16a:	68a3      	ldr	r3, [r4, #8]
 800b16c:	4620      	mov	r0, r4
 800b16e:	4798      	blx	r3
	__asm__ volatile(
 800b170:	f04f 0310 	mov.w	r3, #16
 800b174:	f3ef 8511 	mrs	r5, BASEPRI
 800b178:	f383 8812 	msr	BASEPRI_MAX, r3
 800b17c:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800b180:	f7ff fefa 	bl	800af78 <first>
 800b184:	4604      	mov	r4, r0
 800b186:	b140      	cbz	r0, 800b19a <sys_clock_announce+0x7a>
 800b188:	6902      	ldr	r2, [r0, #16]
 800b18a:	6941      	ldr	r1, [r0, #20]
 800b18c:	4b13      	ldr	r3, [pc, #76]	; (800b1dc <sys_clock_announce+0xbc>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	17d8      	asrs	r0, r3, #31
 800b192:	4293      	cmp	r3, r2
 800b194:	eb70 0101 	sbcs.w	r1, r0, r1
 800b198:	dad1      	bge.n	800b13e <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
 800b19a:	b144      	cbz	r4, 800b1ae <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
 800b19c:	4b0f      	ldr	r3, [pc, #60]	; (800b1dc <sys_clock_announce+0xbc>)
 800b19e:	6819      	ldr	r1, [r3, #0]
 800b1a0:	6923      	ldr	r3, [r4, #16]
 800b1a2:	6962      	ldr	r2, [r4, #20]
 800b1a4:	1a5b      	subs	r3, r3, r1
 800b1a6:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 800b1aa:	6123      	str	r3, [r4, #16]
 800b1ac:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
 800b1ae:	4a0c      	ldr	r2, [pc, #48]	; (800b1e0 <sys_clock_announce+0xc0>)
 800b1b0:	4e0a      	ldr	r6, [pc, #40]	; (800b1dc <sys_clock_announce+0xbc>)
 800b1b2:	6830      	ldr	r0, [r6, #0]
 800b1b4:	6813      	ldr	r3, [r2, #0]
 800b1b6:	6851      	ldr	r1, [r2, #4]
 800b1b8:	181b      	adds	r3, r3, r0
 800b1ba:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
 800b1be:	6013      	str	r3, [r2, #0]
 800b1c0:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
 800b1c2:	2400      	movs	r4, #0
 800b1c4:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 800b1c6:	f7ff fef9 	bl	800afbc <next_timeout>
 800b1ca:	4621      	mov	r1, r4
 800b1cc:	f7fe fb52 	bl	8009874 <sys_clock_set_timeout>
	__asm__ volatile(
 800b1d0:	f385 8811 	msr	BASEPRI, r5
 800b1d4:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800b1d8:	bd70      	pop	{r4, r5, r6, pc}
 800b1da:	bf00      	nop
 800b1dc:	20001368 	.word	0x20001368
 800b1e0:	20000bc0 	.word	0x20000bc0

0800b1e4 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 800b1e4:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
 800b1e6:	2300      	movs	r3, #0
	__asm__ volatile(
 800b1e8:	f04f 0210 	mov.w	r2, #16
 800b1ec:	f3ef 8411 	mrs	r4, BASEPRI
 800b1f0:	f382 8812 	msr	BASEPRI_MAX, r2
 800b1f4:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	e00c      	b.n	800b218 <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
 800b1fe:	f7fe fbbb 	bl	8009978 <sys_clock_elapsed>
 800b202:	4a07      	ldr	r2, [pc, #28]	; (800b220 <sys_clock_tick_get+0x3c>)
 800b204:	6813      	ldr	r3, [r2, #0]
 800b206:	6851      	ldr	r1, [r2, #4]
 800b208:	18c0      	adds	r0, r0, r3
 800b20a:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 800b20e:	f384 8811 	msr	BASEPRI, r4
 800b212:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800b216:	2301      	movs	r3, #1
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d0f0      	beq.n	800b1fe <sys_clock_tick_get+0x1a>
	}
	return t;
}
 800b21c:	bd10      	pop	{r4, pc}
 800b21e:	bf00      	nop
 800b220:	20000bc0 	.word	0x20000bc0

0800b224 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 800b224:	b900      	cbnz	r0, 800b228 <z_impl_k_busy_wait+0x4>
 800b226:	4770      	bx	lr
{
 800b228:	b538      	push	{r3, r4, r5, lr}
 800b22a:	4604      	mov	r4, r0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 800b22c:	f7fe fbc4 	bl	80099b8 <sys_clock_cycle_get_32>
 800b230:	4605      	mov	r5, r0
#if !defined(CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT)
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
 800b232:	4907      	ldr	r1, [pc, #28]	; (800b250 <z_impl_k_busy_wait+0x2c>)
		(uint64_t)sys_clock_hw_cycles_per_sec() /
 800b234:	4a07      	ldr	r2, [pc, #28]	; (800b254 <z_impl_k_busy_wait+0x30>)
 800b236:	2300      	movs	r3, #0
 800b238:	fba4 0101 	umull	r0, r1, r4, r1
 800b23c:	f7f5 fbce 	bl	80009dc <__aeabi_uldivmod>
	uint32_t cycles_to_wait = (uint32_t)(
 800b240:	4604      	mov	r4, r0
 800b242:	f7fe fbb9 	bl	80099b8 <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
 800b246:	1b40      	subs	r0, r0, r5
 800b248:	42a0      	cmp	r0, r4
 800b24a:	d3fa      	bcc.n	800b242 <z_impl_k_busy_wait+0x1e>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 800b24c:	bd38      	pop	{r3, r4, r5, pc}
 800b24e:	bf00      	nop
 800b250:	04c4b400 	.word	0x04c4b400
 800b254:	000f4240 	.word	0x000f4240

0800b258 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
 800b258:	b570      	push	{r4, r5, r6, lr}
 800b25a:	4604      	mov	r4, r0
	__asm__ volatile(
 800b25c:	f04f 0310 	mov.w	r3, #16
 800b260:	f3ef 8611 	mrs	r6, BASEPRI
 800b264:	f383 8812 	msr	BASEPRI_MAX, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	4635      	mov	r5, r6

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
 800b26e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800b270:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800b272:	ea52 0103 	orrs.w	r1, r2, r3
 800b276:	d005      	beq.n	800b284 <z_timer_expiration_handler+0x2c>
 800b278:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b27c:	bf08      	it	eq
 800b27e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b282:	d126      	bne.n	800b2d2 <z_timer_expiration_handler+0x7a>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
 800b284:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b286:	3301      	adds	r3, #1
 800b288:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
 800b28a:	6a23      	ldr	r3, [r4, #32]
 800b28c:	b173      	cbz	r3, 800b2ac <z_timer_expiration_handler+0x54>
	__asm__ volatile(
 800b28e:	f386 8811 	msr	BASEPRI, r6
 800b292:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
 800b296:	6a23      	ldr	r3, [r4, #32]
 800b298:	4620      	mov	r0, r4
 800b29a:	4798      	blx	r3
	__asm__ volatile(
 800b29c:	f04f 0310 	mov.w	r3, #16
 800b2a0:	f3ef 8511 	mrs	r5, BASEPRI
 800b2a4:	f383 8812 	msr	BASEPRI_MAX, r3
 800b2a8:	f3bf 8f6f 	isb	sy
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 800b2ac:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
 800b2b0:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b2b2:	42a3      	cmp	r3, r4
 800b2b4:	d013      	beq.n	800b2de <z_timer_expiration_handler+0x86>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
 800b2b6:	b194      	cbz	r4, 800b2de <z_timer_expiration_handler+0x86>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f003 ff45 	bl	800f148 <z_unpend_thread_no_timeout>
 800b2be:	2300      	movs	r3, #0
 800b2c0:	67e3      	str	r3, [r4, #124]	; 0x7c
	__asm__ volatile(
 800b2c2:	f385 8811 	msr	BASEPRI, r5
 800b2c6:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f003 ffa4 	bl	800f218 <z_ready_thread>
}
 800b2d0:	bd70      	pop	{r4, r5, r6, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800b2d2:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
 800b2d6:	4904      	ldr	r1, [pc, #16]	; (800b2e8 <z_timer_expiration_handler+0x90>)
 800b2d8:	f7ff fe96 	bl	800b008 <z_add_timeout>
 800b2dc:	e7d2      	b.n	800b284 <z_timer_expiration_handler+0x2c>
 800b2de:	f385 8811 	msr	BASEPRI, r5
 800b2e2:	f3bf 8f6f 	isb	sy
		return;
 800b2e6:	e7f3      	b.n	800b2d0 <z_timer_expiration_handler+0x78>
 800b2e8:	0800b259 	.word	0x0800b259

0800b2ec <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
 800b2ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2f0:	9f06      	ldr	r7, [sp, #24]
 800b2f2:	f8dd 801c 	ldr.w	r8, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800b2f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b2fa:	bf08      	it	eq
 800b2fc:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800b300:	d02f      	beq.n	800b362 <z_impl_k_timer_start+0x76>
 800b302:	4605      	mov	r5, r0
 800b304:	4614      	mov	r4, r2
 800b306:	461e      	mov	r6, r3
 800b308:	4611      	mov	r1, r2
 800b30a:	4618      	mov	r0, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800b30c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800b310:	bf08      	it	eq
 800b312:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
 800b316:	d00d      	beq.n	800b334 <z_impl_k_timer_start+0x48>
 800b318:	ea57 0c08 	orrs.w	ip, r7, r8
 800b31c:	d00a      	beq.n	800b334 <z_impl_k_timer_start+0x48>
	    Z_TICK_ABS(period.ticks) < 0) {
 800b31e:	f06f 0c01 	mvn.w	ip, #1
 800b322:	ebbc 0c07 	subs.w	ip, ip, r7
 800b326:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800b32a:	eb6c 0c08 	sbc.w	ip, ip, r8
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800b32e:	f1bc 0f00 	cmp.w	ip, #0
 800b332:	db18      	blt.n	800b366 <z_impl_k_timer_start+0x7a>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
 800b334:	f06f 0301 	mvn.w	r3, #1
 800b338:	1a5b      	subs	r3, r3, r1
 800b33a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b33e:	eb63 0300 	sbc.w	r3, r3, r0
 800b342:	2b00      	cmp	r3, #0
 800b344:	db1a      	blt.n	800b37c <z_impl_k_timer_start+0x90>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
 800b346:	4628      	mov	r0, r5
 800b348:	f004 f8aa 	bl	800f4a0 <z_abort_timeout>
	timer->period = period;
 800b34c:	62af      	str	r7, [r5, #40]	; 0x28
 800b34e:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
	timer->status = 0U;
 800b352:	2300      	movs	r3, #0
 800b354:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800b356:	4622      	mov	r2, r4
 800b358:	4633      	mov	r3, r6
 800b35a:	490e      	ldr	r1, [pc, #56]	; (800b394 <z_impl_k_timer_start+0xa8>)
 800b35c:	4628      	mov	r0, r5
 800b35e:	f7ff fe53 	bl	800b008 <z_add_timeout>
		     duration);
}
 800b362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
 800b366:	2f02      	cmp	r7, #2
 800b368:	f178 0300 	sbcs.w	r3, r8, #0
 800b36c:	da02      	bge.n	800b374 <z_impl_k_timer_start+0x88>
 800b36e:	2702      	movs	r7, #2
 800b370:	f04f 0800 	mov.w	r8, #0
 800b374:	3f01      	subs	r7, #1
 800b376:	f148 38ff 	adc.w	r8, r8, #4294967295	; 0xffffffff
 800b37a:	e7db      	b.n	800b334 <z_impl_k_timer_start+0x48>
		duration.ticks = MAX(duration.ticks - 1, 0);
 800b37c:	460c      	mov	r4, r1
 800b37e:	4606      	mov	r6, r0
 800b380:	2901      	cmp	r1, #1
 800b382:	f170 0300 	sbcs.w	r3, r0, #0
 800b386:	da01      	bge.n	800b38c <z_impl_k_timer_start+0xa0>
 800b388:	2401      	movs	r4, #1
 800b38a:	2600      	movs	r6, #0
 800b38c:	3c01      	subs	r4, #1
 800b38e:	f146 36ff 	adc.w	r6, r6, #4294967295	; 0xffffffff
 800b392:	e7d8      	b.n	800b346 <z_impl_k_timer_start+0x5a>
 800b394:	0800b259 	.word	0x0800b259

0800b398 <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
 800b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39c:	b087      	sub	sp, #28
 800b39e:	4682      	mov	sl, r0
 800b3a0:	460f      	mov	r7, r1
 800b3a2:	4693      	mov	fp, r2
 800b3a4:	9300      	str	r3, [sp, #0]
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
 800b3a6:	2500      	movs	r5, #0
	int events_registered = 0;
 800b3a8:	9501      	str	r5, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
 800b3aa:	e02f      	b.n	800b40c <register_events+0x74>
		if (k_sem_count_get(event->sem) > 0U) {
 800b3ac:	6923      	ldr	r3, [r4, #16]
 800b3ae:	689b      	ldr	r3, [r3, #8]
 800b3b0:	b1cb      	cbz	r3, 800b3e6 <register_events+0x4e>
			*state = K_POLL_STATE_SEM_AVAILABLE;
 800b3b2:	f04f 0902 	mov.w	r9, #2
			return true;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	e015      	b.n	800b3e6 <register_events+0x4e>
		if (!k_queue_is_empty(event->queue)) {
 800b3ba:	6923      	ldr	r3, [r4, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	b193      	cbz	r3, 800b3e6 <register_events+0x4e>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
 800b3c0:	f04f 0904 	mov.w	r9, #4
			return true;
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	e00e      	b.n	800b3e6 <register_events+0x4e>
		if (event->signal->signaled != 0U) {
 800b3c8:	6923      	ldr	r3, [r4, #16]
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	b15b      	cbz	r3, 800b3e6 <register_events+0x4e>
			*state = K_POLL_STATE_SIGNALED;
 800b3ce:	f04f 0901 	mov.w	r9, #1
			return true;
 800b3d2:	464b      	mov	r3, r9
 800b3d4:	e007      	b.n	800b3e6 <register_events+0x4e>
		if (event->msgq->used_msgs > 0) {
 800b3d6:	6923      	ldr	r3, [r4, #16]
 800b3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3da:	b123      	cbz	r3, 800b3e6 <register_events+0x4e>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
 800b3dc:	f04f 0910 	mov.w	r9, #16
			return true;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	e000      	b.n	800b3e6 <register_events+0x4e>
	switch (event->type) {
 800b3e4:	2300      	movs	r3, #0
		k_spinlock_key_t key;
		uint32_t state;

		key = k_spin_lock(&lock);
		if (is_condition_met(&events[ii], &state)) {
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d03a      	beq.n	800b460 <register_events+0xc8>
	event->poller = NULL;
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	60a1      	str	r1, [r4, #8]
	event->state |= state;
 800b3ee:	68e3      	ldr	r3, [r4, #12]
 800b3f0:	f3c3 3245 	ubfx	r2, r3, #13, #6
 800b3f4:	ea49 0202 	orr.w	r2, r9, r2
 800b3f8:	f362 3352 	bfi	r3, r2, #13, #6
 800b3fc:	60e3      	str	r3, [r4, #12]
			set_event_ready(&events[ii], state);
			poller->is_polling = false;
 800b3fe:	f88b 1000 	strb.w	r1, [fp]
 800b402:	f386 8811 	msr	BASEPRI, r6
 800b406:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
 800b40a:	3501      	adds	r5, #1
 800b40c:	42bd      	cmp	r5, r7
 800b40e:	f280 81b9 	bge.w	800b784 <register_events+0x3ec>
	__asm__ volatile(
 800b412:	f04f 0310 	mov.w	r3, #16
 800b416:	f3ef 8611 	mrs	r6, BASEPRI
 800b41a:	f383 8812 	msr	BASEPRI_MAX, r3
 800b41e:	f3bf 8f6f 	isb	sy
		if (is_condition_met(&events[ii], &state)) {
 800b422:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 800b426:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800b42a:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
	switch (event->type) {
 800b42e:	7b63      	ldrb	r3, [r4, #13]
 800b430:	f003 031f 	and.w	r3, r3, #31
 800b434:	3b01      	subs	r3, #1
 800b436:	2b07      	cmp	r3, #7
 800b438:	d8d4      	bhi.n	800b3e4 <register_events+0x4c>
 800b43a:	a201      	add	r2, pc, #4	; (adr r2, 800b440 <register_events+0xa8>)
 800b43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b440:	0800b3c9 	.word	0x0800b3c9
 800b444:	0800b3ad 	.word	0x0800b3ad
 800b448:	0800b3e5 	.word	0x0800b3e5
 800b44c:	0800b3bb 	.word	0x0800b3bb
 800b450:	0800b3e5 	.word	0x0800b3e5
 800b454:	0800b3e5 	.word	0x0800b3e5
 800b458:	0800b3e5 	.word	0x0800b3e5
 800b45c:	0800b3d7 	.word	0x0800b3d7
		} else if (!just_check && poller->is_polling) {
 800b460:	9b00      	ldr	r3, [sp, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d1cd      	bne.n	800b402 <register_events+0x6a>
 800b466:	f89b 3000 	ldrb.w	r3, [fp]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d0c9      	beq.n	800b402 <register_events+0x6a>
	switch (event->type) {
 800b46e:	7b63      	ldrb	r3, [r4, #13]
 800b470:	f003 031f 	and.w	r3, r3, #31
 800b474:	3b01      	subs	r3, #1
 800b476:	2b07      	cmp	r3, #7
 800b478:	d848      	bhi.n	800b50c <register_events+0x174>
 800b47a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b47e:	00cb      	.short	0x00cb
 800b480:	00470008 	.word	0x00470008
 800b484:	0047006d 	.word	0x0047006d
 800b488:	00470047 	.word	0x00470047
 800b48c:	0125      	.short	0x0125
		add_event(&event->sem->poll_events, event, poller);
 800b48e:	6923      	ldr	r3, [r4, #16]
 800b490:	9304      	str	r3, [sp, #16]
 800b492:	f103 0210 	add.w	r2, r3, #16
 800b496:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800b498:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d02f      	beq.n	800b4fe <register_events+0x166>
 800b49e:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d02c      	beq.n	800b4fe <register_events+0x166>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800b4a4:	6898      	ldr	r0, [r3, #8]
 800b4a6:	f004 f873 	bl	800f590 <poller_thread>
 800b4aa:	9005      	str	r0, [sp, #20]
 800b4ac:	4658      	mov	r0, fp
 800b4ae:	f004 f86f 	bl	800f590 <poller_thread>
 800b4b2:	4601      	mov	r1, r0
 800b4b4:	9003      	str	r0, [sp, #12]
 800b4b6:	9805      	ldr	r0, [sp, #20]
 800b4b8:	f003 fe3c 	bl	800f134 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	dc1e      	bgt.n	800b4fe <register_events+0x166>
	return list->head == list;
 800b4c0:	9b04      	ldr	r3, [sp, #16]
 800b4c2:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b4c4:	9a02      	ldr	r2, [sp, #8]
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d030      	beq.n	800b52c <register_events+0x194>
 800b4ca:	9404      	str	r4, [sp, #16]
 800b4cc:	9505      	str	r5, [sp, #20]
 800b4ce:	9d02      	ldr	r5, [sp, #8]
 800b4d0:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b4d2:	2c00      	cmp	r4, #0
 800b4d4:	d030      	beq.n	800b538 <register_events+0x1a0>
		if (z_sched_prio_cmp(poller_thread(poller),
 800b4d6:	68a0      	ldr	r0, [r4, #8]
 800b4d8:	f004 f85a 	bl	800f590 <poller_thread>
 800b4dc:	4601      	mov	r1, r0
 800b4de:	9803      	ldr	r0, [sp, #12]
 800b4e0:	f003 fe28 	bl	800f134 <z_sched_prio_cmp>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	dc17      	bgt.n	800b518 <register_events+0x180>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b4e8:	2c00      	cmp	r4, #0
 800b4ea:	d028      	beq.n	800b53e <register_events+0x1a6>
	return (node == list->tail) ? NULL : node->next;
 800b4ec:	686b      	ldr	r3, [r5, #4]
 800b4ee:	429c      	cmp	r4, r3
 800b4f0:	d02f      	beq.n	800b552 <register_events+0x1ba>
 800b4f2:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b4f4:	2c00      	cmp	r4, #0
 800b4f6:	d1ec      	bne.n	800b4d2 <register_events+0x13a>
 800b4f8:	9c04      	ldr	r4, [sp, #16]
 800b4fa:	9d05      	ldr	r5, [sp, #20]
 800b4fc:	e021      	b.n	800b542 <register_events+0x1aa>
	sys_dnode_t *const tail = list->tail;
 800b4fe:	9a02      	ldr	r2, [sp, #8]
 800b500:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b502:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b506:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b508:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b50a:	6054      	str	r4, [r2, #4]
	event->poller = poller;
 800b50c:	f8c4 b008 	str.w	fp, [r4, #8]
			register_event(&events[ii], poller);
			events_registered += 1;
 800b510:	9b01      	ldr	r3, [sp, #4]
 800b512:	3301      	adds	r3, #1
 800b514:	9301      	str	r3, [sp, #4]
 800b516:	e774      	b.n	800b402 <register_events+0x6a>
	sys_dnode_t *const prev = successor->prev;
 800b518:	9d05      	ldr	r5, [sp, #20]
 800b51a:	4622      	mov	r2, r4
 800b51c:	9c04      	ldr	r4, [sp, #16]
 800b51e:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800b520:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b522:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800b526:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b528:	6054      	str	r4, [r2, #4]
			return;
 800b52a:	e7ef      	b.n	800b50c <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b52c:	2300      	movs	r3, #0
 800b52e:	9404      	str	r4, [sp, #16]
 800b530:	9505      	str	r5, [sp, #20]
 800b532:	9d02      	ldr	r5, [sp, #8]
 800b534:	461c      	mov	r4, r3
 800b536:	e7cc      	b.n	800b4d2 <register_events+0x13a>
 800b538:	9c04      	ldr	r4, [sp, #16]
 800b53a:	9d05      	ldr	r5, [sp, #20]
 800b53c:	e001      	b.n	800b542 <register_events+0x1aa>
 800b53e:	9c04      	ldr	r4, [sp, #16]
 800b540:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800b542:	9a02      	ldr	r2, [sp, #8]
 800b544:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b546:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b54a:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b54c:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b54e:	6054      	str	r4, [r2, #4]
}
 800b550:	e7dc      	b.n	800b50c <register_events+0x174>
 800b552:	9c04      	ldr	r4, [sp, #16]
 800b554:	9d05      	ldr	r5, [sp, #20]
 800b556:	e7f4      	b.n	800b542 <register_events+0x1aa>
		add_event(&event->queue->poll_events, event, poller);
 800b558:	6923      	ldr	r3, [r4, #16]
 800b55a:	9304      	str	r3, [sp, #16]
 800b55c:	f103 0214 	add.w	r2, r3, #20
 800b560:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800b562:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800b564:	429a      	cmp	r2, r3
 800b566:	d02d      	beq.n	800b5c4 <register_events+0x22c>
 800b568:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800b56a:	b35b      	cbz	r3, 800b5c4 <register_events+0x22c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800b56c:	6898      	ldr	r0, [r3, #8]
 800b56e:	f004 f80f 	bl	800f590 <poller_thread>
 800b572:	9005      	str	r0, [sp, #20]
 800b574:	4658      	mov	r0, fp
 800b576:	f004 f80b 	bl	800f590 <poller_thread>
 800b57a:	4601      	mov	r1, r0
 800b57c:	9003      	str	r0, [sp, #12]
 800b57e:	9805      	ldr	r0, [sp, #20]
 800b580:	f003 fdd8 	bl	800f134 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800b584:	2800      	cmp	r0, #0
 800b586:	dc1d      	bgt.n	800b5c4 <register_events+0x22c>
	return list->head == list;
 800b588:	9b04      	ldr	r3, [sp, #16]
 800b58a:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b58c:	9a02      	ldr	r2, [sp, #8]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d02a      	beq.n	800b5e8 <register_events+0x250>
 800b592:	9404      	str	r4, [sp, #16]
 800b594:	9505      	str	r5, [sp, #20]
 800b596:	9d02      	ldr	r5, [sp, #8]
 800b598:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b59a:	2c00      	cmp	r4, #0
 800b59c:	d02a      	beq.n	800b5f4 <register_events+0x25c>
		if (z_sched_prio_cmp(poller_thread(poller),
 800b59e:	68a0      	ldr	r0, [r4, #8]
 800b5a0:	f003 fff6 	bl	800f590 <poller_thread>
 800b5a4:	4601      	mov	r1, r0
 800b5a6:	9803      	ldr	r0, [sp, #12]
 800b5a8:	f003 fdc4 	bl	800f134 <z_sched_prio_cmp>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	dc11      	bgt.n	800b5d4 <register_events+0x23c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b5b0:	b31c      	cbz	r4, 800b5fa <register_events+0x262>
	return (node == list->tail) ? NULL : node->next;
 800b5b2:	686b      	ldr	r3, [r5, #4]
 800b5b4:	429c      	cmp	r4, r3
 800b5b6:	d02a      	beq.n	800b60e <register_events+0x276>
 800b5b8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b5ba:	2c00      	cmp	r4, #0
 800b5bc:	d1ed      	bne.n	800b59a <register_events+0x202>
 800b5be:	9c04      	ldr	r4, [sp, #16]
 800b5c0:	9d05      	ldr	r5, [sp, #20]
 800b5c2:	e01c      	b.n	800b5fe <register_events+0x266>
	sys_dnode_t *const tail = list->tail;
 800b5c4:	9a02      	ldr	r2, [sp, #8]
 800b5c6:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b5c8:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b5cc:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b5ce:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b5d0:	6054      	str	r4, [r2, #4]
		return;
 800b5d2:	e79b      	b.n	800b50c <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800b5d4:	9d05      	ldr	r5, [sp, #20]
 800b5d6:	4622      	mov	r2, r4
 800b5d8:	9c04      	ldr	r4, [sp, #16]
 800b5da:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800b5dc:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b5de:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800b5e2:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b5e4:	6054      	str	r4, [r2, #4]
			return;
 800b5e6:	e791      	b.n	800b50c <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	9404      	str	r4, [sp, #16]
 800b5ec:	9505      	str	r5, [sp, #20]
 800b5ee:	9d02      	ldr	r5, [sp, #8]
 800b5f0:	461c      	mov	r4, r3
 800b5f2:	e7d2      	b.n	800b59a <register_events+0x202>
 800b5f4:	9c04      	ldr	r4, [sp, #16]
 800b5f6:	9d05      	ldr	r5, [sp, #20]
 800b5f8:	e001      	b.n	800b5fe <register_events+0x266>
 800b5fa:	9c04      	ldr	r4, [sp, #16]
 800b5fc:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800b5fe:	9a02      	ldr	r2, [sp, #8]
 800b600:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b602:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b606:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b608:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b60a:	6054      	str	r4, [r2, #4]
}
 800b60c:	e77e      	b.n	800b50c <register_events+0x174>
 800b60e:	9c04      	ldr	r4, [sp, #16]
 800b610:	9d05      	ldr	r5, [sp, #20]
 800b612:	e7f4      	b.n	800b5fe <register_events+0x266>
		add_event(&event->signal->poll_events, event, poller);
 800b614:	6922      	ldr	r2, [r4, #16]
 800b616:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800b618:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d02c      	beq.n	800b678 <register_events+0x2e0>
 800b61e:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800b620:	b353      	cbz	r3, 800b678 <register_events+0x2e0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800b622:	6898      	ldr	r0, [r3, #8]
 800b624:	f003 ffb4 	bl	800f590 <poller_thread>
 800b628:	9004      	str	r0, [sp, #16]
 800b62a:	4658      	mov	r0, fp
 800b62c:	f003 ffb0 	bl	800f590 <poller_thread>
 800b630:	4601      	mov	r1, r0
 800b632:	9003      	str	r0, [sp, #12]
 800b634:	9804      	ldr	r0, [sp, #16]
 800b636:	f003 fd7d 	bl	800f134 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800b63a:	2800      	cmp	r0, #0
 800b63c:	dc1c      	bgt.n	800b678 <register_events+0x2e0>
	return list->head == list;
 800b63e:	9b02      	ldr	r3, [sp, #8]
 800b640:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b642:	4293      	cmp	r3, r2
 800b644:	d02a      	beq.n	800b69c <register_events+0x304>
 800b646:	9404      	str	r4, [sp, #16]
 800b648:	9505      	str	r5, [sp, #20]
 800b64a:	9d02      	ldr	r5, [sp, #8]
 800b64c:	4614      	mov	r4, r2
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b64e:	2c00      	cmp	r4, #0
 800b650:	d02a      	beq.n	800b6a8 <register_events+0x310>
		if (z_sched_prio_cmp(poller_thread(poller),
 800b652:	68a0      	ldr	r0, [r4, #8]
 800b654:	f003 ff9c 	bl	800f590 <poller_thread>
 800b658:	4601      	mov	r1, r0
 800b65a:	9803      	ldr	r0, [sp, #12]
 800b65c:	f003 fd6a 	bl	800f134 <z_sched_prio_cmp>
 800b660:	2800      	cmp	r0, #0
 800b662:	dc11      	bgt.n	800b688 <register_events+0x2f0>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b664:	b31c      	cbz	r4, 800b6ae <register_events+0x316>
	return (node == list->tail) ? NULL : node->next;
 800b666:	686b      	ldr	r3, [r5, #4]
 800b668:	429c      	cmp	r4, r3
 800b66a:	d02a      	beq.n	800b6c2 <register_events+0x32a>
 800b66c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b66e:	2c00      	cmp	r4, #0
 800b670:	d1ed      	bne.n	800b64e <register_events+0x2b6>
 800b672:	9c04      	ldr	r4, [sp, #16]
 800b674:	9d05      	ldr	r5, [sp, #20]
 800b676:	e01c      	b.n	800b6b2 <register_events+0x31a>
	sys_dnode_t *const tail = list->tail;
 800b678:	9a02      	ldr	r2, [sp, #8]
 800b67a:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b67c:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b680:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b682:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b684:	6054      	str	r4, [r2, #4]
		return;
 800b686:	e741      	b.n	800b50c <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800b688:	9d05      	ldr	r5, [sp, #20]
 800b68a:	4622      	mov	r2, r4
 800b68c:	9c04      	ldr	r4, [sp, #16]
 800b68e:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800b690:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b692:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800b696:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b698:	6054      	str	r4, [r2, #4]
			return;
 800b69a:	e737      	b.n	800b50c <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b69c:	2300      	movs	r3, #0
 800b69e:	9404      	str	r4, [sp, #16]
 800b6a0:	9505      	str	r5, [sp, #20]
 800b6a2:	9d02      	ldr	r5, [sp, #8]
 800b6a4:	461c      	mov	r4, r3
 800b6a6:	e7d2      	b.n	800b64e <register_events+0x2b6>
 800b6a8:	9c04      	ldr	r4, [sp, #16]
 800b6aa:	9d05      	ldr	r5, [sp, #20]
 800b6ac:	e001      	b.n	800b6b2 <register_events+0x31a>
 800b6ae:	9c04      	ldr	r4, [sp, #16]
 800b6b0:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800b6b2:	9a02      	ldr	r2, [sp, #8]
 800b6b4:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b6b6:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b6ba:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b6bc:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b6be:	6054      	str	r4, [r2, #4]
}
 800b6c0:	e724      	b.n	800b50c <register_events+0x174>
 800b6c2:	9c04      	ldr	r4, [sp, #16]
 800b6c4:	9d05      	ldr	r5, [sp, #20]
 800b6c6:	e7f4      	b.n	800b6b2 <register_events+0x31a>
		add_event(&event->msgq->poll_events, event, poller);
 800b6c8:	6923      	ldr	r3, [r4, #16]
 800b6ca:	9304      	str	r3, [sp, #16]
 800b6cc:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b6d0:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800b6d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d02d      	beq.n	800b734 <register_events+0x39c>
 800b6d8:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800b6da:	b35b      	cbz	r3, 800b734 <register_events+0x39c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800b6dc:	6898      	ldr	r0, [r3, #8]
 800b6de:	f003 ff57 	bl	800f590 <poller_thread>
 800b6e2:	9005      	str	r0, [sp, #20]
 800b6e4:	4658      	mov	r0, fp
 800b6e6:	f003 ff53 	bl	800f590 <poller_thread>
 800b6ea:	4601      	mov	r1, r0
 800b6ec:	9003      	str	r0, [sp, #12]
 800b6ee:	9805      	ldr	r0, [sp, #20]
 800b6f0:	f003 fd20 	bl	800f134 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	dc1d      	bgt.n	800b734 <register_events+0x39c>
	return list->head == list;
 800b6f8:	9b04      	ldr	r3, [sp, #16]
 800b6fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800b6fc:	9a02      	ldr	r2, [sp, #8]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d02a      	beq.n	800b758 <register_events+0x3c0>
 800b702:	9404      	str	r4, [sp, #16]
 800b704:	9505      	str	r5, [sp, #20]
 800b706:	9d02      	ldr	r5, [sp, #8]
 800b708:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b70a:	2c00      	cmp	r4, #0
 800b70c:	d02a      	beq.n	800b764 <register_events+0x3cc>
		if (z_sched_prio_cmp(poller_thread(poller),
 800b70e:	68a0      	ldr	r0, [r4, #8]
 800b710:	f003 ff3e 	bl	800f590 <poller_thread>
 800b714:	4601      	mov	r1, r0
 800b716:	9803      	ldr	r0, [sp, #12]
 800b718:	f003 fd0c 	bl	800f134 <z_sched_prio_cmp>
 800b71c:	2800      	cmp	r0, #0
 800b71e:	dc11      	bgt.n	800b744 <register_events+0x3ac>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800b720:	b31c      	cbz	r4, 800b76a <register_events+0x3d2>
	return (node == list->tail) ? NULL : node->next;
 800b722:	686b      	ldr	r3, [r5, #4]
 800b724:	429c      	cmp	r4, r3
 800b726:	d02a      	beq.n	800b77e <register_events+0x3e6>
 800b728:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b72a:	2c00      	cmp	r4, #0
 800b72c:	d1ed      	bne.n	800b70a <register_events+0x372>
 800b72e:	9c04      	ldr	r4, [sp, #16]
 800b730:	9d05      	ldr	r5, [sp, #20]
 800b732:	e01c      	b.n	800b76e <register_events+0x3d6>
	sys_dnode_t *const tail = list->tail;
 800b734:	9a02      	ldr	r2, [sp, #8]
 800b736:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b738:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b73c:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b73e:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b740:	6054      	str	r4, [r2, #4]
		return;
 800b742:	e6e3      	b.n	800b50c <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800b744:	9d05      	ldr	r5, [sp, #20]
 800b746:	4622      	mov	r2, r4
 800b748:	9c04      	ldr	r4, [sp, #16]
 800b74a:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800b74c:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800b74e:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800b752:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800b754:	6054      	str	r4, [r2, #4]
			return;
 800b756:	e6d9      	b.n	800b50c <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800b758:	2300      	movs	r3, #0
 800b75a:	9404      	str	r4, [sp, #16]
 800b75c:	9505      	str	r5, [sp, #20]
 800b75e:	9d02      	ldr	r5, [sp, #8]
 800b760:	461c      	mov	r4, r3
 800b762:	e7d2      	b.n	800b70a <register_events+0x372>
 800b764:	9c04      	ldr	r4, [sp, #16]
 800b766:	9d05      	ldr	r5, [sp, #20]
 800b768:	e001      	b.n	800b76e <register_events+0x3d6>
 800b76a:	9c04      	ldr	r4, [sp, #16]
 800b76c:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800b76e:	9a02      	ldr	r2, [sp, #8]
 800b770:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800b772:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800b776:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800b778:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800b77a:	6054      	str	r4, [r2, #4]
}
 800b77c:	e6c6      	b.n	800b50c <register_events+0x174>
 800b77e:	9c04      	ldr	r4, [sp, #16]
 800b780:	9d05      	ldr	r5, [sp, #20]
 800b782:	e7f4      	b.n	800b76e <register_events+0x3d6>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
 800b784:	9801      	ldr	r0, [sp, #4]
 800b786:	b007      	add	sp, #28
 800b788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b78c <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
 800b78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b790:	b082      	sub	sp, #8
 800b792:	4605      	mov	r5, r0
 800b794:	4690      	mov	r8, r2
 800b796:	461f      	mov	r7, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
 800b798:	4b4f      	ldr	r3, [pc, #316]	; (800b8d8 <z_impl_k_poll+0x14c>)
 800b79a:	689e      	ldr	r6, [r3, #8]

	poller->is_polling = true;
 800b79c:	2301      	movs	r3, #1
 800b79e:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60
	poller->mode = MODE_POLL;
 800b7a2:	f886 3061 	strb.w	r3, [r6, #97]	; 0x61
	__ASSERT(events != NULL, "NULL events\n");
	__ASSERT(num_events >= 0, "<0 events\n");

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
 800b7a6:	ea57 0302 	orrs.w	r3, r7, r2
 800b7aa:	bf0c      	ite	eq
 800b7ac:	2301      	moveq	r3, #1
 800b7ae:	2300      	movne	r3, #0
 800b7b0:	f106 0260 	add.w	r2, r6, #96	; 0x60
 800b7b4:	f7ff fdf0 	bl	800b398 <register_events>
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	f04f 0310 	mov.w	r3, #16
 800b7be:	f3ef 8111 	mrs	r1, BASEPRI
 800b7c2:	f383 8812 	msr	BASEPRI_MAX, r3
 800b7c6:	f3bf 8f6f 	isb	sy
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
 800b7ca:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
 800b7ce:	b1b3      	cbz	r3, 800b7fe <z_impl_k_poll+0x72>
		SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, 0);

		return 0;
	}

	poller->is_polling = false;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800b7d6:	ea57 0308 	orrs.w	r3, r7, r8
 800b7da:	d043      	beq.n	800b864 <z_impl_k_poll+0xd8>
		return -EAGAIN;
	}

	static _wait_q_t wait_q = Z_WAIT_Q_INIT(&wait_q);

	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
 800b7dc:	f8cd 8000 	str.w	r8, [sp]
 800b7e0:	9701      	str	r7, [sp, #4]
 800b7e2:	4a3e      	ldr	r2, [pc, #248]	; (800b8dc <z_impl_k_poll+0x150>)
 800b7e4:	483e      	ldr	r0, [pc, #248]	; (800b8e0 <z_impl_k_poll+0x154>)
 800b7e6:	f7ff f97f 	bl	800aae8 <z_pend_curr>
 800b7ea:	f04f 0310 	mov.w	r3, #16
 800b7ee:	f3ef 8611 	mrs	r6, BASEPRI
 800b7f2:	f383 8812 	msr	BASEPRI_MAX, r3
 800b7f6:	f3bf 8f6f 	isb	sy
 800b7fa:	46b4      	mov	ip, r6
	while (num_events--) {
 800b7fc:	e04c      	b.n	800b898 <z_impl_k_poll+0x10c>
		clear_event_registrations(events, events_registered, key);
 800b7fe:	460e      	mov	r6, r1
	while (num_events--) {
 800b800:	e00c      	b.n	800b81c <z_impl_k_poll+0x90>
	__asm__ volatile(
 800b802:	f386 8811 	msr	BASEPRI, r6
 800b806:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800b80a:	f04f 0310 	mov.w	r3, #16
 800b80e:	f3ef 8611 	mrs	r6, BASEPRI
 800b812:	f383 8812 	msr	BASEPRI_MAX, r3
 800b816:	f3bf 8f6f 	isb	sy
 800b81a:	4604      	mov	r4, r0
 800b81c:	1e60      	subs	r0, r4, #1
 800b81e:	b1dc      	cbz	r4, 800b858 <z_impl_k_poll+0xcc>
		clear_event_registration(&events[num_events]);
 800b820:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800b824:	009f      	lsls	r7, r3, #2
 800b826:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800b82a:	2200      	movs	r2, #0
 800b82c:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800b82e:	7b5a      	ldrb	r2, [r3, #13]
 800b830:	f002 021f 	and.w	r2, r2, #31
 800b834:	2a08      	cmp	r2, #8
 800b836:	d8e4      	bhi.n	800b802 <z_impl_k_poll+0x76>
 800b838:	2401      	movs	r4, #1
 800b83a:	fa04 f202 	lsl.w	r2, r4, r2
 800b83e:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800b842:	d0de      	beq.n	800b802 <z_impl_k_poll+0x76>
	return node->next != NULL;
 800b844:	59ea      	ldr	r2, [r5, r7]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800b846:	2a00      	cmp	r2, #0
 800b848:	d0db      	beq.n	800b802 <z_impl_k_poll+0x76>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800b84a:	685c      	ldr	r4, [r3, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800b84c:	6022      	str	r2, [r4, #0]
	next->prev = prev;
 800b84e:	6054      	str	r4, [r2, #4]
	node->next = NULL;
 800b850:	2200      	movs	r2, #0
 800b852:	51ea      	str	r2, [r5, r7]
	node->prev = NULL;
 800b854:	605a      	str	r2, [r3, #4]
	sys_dnode_init(node);
}
 800b856:	e7d4      	b.n	800b802 <z_impl_k_poll+0x76>
	__asm__ volatile(
 800b858:	f381 8811 	msr	BASEPRI, r1
 800b85c:	f3bf 8f6f 	isb	sy
		return 0;
 800b860:	4620      	mov	r0, r4
 800b862:	e036      	b.n	800b8d2 <z_impl_k_poll+0x146>
 800b864:	f381 8811 	msr	BASEPRI, r1
 800b868:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
 800b86c:	f06f 000a 	mvn.w	r0, #10
 800b870:	e02f      	b.n	800b8d2 <z_impl_k_poll+0x146>
	sys_dnode_t *const prev = node->prev;
 800b872:	6859      	ldr	r1, [r3, #4]
	prev->next = next;
 800b874:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800b876:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800b878:	2200      	movs	r2, #0
 800b87a:	512a      	str	r2, [r5, r4]
	node->prev = NULL;
 800b87c:	605a      	str	r2, [r3, #4]
 800b87e:	f38c 8811 	msr	BASEPRI, ip
 800b882:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800b886:	f04f 0310 	mov.w	r3, #16
 800b88a:	f3ef 8c11 	mrs	ip, BASEPRI
 800b88e:	f383 8812 	msr	BASEPRI_MAX, r3
 800b892:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800b896:	4674      	mov	r4, lr
 800b898:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
 800b89c:	b1ac      	cbz	r4, 800b8ca <z_impl_k_poll+0x13e>
		clear_event_registration(&events[num_events]);
 800b89e:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 800b8a2:	009c      	lsls	r4, r3, #2
 800b8a4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800b8ac:	7b5a      	ldrb	r2, [r3, #13]
 800b8ae:	f002 021f 	and.w	r2, r2, #31
 800b8b2:	2a08      	cmp	r2, #8
 800b8b4:	d8e3      	bhi.n	800b87e <z_impl_k_poll+0xf2>
 800b8b6:	2101      	movs	r1, #1
 800b8b8:	fa01 f202 	lsl.w	r2, r1, r2
 800b8bc:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800b8c0:	d0dd      	beq.n	800b87e <z_impl_k_poll+0xf2>
	return node->next != NULL;
 800b8c2:	592a      	ldr	r2, [r5, r4]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800b8c4:	2a00      	cmp	r2, #0
 800b8c6:	d1d4      	bne.n	800b872 <z_impl_k_poll+0xe6>
 800b8c8:	e7d9      	b.n	800b87e <z_impl_k_poll+0xf2>
	__asm__ volatile(
 800b8ca:	f386 8811 	msr	BASEPRI, r6
 800b8ce:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
 800b8d2:	b002      	add	sp, #8
 800b8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8d8:	20001320 	.word	0x20001320
 800b8dc:	2000036c 	.word	0x2000036c
 800b8e0:	2000136c 	.word	0x2000136c

0800b8e4 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
 800b8e4:	b538      	push	{r3, r4, r5, lr}
 800b8e6:	4603      	mov	r3, r0
	__asm__ volatile(
 800b8e8:	f04f 0210 	mov.w	r2, #16
 800b8ec:	f3ef 8511 	mrs	r5, BASEPRI
 800b8f0:	f382 8812 	msr	BASEPRI_MAX, r2
 800b8f4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
 800b8f8:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	6082      	str	r2, [r0, #8]
	return list->head == list;
 800b8fe:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
 800b900:	4283      	cmp	r3, r0
 800b902:	d011      	beq.n	800b928 <z_impl_k_poll_signal_raise+0x44>
	sys_dnode_t *const prev = node->prev;
 800b904:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800b906:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800b908:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800b90a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800b90c:	2300      	movs	r3, #0
 800b90e:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800b910:	6043      	str	r3, [r0, #4]

	poll_event = (struct k_poll_event *)sys_dlist_get(&sig->poll_events);
	if (poll_event == NULL) {
 800b912:	b148      	cbz	r0, 800b928 <z_impl_k_poll_signal_raise+0x44>
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800b914:	2101      	movs	r1, #1
 800b916:	f003 fe87 	bl	800f628 <signal_poll_event>
 800b91a:	4604      	mov	r4, r0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
 800b91c:	4629      	mov	r1, r5
 800b91e:	4805      	ldr	r0, [pc, #20]	; (800b934 <z_impl_k_poll_signal_raise+0x50>)
 800b920:	f7fe ff72 	bl	800a808 <z_reschedule>
	return rc;
}
 800b924:	4620      	mov	r0, r4
 800b926:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800b928:	f385 8811 	msr	BASEPRI, r5
 800b92c:	f3bf 8f6f 	isb	sy
		return 0;
 800b930:	2400      	movs	r4, #0
 800b932:	e7f7      	b.n	800b924 <z_impl_k_poll_signal_raise+0x40>
 800b934:	2000136c 	.word	0x2000136c

0800b938 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
 800b938:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 800b93a:	4a03      	ldr	r2, [pc, #12]	; (800b948 <boot_banner+0x10>)
 800b93c:	4903      	ldr	r1, [pc, #12]	; (800b94c <boot_banner+0x14>)
 800b93e:	4804      	ldr	r0, [pc, #16]	; (800b950 <boot_banner+0x18>)
 800b940:	f001 fc01 	bl	800d146 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
 800b944:	bd08      	pop	{r3, pc}
 800b946:	bf00      	nop
 800b948:	08010c2c 	.word	0x08010c2c
 800b94c:	08011840 	.word	0x08011840
 800b950:	08011860 	.word	0x08011860

0800b954 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
 800b954:	b510      	push	{r4, lr}
 800b956:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
 800b958:	4b08      	ldr	r3, [pc, #32]	; (800b97c <k_sys_work_q_init+0x28>)
 800b95a:	9302      	str	r3, [sp, #8]
 800b95c:	2400      	movs	r4, #0
 800b95e:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
 800b962:	ab02      	add	r3, sp, #8
 800b964:	9300      	str	r3, [sp, #0]
 800b966:	4623      	mov	r3, r4
 800b968:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b96c:	4904      	ldr	r1, [pc, #16]	; (800b980 <k_sys_work_q_init+0x2c>)
 800b96e:	4805      	ldr	r0, [pc, #20]	; (800b984 <k_sys_work_q_init+0x30>)
 800b970:	f7fe feb0 	bl	800a6d4 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
 800b974:	4620      	mov	r0, r4
 800b976:	b004      	add	sp, #16
 800b978:	bd10      	pop	{r4, pc}
 800b97a:	bf00      	nop
 800b97c:	08011888 	.word	0x08011888
 800b980:	20003060 	.word	0x20003060
 800b984:	20000bc8 	.word	0x20000bc8

0800b988 <malloc>:
 800b988:	4b02      	ldr	r3, [pc, #8]	; (800b994 <malloc+0xc>)
 800b98a:	4601      	mov	r1, r0
 800b98c:	6818      	ldr	r0, [r3, #0]
 800b98e:	f000 b84d 	b.w	800ba2c <_malloc_r>
 800b992:	bf00      	nop
 800b994:	20000374 	.word	0x20000374

0800b998 <_free_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	4605      	mov	r5, r0
 800b99c:	2900      	cmp	r1, #0
 800b99e:	d041      	beq.n	800ba24 <_free_r+0x8c>
 800b9a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9a4:	1f0c      	subs	r4, r1, #4
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	bfb8      	it	lt
 800b9aa:	18e4      	addlt	r4, r4, r3
 800b9ac:	f000 fbfc 	bl	800c1a8 <__malloc_lock>
 800b9b0:	4a1d      	ldr	r2, [pc, #116]	; (800ba28 <_free_r+0x90>)
 800b9b2:	6813      	ldr	r3, [r2, #0]
 800b9b4:	b933      	cbnz	r3, 800b9c4 <_free_r+0x2c>
 800b9b6:	6063      	str	r3, [r4, #4]
 800b9b8:	6014      	str	r4, [r2, #0]
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9c0:	f000 bbf8 	b.w	800c1b4 <__malloc_unlock>
 800b9c4:	42a3      	cmp	r3, r4
 800b9c6:	d908      	bls.n	800b9da <_free_r+0x42>
 800b9c8:	6820      	ldr	r0, [r4, #0]
 800b9ca:	1821      	adds	r1, r4, r0
 800b9cc:	428b      	cmp	r3, r1
 800b9ce:	bf01      	itttt	eq
 800b9d0:	6819      	ldreq	r1, [r3, #0]
 800b9d2:	685b      	ldreq	r3, [r3, #4]
 800b9d4:	1809      	addeq	r1, r1, r0
 800b9d6:	6021      	streq	r1, [r4, #0]
 800b9d8:	e7ed      	b.n	800b9b6 <_free_r+0x1e>
 800b9da:	461a      	mov	r2, r3
 800b9dc:	685b      	ldr	r3, [r3, #4]
 800b9de:	b10b      	cbz	r3, 800b9e4 <_free_r+0x4c>
 800b9e0:	42a3      	cmp	r3, r4
 800b9e2:	d9fa      	bls.n	800b9da <_free_r+0x42>
 800b9e4:	6811      	ldr	r1, [r2, #0]
 800b9e6:	1850      	adds	r0, r2, r1
 800b9e8:	42a0      	cmp	r0, r4
 800b9ea:	d10b      	bne.n	800ba04 <_free_r+0x6c>
 800b9ec:	6820      	ldr	r0, [r4, #0]
 800b9ee:	4401      	add	r1, r0
 800b9f0:	1850      	adds	r0, r2, r1
 800b9f2:	4283      	cmp	r3, r0
 800b9f4:	6011      	str	r1, [r2, #0]
 800b9f6:	d1e0      	bne.n	800b9ba <_free_r+0x22>
 800b9f8:	6818      	ldr	r0, [r3, #0]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	6053      	str	r3, [r2, #4]
 800b9fe:	4401      	add	r1, r0
 800ba00:	6011      	str	r1, [r2, #0]
 800ba02:	e7da      	b.n	800b9ba <_free_r+0x22>
 800ba04:	d902      	bls.n	800ba0c <_free_r+0x74>
 800ba06:	230c      	movs	r3, #12
 800ba08:	602b      	str	r3, [r5, #0]
 800ba0a:	e7d6      	b.n	800b9ba <_free_r+0x22>
 800ba0c:	6820      	ldr	r0, [r4, #0]
 800ba0e:	1821      	adds	r1, r4, r0
 800ba10:	428b      	cmp	r3, r1
 800ba12:	bf04      	itt	eq
 800ba14:	6819      	ldreq	r1, [r3, #0]
 800ba16:	685b      	ldreq	r3, [r3, #4]
 800ba18:	6063      	str	r3, [r4, #4]
 800ba1a:	bf04      	itt	eq
 800ba1c:	1809      	addeq	r1, r1, r0
 800ba1e:	6021      	streq	r1, [r4, #0]
 800ba20:	6054      	str	r4, [r2, #4]
 800ba22:	e7ca      	b.n	800b9ba <_free_r+0x22>
 800ba24:	bd38      	pop	{r3, r4, r5, pc}
 800ba26:	bf00      	nop
 800ba28:	20001370 	.word	0x20001370

0800ba2c <_malloc_r>:
 800ba2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2e:	1ccd      	adds	r5, r1, #3
 800ba30:	f025 0503 	bic.w	r5, r5, #3
 800ba34:	3508      	adds	r5, #8
 800ba36:	2d0c      	cmp	r5, #12
 800ba38:	bf38      	it	cc
 800ba3a:	250c      	movcc	r5, #12
 800ba3c:	2d00      	cmp	r5, #0
 800ba3e:	4606      	mov	r6, r0
 800ba40:	db01      	blt.n	800ba46 <_malloc_r+0x1a>
 800ba42:	42a9      	cmp	r1, r5
 800ba44:	d903      	bls.n	800ba4e <_malloc_r+0x22>
 800ba46:	230c      	movs	r3, #12
 800ba48:	6033      	str	r3, [r6, #0]
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba4e:	f000 fbab 	bl	800c1a8 <__malloc_lock>
 800ba52:	4921      	ldr	r1, [pc, #132]	; (800bad8 <_malloc_r+0xac>)
 800ba54:	680a      	ldr	r2, [r1, #0]
 800ba56:	4614      	mov	r4, r2
 800ba58:	b99c      	cbnz	r4, 800ba82 <_malloc_r+0x56>
 800ba5a:	4f20      	ldr	r7, [pc, #128]	; (800badc <_malloc_r+0xb0>)
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	b923      	cbnz	r3, 800ba6a <_malloc_r+0x3e>
 800ba60:	4621      	mov	r1, r4
 800ba62:	4630      	mov	r0, r6
 800ba64:	f000 fb8c 	bl	800c180 <_sbrk_r>
 800ba68:	6038      	str	r0, [r7, #0]
 800ba6a:	4629      	mov	r1, r5
 800ba6c:	4630      	mov	r0, r6
 800ba6e:	f000 fb87 	bl	800c180 <_sbrk_r>
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d123      	bne.n	800babe <_malloc_r+0x92>
 800ba76:	230c      	movs	r3, #12
 800ba78:	6033      	str	r3, [r6, #0]
 800ba7a:	4630      	mov	r0, r6
 800ba7c:	f000 fb9a 	bl	800c1b4 <__malloc_unlock>
 800ba80:	e7e3      	b.n	800ba4a <_malloc_r+0x1e>
 800ba82:	6823      	ldr	r3, [r4, #0]
 800ba84:	1b5b      	subs	r3, r3, r5
 800ba86:	d417      	bmi.n	800bab8 <_malloc_r+0x8c>
 800ba88:	2b0b      	cmp	r3, #11
 800ba8a:	d903      	bls.n	800ba94 <_malloc_r+0x68>
 800ba8c:	6023      	str	r3, [r4, #0]
 800ba8e:	441c      	add	r4, r3
 800ba90:	6025      	str	r5, [r4, #0]
 800ba92:	e004      	b.n	800ba9e <_malloc_r+0x72>
 800ba94:	6863      	ldr	r3, [r4, #4]
 800ba96:	42a2      	cmp	r2, r4
 800ba98:	bf0c      	ite	eq
 800ba9a:	600b      	streq	r3, [r1, #0]
 800ba9c:	6053      	strne	r3, [r2, #4]
 800ba9e:	4630      	mov	r0, r6
 800baa0:	f000 fb88 	bl	800c1b4 <__malloc_unlock>
 800baa4:	f104 000b 	add.w	r0, r4, #11
 800baa8:	1d23      	adds	r3, r4, #4
 800baaa:	f020 0007 	bic.w	r0, r0, #7
 800baae:	1ac2      	subs	r2, r0, r3
 800bab0:	d0cc      	beq.n	800ba4c <_malloc_r+0x20>
 800bab2:	1a1b      	subs	r3, r3, r0
 800bab4:	50a3      	str	r3, [r4, r2]
 800bab6:	e7c9      	b.n	800ba4c <_malloc_r+0x20>
 800bab8:	4622      	mov	r2, r4
 800baba:	6864      	ldr	r4, [r4, #4]
 800babc:	e7cc      	b.n	800ba58 <_malloc_r+0x2c>
 800babe:	1cc4      	adds	r4, r0, #3
 800bac0:	f024 0403 	bic.w	r4, r4, #3
 800bac4:	42a0      	cmp	r0, r4
 800bac6:	d0e3      	beq.n	800ba90 <_malloc_r+0x64>
 800bac8:	1a21      	subs	r1, r4, r0
 800baca:	4630      	mov	r0, r6
 800bacc:	f000 fb58 	bl	800c180 <_sbrk_r>
 800bad0:	3001      	adds	r0, #1
 800bad2:	d1dd      	bne.n	800ba90 <_malloc_r+0x64>
 800bad4:	e7cf      	b.n	800ba76 <_malloc_r+0x4a>
 800bad6:	bf00      	nop
 800bad8:	20001370 	.word	0x20001370
 800badc:	20001374 	.word	0x20001374

0800bae0 <_printf_float>:
 800bae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae4:	b091      	sub	sp, #68	; 0x44
 800bae6:	460c      	mov	r4, r1
 800bae8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800baec:	4616      	mov	r6, r2
 800baee:	461f      	mov	r7, r3
 800baf0:	4605      	mov	r5, r0
 800baf2:	f000 fb55 	bl	800c1a0 <_localeconv_r>
 800baf6:	6803      	ldr	r3, [r0, #0]
 800baf8:	9309      	str	r3, [sp, #36]	; 0x24
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7f5 f9ab 	bl	8000e56 <strlen>
 800bb00:	2300      	movs	r3, #0
 800bb02:	930e      	str	r3, [sp, #56]	; 0x38
 800bb04:	f8d8 3000 	ldr.w	r3, [r8]
 800bb08:	900a      	str	r0, [sp, #40]	; 0x28
 800bb0a:	3307      	adds	r3, #7
 800bb0c:	f023 0307 	bic.w	r3, r3, #7
 800bb10:	f103 0208 	add.w	r2, r3, #8
 800bb14:	f894 9018 	ldrb.w	r9, [r4, #24]
 800bb18:	f8d4 b000 	ldr.w	fp, [r4]
 800bb1c:	f8c8 2000 	str.w	r2, [r8]
 800bb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb24:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bb28:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800bb2c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800bb30:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb34:	4b9c      	ldr	r3, [pc, #624]	; (800bda8 <_printf_float+0x2c8>)
 800bb36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	f7f4 fff0 	bl	8000b20 <__aeabi_dcmpun>
 800bb40:	bb70      	cbnz	r0, 800bba0 <_printf_float+0xc0>
 800bb42:	4b99      	ldr	r3, [pc, #612]	; (800bda8 <_printf_float+0x2c8>)
 800bb44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	f7f4 ffca 	bl	8000ae4 <__aeabi_dcmple>
 800bb50:	bb30      	cbnz	r0, 800bba0 <_printf_float+0xc0>
 800bb52:	2200      	movs	r2, #0
 800bb54:	2300      	movs	r3, #0
 800bb56:	4640      	mov	r0, r8
 800bb58:	4651      	mov	r1, sl
 800bb5a:	f7f4 ffb9 	bl	8000ad0 <__aeabi_dcmplt>
 800bb5e:	b110      	cbz	r0, 800bb66 <_printf_float+0x86>
 800bb60:	232d      	movs	r3, #45	; 0x2d
 800bb62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb66:	4b91      	ldr	r3, [pc, #580]	; (800bdac <_printf_float+0x2cc>)
 800bb68:	4891      	ldr	r0, [pc, #580]	; (800bdb0 <_printf_float+0x2d0>)
 800bb6a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800bb6e:	bf94      	ite	ls
 800bb70:	4698      	movls	r8, r3
 800bb72:	4680      	movhi	r8, r0
 800bb74:	2303      	movs	r3, #3
 800bb76:	6123      	str	r3, [r4, #16]
 800bb78:	f02b 0304 	bic.w	r3, fp, #4
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	f04f 0a00 	mov.w	sl, #0
 800bb82:	9700      	str	r7, [sp, #0]
 800bb84:	4633      	mov	r3, r6
 800bb86:	aa0f      	add	r2, sp, #60	; 0x3c
 800bb88:	4621      	mov	r1, r4
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	f003 fe32 	bl	800f7f4 <_printf_common>
 800bb90:	3001      	adds	r0, #1
 800bb92:	f040 808f 	bne.w	800bcb4 <_printf_float+0x1d4>
 800bb96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb9a:	b011      	add	sp, #68	; 0x44
 800bb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba0:	4642      	mov	r2, r8
 800bba2:	4653      	mov	r3, sl
 800bba4:	4640      	mov	r0, r8
 800bba6:	4651      	mov	r1, sl
 800bba8:	f7f4 ffba 	bl	8000b20 <__aeabi_dcmpun>
 800bbac:	b140      	cbz	r0, 800bbc0 <_printf_float+0xe0>
 800bbae:	f1ba 0f00 	cmp.w	sl, #0
 800bbb2:	bfbc      	itt	lt
 800bbb4:	232d      	movlt	r3, #45	; 0x2d
 800bbb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bbba:	487e      	ldr	r0, [pc, #504]	; (800bdb4 <_printf_float+0x2d4>)
 800bbbc:	4b7e      	ldr	r3, [pc, #504]	; (800bdb8 <_printf_float+0x2d8>)
 800bbbe:	e7d4      	b.n	800bb6a <_printf_float+0x8a>
 800bbc0:	6863      	ldr	r3, [r4, #4]
 800bbc2:	1c5a      	adds	r2, r3, #1
 800bbc4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800bbc8:	d142      	bne.n	800bc50 <_printf_float+0x170>
 800bbca:	2306      	movs	r3, #6
 800bbcc:	6063      	str	r3, [r4, #4]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	9206      	str	r2, [sp, #24]
 800bbd2:	aa0e      	add	r2, sp, #56	; 0x38
 800bbd4:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800bbd8:	aa0d      	add	r2, sp, #52	; 0x34
 800bbda:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800bbde:	9203      	str	r2, [sp, #12]
 800bbe0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bbe4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bbe8:	6023      	str	r3, [r4, #0]
 800bbea:	6863      	ldr	r3, [r4, #4]
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	4642      	mov	r2, r8
 800bbf0:	4653      	mov	r3, sl
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	910b      	str	r1, [sp, #44]	; 0x2c
 800bbf6:	f003 fd5f 	bl	800f6b8 <__cvt>
 800bbfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bbfc:	2947      	cmp	r1, #71	; 0x47
 800bbfe:	4680      	mov	r8, r0
 800bc00:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bc02:	d108      	bne.n	800bc16 <_printf_float+0x136>
 800bc04:	1cc8      	adds	r0, r1, #3
 800bc06:	db02      	blt.n	800bc0e <_printf_float+0x12e>
 800bc08:	6863      	ldr	r3, [r4, #4]
 800bc0a:	4299      	cmp	r1, r3
 800bc0c:	dd40      	ble.n	800bc90 <_printf_float+0x1b0>
 800bc0e:	f1a9 0902 	sub.w	r9, r9, #2
 800bc12:	fa5f f989 	uxtb.w	r9, r9
 800bc16:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bc1a:	d81f      	bhi.n	800bc5c <_printf_float+0x17c>
 800bc1c:	3901      	subs	r1, #1
 800bc1e:	464a      	mov	r2, r9
 800bc20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bc24:	910d      	str	r1, [sp, #52]	; 0x34
 800bc26:	f003 fda7 	bl	800f778 <__exponent>
 800bc2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc2c:	1813      	adds	r3, r2, r0
 800bc2e:	2a01      	cmp	r2, #1
 800bc30:	4682      	mov	sl, r0
 800bc32:	6123      	str	r3, [r4, #16]
 800bc34:	dc02      	bgt.n	800bc3c <_printf_float+0x15c>
 800bc36:	6822      	ldr	r2, [r4, #0]
 800bc38:	07d2      	lsls	r2, r2, #31
 800bc3a:	d501      	bpl.n	800bc40 <_printf_float+0x160>
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	6123      	str	r3, [r4, #16]
 800bc40:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d09c      	beq.n	800bb82 <_printf_float+0xa2>
 800bc48:	232d      	movs	r3, #45	; 0x2d
 800bc4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc4e:	e798      	b.n	800bb82 <_printf_float+0xa2>
 800bc50:	2947      	cmp	r1, #71	; 0x47
 800bc52:	d1bc      	bne.n	800bbce <_printf_float+0xee>
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1ba      	bne.n	800bbce <_printf_float+0xee>
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e7b7      	b.n	800bbcc <_printf_float+0xec>
 800bc5c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bc60:	d118      	bne.n	800bc94 <_printf_float+0x1b4>
 800bc62:	2900      	cmp	r1, #0
 800bc64:	6863      	ldr	r3, [r4, #4]
 800bc66:	dd0b      	ble.n	800bc80 <_printf_float+0x1a0>
 800bc68:	6121      	str	r1, [r4, #16]
 800bc6a:	b913      	cbnz	r3, 800bc72 <_printf_float+0x192>
 800bc6c:	6822      	ldr	r2, [r4, #0]
 800bc6e:	07d0      	lsls	r0, r2, #31
 800bc70:	d502      	bpl.n	800bc78 <_printf_float+0x198>
 800bc72:	3301      	adds	r3, #1
 800bc74:	440b      	add	r3, r1
 800bc76:	6123      	str	r3, [r4, #16]
 800bc78:	65a1      	str	r1, [r4, #88]	; 0x58
 800bc7a:	f04f 0a00 	mov.w	sl, #0
 800bc7e:	e7df      	b.n	800bc40 <_printf_float+0x160>
 800bc80:	b913      	cbnz	r3, 800bc88 <_printf_float+0x1a8>
 800bc82:	6822      	ldr	r2, [r4, #0]
 800bc84:	07d2      	lsls	r2, r2, #31
 800bc86:	d501      	bpl.n	800bc8c <_printf_float+0x1ac>
 800bc88:	3302      	adds	r3, #2
 800bc8a:	e7f4      	b.n	800bc76 <_printf_float+0x196>
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e7f2      	b.n	800bc76 <_printf_float+0x196>
 800bc90:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bc94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc96:	4299      	cmp	r1, r3
 800bc98:	db05      	blt.n	800bca6 <_printf_float+0x1c6>
 800bc9a:	6823      	ldr	r3, [r4, #0]
 800bc9c:	6121      	str	r1, [r4, #16]
 800bc9e:	07d8      	lsls	r0, r3, #31
 800bca0:	d5ea      	bpl.n	800bc78 <_printf_float+0x198>
 800bca2:	1c4b      	adds	r3, r1, #1
 800bca4:	e7e7      	b.n	800bc76 <_printf_float+0x196>
 800bca6:	2900      	cmp	r1, #0
 800bca8:	bfd4      	ite	le
 800bcaa:	f1c1 0202 	rsble	r2, r1, #2
 800bcae:	2201      	movgt	r2, #1
 800bcb0:	4413      	add	r3, r2
 800bcb2:	e7e0      	b.n	800bc76 <_printf_float+0x196>
 800bcb4:	6823      	ldr	r3, [r4, #0]
 800bcb6:	055a      	lsls	r2, r3, #21
 800bcb8:	d407      	bmi.n	800bcca <_printf_float+0x1ea>
 800bcba:	6923      	ldr	r3, [r4, #16]
 800bcbc:	4642      	mov	r2, r8
 800bcbe:	4631      	mov	r1, r6
 800bcc0:	4628      	mov	r0, r5
 800bcc2:	47b8      	blx	r7
 800bcc4:	3001      	adds	r0, #1
 800bcc6:	d12b      	bne.n	800bd20 <_printf_float+0x240>
 800bcc8:	e765      	b.n	800bb96 <_printf_float+0xb6>
 800bcca:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bcce:	f240 80dc 	bls.w	800be8a <_printf_float+0x3aa>
 800bcd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	2300      	movs	r3, #0
 800bcda:	f7f4 feef 	bl	8000abc <__aeabi_dcmpeq>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d033      	beq.n	800bd4a <_printf_float+0x26a>
 800bce2:	4a36      	ldr	r2, [pc, #216]	; (800bdbc <_printf_float+0x2dc>)
 800bce4:	2301      	movs	r3, #1
 800bce6:	4631      	mov	r1, r6
 800bce8:	4628      	mov	r0, r5
 800bcea:	47b8      	blx	r7
 800bcec:	3001      	adds	r0, #1
 800bcee:	f43f af52 	beq.w	800bb96 <_printf_float+0xb6>
 800bcf2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	db02      	blt.n	800bd00 <_printf_float+0x220>
 800bcfa:	6823      	ldr	r3, [r4, #0]
 800bcfc:	07d8      	lsls	r0, r3, #31
 800bcfe:	d50f      	bpl.n	800bd20 <_printf_float+0x240>
 800bd00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bd04:	4631      	mov	r1, r6
 800bd06:	4628      	mov	r0, r5
 800bd08:	47b8      	blx	r7
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	f43f af43 	beq.w	800bb96 <_printf_float+0xb6>
 800bd10:	f04f 0800 	mov.w	r8, #0
 800bd14:	f104 091a 	add.w	r9, r4, #26
 800bd18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	4543      	cmp	r3, r8
 800bd1e:	dc09      	bgt.n	800bd34 <_printf_float+0x254>
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	079b      	lsls	r3, r3, #30
 800bd24:	f100 8101 	bmi.w	800bf2a <_printf_float+0x44a>
 800bd28:	68e0      	ldr	r0, [r4, #12]
 800bd2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd2c:	4298      	cmp	r0, r3
 800bd2e:	bfb8      	it	lt
 800bd30:	4618      	movlt	r0, r3
 800bd32:	e732      	b.n	800bb9a <_printf_float+0xba>
 800bd34:	2301      	movs	r3, #1
 800bd36:	464a      	mov	r2, r9
 800bd38:	4631      	mov	r1, r6
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	47b8      	blx	r7
 800bd3e:	3001      	adds	r0, #1
 800bd40:	f43f af29 	beq.w	800bb96 <_printf_float+0xb6>
 800bd44:	f108 0801 	add.w	r8, r8, #1
 800bd48:	e7e6      	b.n	800bd18 <_printf_float+0x238>
 800bd4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	dc37      	bgt.n	800bdc0 <_printf_float+0x2e0>
 800bd50:	4a1a      	ldr	r2, [pc, #104]	; (800bdbc <_printf_float+0x2dc>)
 800bd52:	2301      	movs	r3, #1
 800bd54:	4631      	mov	r1, r6
 800bd56:	4628      	mov	r0, r5
 800bd58:	47b8      	blx	r7
 800bd5a:	3001      	adds	r0, #1
 800bd5c:	f43f af1b 	beq.w	800bb96 <_printf_float+0xb6>
 800bd60:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bd64:	4313      	orrs	r3, r2
 800bd66:	d102      	bne.n	800bd6e <_printf_float+0x28e>
 800bd68:	6823      	ldr	r3, [r4, #0]
 800bd6a:	07d9      	lsls	r1, r3, #31
 800bd6c:	d5d8      	bpl.n	800bd20 <_printf_float+0x240>
 800bd6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bd72:	4631      	mov	r1, r6
 800bd74:	4628      	mov	r0, r5
 800bd76:	47b8      	blx	r7
 800bd78:	3001      	adds	r0, #1
 800bd7a:	f43f af0c 	beq.w	800bb96 <_printf_float+0xb6>
 800bd7e:	f04f 0900 	mov.w	r9, #0
 800bd82:	f104 0a1a 	add.w	sl, r4, #26
 800bd86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd88:	425b      	negs	r3, r3
 800bd8a:	454b      	cmp	r3, r9
 800bd8c:	dc01      	bgt.n	800bd92 <_printf_float+0x2b2>
 800bd8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd90:	e794      	b.n	800bcbc <_printf_float+0x1dc>
 800bd92:	2301      	movs	r3, #1
 800bd94:	4652      	mov	r2, sl
 800bd96:	4631      	mov	r1, r6
 800bd98:	4628      	mov	r0, r5
 800bd9a:	47b8      	blx	r7
 800bd9c:	3001      	adds	r0, #1
 800bd9e:	f43f aefa 	beq.w	800bb96 <_printf_float+0xb6>
 800bda2:	f109 0901 	add.w	r9, r9, #1
 800bda6:	e7ee      	b.n	800bd86 <_printf_float+0x2a6>
 800bda8:	7fefffff 	.word	0x7fefffff
 800bdac:	08011a05 	.word	0x08011a05
 800bdb0:	08011a09 	.word	0x08011a09
 800bdb4:	08011a11 	.word	0x08011a11
 800bdb8:	08011a0d 	.word	0x08011a0d
 800bdbc:	08011a15 	.word	0x08011a15
 800bdc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bdc4:	429a      	cmp	r2, r3
 800bdc6:	bfa8      	it	ge
 800bdc8:	461a      	movge	r2, r3
 800bdca:	2a00      	cmp	r2, #0
 800bdcc:	4691      	mov	r9, r2
 800bdce:	dc37      	bgt.n	800be40 <_printf_float+0x360>
 800bdd0:	f04f 0b00 	mov.w	fp, #0
 800bdd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdd8:	f104 021a 	add.w	r2, r4, #26
 800bddc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800bde0:	ebaa 0309 	sub.w	r3, sl, r9
 800bde4:	455b      	cmp	r3, fp
 800bde6:	dc33      	bgt.n	800be50 <_printf_float+0x370>
 800bde8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bdec:	429a      	cmp	r2, r3
 800bdee:	db3b      	blt.n	800be68 <_printf_float+0x388>
 800bdf0:	6823      	ldr	r3, [r4, #0]
 800bdf2:	07da      	lsls	r2, r3, #31
 800bdf4:	d438      	bmi.n	800be68 <_printf_float+0x388>
 800bdf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdf8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bdfa:	eba3 020a 	sub.w	r2, r3, sl
 800bdfe:	eba3 0901 	sub.w	r9, r3, r1
 800be02:	4591      	cmp	r9, r2
 800be04:	bfa8      	it	ge
 800be06:	4691      	movge	r9, r2
 800be08:	f1b9 0f00 	cmp.w	r9, #0
 800be0c:	dc34      	bgt.n	800be78 <_printf_float+0x398>
 800be0e:	f04f 0800 	mov.w	r8, #0
 800be12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be16:	f104 0a1a 	add.w	sl, r4, #26
 800be1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800be1e:	1a9b      	subs	r3, r3, r2
 800be20:	eba3 0309 	sub.w	r3, r3, r9
 800be24:	4543      	cmp	r3, r8
 800be26:	f77f af7b 	ble.w	800bd20 <_printf_float+0x240>
 800be2a:	2301      	movs	r3, #1
 800be2c:	4652      	mov	r2, sl
 800be2e:	4631      	mov	r1, r6
 800be30:	4628      	mov	r0, r5
 800be32:	47b8      	blx	r7
 800be34:	3001      	adds	r0, #1
 800be36:	f43f aeae 	beq.w	800bb96 <_printf_float+0xb6>
 800be3a:	f108 0801 	add.w	r8, r8, #1
 800be3e:	e7ec      	b.n	800be1a <_printf_float+0x33a>
 800be40:	4613      	mov	r3, r2
 800be42:	4631      	mov	r1, r6
 800be44:	4642      	mov	r2, r8
 800be46:	4628      	mov	r0, r5
 800be48:	47b8      	blx	r7
 800be4a:	3001      	adds	r0, #1
 800be4c:	d1c0      	bne.n	800bdd0 <_printf_float+0x2f0>
 800be4e:	e6a2      	b.n	800bb96 <_printf_float+0xb6>
 800be50:	2301      	movs	r3, #1
 800be52:	4631      	mov	r1, r6
 800be54:	4628      	mov	r0, r5
 800be56:	920b      	str	r2, [sp, #44]	; 0x2c
 800be58:	47b8      	blx	r7
 800be5a:	3001      	adds	r0, #1
 800be5c:	f43f ae9b 	beq.w	800bb96 <_printf_float+0xb6>
 800be60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be62:	f10b 0b01 	add.w	fp, fp, #1
 800be66:	e7b9      	b.n	800bddc <_printf_float+0x2fc>
 800be68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800be6c:	4631      	mov	r1, r6
 800be6e:	4628      	mov	r0, r5
 800be70:	47b8      	blx	r7
 800be72:	3001      	adds	r0, #1
 800be74:	d1bf      	bne.n	800bdf6 <_printf_float+0x316>
 800be76:	e68e      	b.n	800bb96 <_printf_float+0xb6>
 800be78:	464b      	mov	r3, r9
 800be7a:	eb08 020a 	add.w	r2, r8, sl
 800be7e:	4631      	mov	r1, r6
 800be80:	4628      	mov	r0, r5
 800be82:	47b8      	blx	r7
 800be84:	3001      	adds	r0, #1
 800be86:	d1c2      	bne.n	800be0e <_printf_float+0x32e>
 800be88:	e685      	b.n	800bb96 <_printf_float+0xb6>
 800be8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be8c:	2a01      	cmp	r2, #1
 800be8e:	dc01      	bgt.n	800be94 <_printf_float+0x3b4>
 800be90:	07db      	lsls	r3, r3, #31
 800be92:	d537      	bpl.n	800bf04 <_printf_float+0x424>
 800be94:	2301      	movs	r3, #1
 800be96:	4642      	mov	r2, r8
 800be98:	4631      	mov	r1, r6
 800be9a:	4628      	mov	r0, r5
 800be9c:	47b8      	blx	r7
 800be9e:	3001      	adds	r0, #1
 800bea0:	f43f ae79 	beq.w	800bb96 <_printf_float+0xb6>
 800bea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bea8:	4631      	mov	r1, r6
 800beaa:	4628      	mov	r0, r5
 800beac:	47b8      	blx	r7
 800beae:	3001      	adds	r0, #1
 800beb0:	f43f ae71 	beq.w	800bb96 <_printf_float+0xb6>
 800beb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800beb8:	2200      	movs	r2, #0
 800beba:	2300      	movs	r3, #0
 800bebc:	f7f4 fdfe 	bl	8000abc <__aeabi_dcmpeq>
 800bec0:	b9d8      	cbnz	r0, 800befa <_printf_float+0x41a>
 800bec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bec4:	f108 0201 	add.w	r2, r8, #1
 800bec8:	3b01      	subs	r3, #1
 800beca:	4631      	mov	r1, r6
 800becc:	4628      	mov	r0, r5
 800bece:	47b8      	blx	r7
 800bed0:	3001      	adds	r0, #1
 800bed2:	d10e      	bne.n	800bef2 <_printf_float+0x412>
 800bed4:	e65f      	b.n	800bb96 <_printf_float+0xb6>
 800bed6:	2301      	movs	r3, #1
 800bed8:	464a      	mov	r2, r9
 800beda:	4631      	mov	r1, r6
 800bedc:	4628      	mov	r0, r5
 800bede:	47b8      	blx	r7
 800bee0:	3001      	adds	r0, #1
 800bee2:	f43f ae58 	beq.w	800bb96 <_printf_float+0xb6>
 800bee6:	f108 0801 	add.w	r8, r8, #1
 800beea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800beec:	3b01      	subs	r3, #1
 800beee:	4543      	cmp	r3, r8
 800bef0:	dcf1      	bgt.n	800bed6 <_printf_float+0x3f6>
 800bef2:	4653      	mov	r3, sl
 800bef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bef8:	e6e1      	b.n	800bcbe <_printf_float+0x1de>
 800befa:	f04f 0800 	mov.w	r8, #0
 800befe:	f104 091a 	add.w	r9, r4, #26
 800bf02:	e7f2      	b.n	800beea <_printf_float+0x40a>
 800bf04:	2301      	movs	r3, #1
 800bf06:	4642      	mov	r2, r8
 800bf08:	e7df      	b.n	800beca <_printf_float+0x3ea>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	464a      	mov	r2, r9
 800bf0e:	4631      	mov	r1, r6
 800bf10:	4628      	mov	r0, r5
 800bf12:	47b8      	blx	r7
 800bf14:	3001      	adds	r0, #1
 800bf16:	f43f ae3e 	beq.w	800bb96 <_printf_float+0xb6>
 800bf1a:	f108 0801 	add.w	r8, r8, #1
 800bf1e:	68e3      	ldr	r3, [r4, #12]
 800bf20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bf22:	1a5b      	subs	r3, r3, r1
 800bf24:	4543      	cmp	r3, r8
 800bf26:	dcf0      	bgt.n	800bf0a <_printf_float+0x42a>
 800bf28:	e6fe      	b.n	800bd28 <_printf_float+0x248>
 800bf2a:	f04f 0800 	mov.w	r8, #0
 800bf2e:	f104 0919 	add.w	r9, r4, #25
 800bf32:	e7f4      	b.n	800bf1e <_printf_float+0x43e>

0800bf34 <_printf_i>:
 800bf34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf38:	7e0f      	ldrb	r7, [r1, #24]
 800bf3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf3c:	2f78      	cmp	r7, #120	; 0x78
 800bf3e:	4691      	mov	r9, r2
 800bf40:	4680      	mov	r8, r0
 800bf42:	460c      	mov	r4, r1
 800bf44:	469a      	mov	sl, r3
 800bf46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf4a:	d807      	bhi.n	800bf5c <_printf_i+0x28>
 800bf4c:	2f62      	cmp	r7, #98	; 0x62
 800bf4e:	d80a      	bhi.n	800bf66 <_printf_i+0x32>
 800bf50:	2f00      	cmp	r7, #0
 800bf52:	f000 80d8 	beq.w	800c106 <_printf_i+0x1d2>
 800bf56:	2f58      	cmp	r7, #88	; 0x58
 800bf58:	f000 80a3 	beq.w	800c0a2 <_printf_i+0x16e>
 800bf5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf64:	e03a      	b.n	800bfdc <_printf_i+0xa8>
 800bf66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf6a:	2b15      	cmp	r3, #21
 800bf6c:	d8f6      	bhi.n	800bf5c <_printf_i+0x28>
 800bf6e:	a101      	add	r1, pc, #4	; (adr r1, 800bf74 <_printf_i+0x40>)
 800bf70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf74:	0800bfcd 	.word	0x0800bfcd
 800bf78:	0800bfe1 	.word	0x0800bfe1
 800bf7c:	0800bf5d 	.word	0x0800bf5d
 800bf80:	0800bf5d 	.word	0x0800bf5d
 800bf84:	0800bf5d 	.word	0x0800bf5d
 800bf88:	0800bf5d 	.word	0x0800bf5d
 800bf8c:	0800bfe1 	.word	0x0800bfe1
 800bf90:	0800bf5d 	.word	0x0800bf5d
 800bf94:	0800bf5d 	.word	0x0800bf5d
 800bf98:	0800bf5d 	.word	0x0800bf5d
 800bf9c:	0800bf5d 	.word	0x0800bf5d
 800bfa0:	0800c0ed 	.word	0x0800c0ed
 800bfa4:	0800c011 	.word	0x0800c011
 800bfa8:	0800c0cf 	.word	0x0800c0cf
 800bfac:	0800bf5d 	.word	0x0800bf5d
 800bfb0:	0800bf5d 	.word	0x0800bf5d
 800bfb4:	0800c10f 	.word	0x0800c10f
 800bfb8:	0800bf5d 	.word	0x0800bf5d
 800bfbc:	0800c011 	.word	0x0800c011
 800bfc0:	0800bf5d 	.word	0x0800bf5d
 800bfc4:	0800bf5d 	.word	0x0800bf5d
 800bfc8:	0800c0d7 	.word	0x0800c0d7
 800bfcc:	682b      	ldr	r3, [r5, #0]
 800bfce:	1d1a      	adds	r2, r3, #4
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	602a      	str	r2, [r5, #0]
 800bfd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bfd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e0a3      	b.n	800c128 <_printf_i+0x1f4>
 800bfe0:	6820      	ldr	r0, [r4, #0]
 800bfe2:	6829      	ldr	r1, [r5, #0]
 800bfe4:	0606      	lsls	r6, r0, #24
 800bfe6:	f101 0304 	add.w	r3, r1, #4
 800bfea:	d50a      	bpl.n	800c002 <_printf_i+0xce>
 800bfec:	680e      	ldr	r6, [r1, #0]
 800bfee:	602b      	str	r3, [r5, #0]
 800bff0:	2e00      	cmp	r6, #0
 800bff2:	da03      	bge.n	800bffc <_printf_i+0xc8>
 800bff4:	232d      	movs	r3, #45	; 0x2d
 800bff6:	4276      	negs	r6, r6
 800bff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bffc:	485e      	ldr	r0, [pc, #376]	; (800c178 <_printf_i+0x244>)
 800bffe:	230a      	movs	r3, #10
 800c000:	e019      	b.n	800c036 <_printf_i+0x102>
 800c002:	680e      	ldr	r6, [r1, #0]
 800c004:	602b      	str	r3, [r5, #0]
 800c006:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c00a:	bf18      	it	ne
 800c00c:	b236      	sxthne	r6, r6
 800c00e:	e7ef      	b.n	800bff0 <_printf_i+0xbc>
 800c010:	682b      	ldr	r3, [r5, #0]
 800c012:	6820      	ldr	r0, [r4, #0]
 800c014:	1d19      	adds	r1, r3, #4
 800c016:	6029      	str	r1, [r5, #0]
 800c018:	0601      	lsls	r1, r0, #24
 800c01a:	d501      	bpl.n	800c020 <_printf_i+0xec>
 800c01c:	681e      	ldr	r6, [r3, #0]
 800c01e:	e002      	b.n	800c026 <_printf_i+0xf2>
 800c020:	0646      	lsls	r6, r0, #25
 800c022:	d5fb      	bpl.n	800c01c <_printf_i+0xe8>
 800c024:	881e      	ldrh	r6, [r3, #0]
 800c026:	4854      	ldr	r0, [pc, #336]	; (800c178 <_printf_i+0x244>)
 800c028:	2f6f      	cmp	r7, #111	; 0x6f
 800c02a:	bf0c      	ite	eq
 800c02c:	2308      	moveq	r3, #8
 800c02e:	230a      	movne	r3, #10
 800c030:	2100      	movs	r1, #0
 800c032:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c036:	6865      	ldr	r5, [r4, #4]
 800c038:	60a5      	str	r5, [r4, #8]
 800c03a:	2d00      	cmp	r5, #0
 800c03c:	bfa2      	ittt	ge
 800c03e:	6821      	ldrge	r1, [r4, #0]
 800c040:	f021 0104 	bicge.w	r1, r1, #4
 800c044:	6021      	strge	r1, [r4, #0]
 800c046:	b90e      	cbnz	r6, 800c04c <_printf_i+0x118>
 800c048:	2d00      	cmp	r5, #0
 800c04a:	d04d      	beq.n	800c0e8 <_printf_i+0x1b4>
 800c04c:	4615      	mov	r5, r2
 800c04e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c052:	fb03 6711 	mls	r7, r3, r1, r6
 800c056:	5dc7      	ldrb	r7, [r0, r7]
 800c058:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c05c:	4637      	mov	r7, r6
 800c05e:	42bb      	cmp	r3, r7
 800c060:	460e      	mov	r6, r1
 800c062:	d9f4      	bls.n	800c04e <_printf_i+0x11a>
 800c064:	2b08      	cmp	r3, #8
 800c066:	d10b      	bne.n	800c080 <_printf_i+0x14c>
 800c068:	6823      	ldr	r3, [r4, #0]
 800c06a:	07de      	lsls	r6, r3, #31
 800c06c:	d508      	bpl.n	800c080 <_printf_i+0x14c>
 800c06e:	6923      	ldr	r3, [r4, #16]
 800c070:	6861      	ldr	r1, [r4, #4]
 800c072:	4299      	cmp	r1, r3
 800c074:	bfde      	ittt	le
 800c076:	2330      	movle	r3, #48	; 0x30
 800c078:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c07c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c080:	1b52      	subs	r2, r2, r5
 800c082:	6122      	str	r2, [r4, #16]
 800c084:	f8cd a000 	str.w	sl, [sp]
 800c088:	464b      	mov	r3, r9
 800c08a:	aa03      	add	r2, sp, #12
 800c08c:	4621      	mov	r1, r4
 800c08e:	4640      	mov	r0, r8
 800c090:	f003 fbb0 	bl	800f7f4 <_printf_common>
 800c094:	3001      	adds	r0, #1
 800c096:	d14c      	bne.n	800c132 <_printf_i+0x1fe>
 800c098:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c09c:	b004      	add	sp, #16
 800c09e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0a2:	4835      	ldr	r0, [pc, #212]	; (800c178 <_printf_i+0x244>)
 800c0a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c0a8:	6829      	ldr	r1, [r5, #0]
 800c0aa:	6823      	ldr	r3, [r4, #0]
 800c0ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800c0b0:	6029      	str	r1, [r5, #0]
 800c0b2:	061d      	lsls	r5, r3, #24
 800c0b4:	d514      	bpl.n	800c0e0 <_printf_i+0x1ac>
 800c0b6:	07df      	lsls	r7, r3, #31
 800c0b8:	bf44      	itt	mi
 800c0ba:	f043 0320 	orrmi.w	r3, r3, #32
 800c0be:	6023      	strmi	r3, [r4, #0]
 800c0c0:	b91e      	cbnz	r6, 800c0ca <_printf_i+0x196>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	f023 0320 	bic.w	r3, r3, #32
 800c0c8:	6023      	str	r3, [r4, #0]
 800c0ca:	2310      	movs	r3, #16
 800c0cc:	e7b0      	b.n	800c030 <_printf_i+0xfc>
 800c0ce:	6823      	ldr	r3, [r4, #0]
 800c0d0:	f043 0320 	orr.w	r3, r3, #32
 800c0d4:	6023      	str	r3, [r4, #0]
 800c0d6:	2378      	movs	r3, #120	; 0x78
 800c0d8:	4828      	ldr	r0, [pc, #160]	; (800c17c <_printf_i+0x248>)
 800c0da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c0de:	e7e3      	b.n	800c0a8 <_printf_i+0x174>
 800c0e0:	0659      	lsls	r1, r3, #25
 800c0e2:	bf48      	it	mi
 800c0e4:	b2b6      	uxthmi	r6, r6
 800c0e6:	e7e6      	b.n	800c0b6 <_printf_i+0x182>
 800c0e8:	4615      	mov	r5, r2
 800c0ea:	e7bb      	b.n	800c064 <_printf_i+0x130>
 800c0ec:	682b      	ldr	r3, [r5, #0]
 800c0ee:	6826      	ldr	r6, [r4, #0]
 800c0f0:	6961      	ldr	r1, [r4, #20]
 800c0f2:	1d18      	adds	r0, r3, #4
 800c0f4:	6028      	str	r0, [r5, #0]
 800c0f6:	0635      	lsls	r5, r6, #24
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	d501      	bpl.n	800c100 <_printf_i+0x1cc>
 800c0fc:	6019      	str	r1, [r3, #0]
 800c0fe:	e002      	b.n	800c106 <_printf_i+0x1d2>
 800c100:	0670      	lsls	r0, r6, #25
 800c102:	d5fb      	bpl.n	800c0fc <_printf_i+0x1c8>
 800c104:	8019      	strh	r1, [r3, #0]
 800c106:	2300      	movs	r3, #0
 800c108:	6123      	str	r3, [r4, #16]
 800c10a:	4615      	mov	r5, r2
 800c10c:	e7ba      	b.n	800c084 <_printf_i+0x150>
 800c10e:	682b      	ldr	r3, [r5, #0]
 800c110:	1d1a      	adds	r2, r3, #4
 800c112:	602a      	str	r2, [r5, #0]
 800c114:	681d      	ldr	r5, [r3, #0]
 800c116:	6862      	ldr	r2, [r4, #4]
 800c118:	2100      	movs	r1, #0
 800c11a:	4628      	mov	r0, r5
 800c11c:	f7f4 f840 	bl	80001a0 <memchr>
 800c120:	b108      	cbz	r0, 800c126 <_printf_i+0x1f2>
 800c122:	1b40      	subs	r0, r0, r5
 800c124:	6060      	str	r0, [r4, #4]
 800c126:	6863      	ldr	r3, [r4, #4]
 800c128:	6123      	str	r3, [r4, #16]
 800c12a:	2300      	movs	r3, #0
 800c12c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c130:	e7a8      	b.n	800c084 <_printf_i+0x150>
 800c132:	6923      	ldr	r3, [r4, #16]
 800c134:	462a      	mov	r2, r5
 800c136:	4649      	mov	r1, r9
 800c138:	4640      	mov	r0, r8
 800c13a:	47d0      	blx	sl
 800c13c:	3001      	adds	r0, #1
 800c13e:	d0ab      	beq.n	800c098 <_printf_i+0x164>
 800c140:	6823      	ldr	r3, [r4, #0]
 800c142:	079b      	lsls	r3, r3, #30
 800c144:	d413      	bmi.n	800c16e <_printf_i+0x23a>
 800c146:	68e0      	ldr	r0, [r4, #12]
 800c148:	9b03      	ldr	r3, [sp, #12]
 800c14a:	4298      	cmp	r0, r3
 800c14c:	bfb8      	it	lt
 800c14e:	4618      	movlt	r0, r3
 800c150:	e7a4      	b.n	800c09c <_printf_i+0x168>
 800c152:	2301      	movs	r3, #1
 800c154:	4632      	mov	r2, r6
 800c156:	4649      	mov	r1, r9
 800c158:	4640      	mov	r0, r8
 800c15a:	47d0      	blx	sl
 800c15c:	3001      	adds	r0, #1
 800c15e:	d09b      	beq.n	800c098 <_printf_i+0x164>
 800c160:	3501      	adds	r5, #1
 800c162:	68e3      	ldr	r3, [r4, #12]
 800c164:	9903      	ldr	r1, [sp, #12]
 800c166:	1a5b      	subs	r3, r3, r1
 800c168:	42ab      	cmp	r3, r5
 800c16a:	dcf2      	bgt.n	800c152 <_printf_i+0x21e>
 800c16c:	e7eb      	b.n	800c146 <_printf_i+0x212>
 800c16e:	2500      	movs	r5, #0
 800c170:	f104 0619 	add.w	r6, r4, #25
 800c174:	e7f5      	b.n	800c162 <_printf_i+0x22e>
 800c176:	bf00      	nop
 800c178:	08011a17 	.word	0x08011a17
 800c17c:	08011a28 	.word	0x08011a28

0800c180 <_sbrk_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4d06      	ldr	r5, [pc, #24]	; (800c19c <_sbrk_r+0x1c>)
 800c184:	2300      	movs	r3, #0
 800c186:	4604      	mov	r4, r0
 800c188:	4608      	mov	r0, r1
 800c18a:	602b      	str	r3, [r5, #0]
 800c18c:	f7f8 fa7c 	bl	8004688 <_sbrk>
 800c190:	1c43      	adds	r3, r0, #1
 800c192:	d102      	bne.n	800c19a <_sbrk_r+0x1a>
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	b103      	cbz	r3, 800c19a <_sbrk_r+0x1a>
 800c198:	6023      	str	r3, [r4, #0]
 800c19a:	bd38      	pop	{r3, r4, r5, pc}
 800c19c:	20001378 	.word	0x20001378

0800c1a0 <_localeconv_r>:
 800c1a0:	4800      	ldr	r0, [pc, #0]	; (800c1a4 <_localeconv_r+0x4>)
 800c1a2:	4770      	bx	lr
 800c1a4:	200004c8 	.word	0x200004c8

0800c1a8 <__malloc_lock>:
 800c1a8:	4801      	ldr	r0, [pc, #4]	; (800c1b0 <__malloc_lock+0x8>)
 800c1aa:	f001 bc3f 	b.w	800da2c <__retarget_lock_acquire_recursive>
 800c1ae:	bf00      	nop
 800c1b0:	200005b0 	.word	0x200005b0

0800c1b4 <__malloc_unlock>:
 800c1b4:	4801      	ldr	r0, [pc, #4]	; (800c1bc <__malloc_unlock+0x8>)
 800c1b6:	f001 bc41 	b.w	800da3c <__retarget_lock_release_recursive>
 800c1ba:	bf00      	nop
 800c1bc:	200005b0 	.word	0x200005b0

0800c1c0 <_Balloc>:
 800c1c0:	b570      	push	{r4, r5, r6, lr}
 800c1c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	460d      	mov	r5, r1
 800c1c8:	b976      	cbnz	r6, 800c1e8 <_Balloc+0x28>
 800c1ca:	2010      	movs	r0, #16
 800c1cc:	f7ff fbdc 	bl	800b988 <malloc>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	6260      	str	r0, [r4, #36]	; 0x24
 800c1d4:	b920      	cbnz	r0, 800c1e0 <_Balloc+0x20>
 800c1d6:	4b18      	ldr	r3, [pc, #96]	; (800c238 <_Balloc+0x78>)
 800c1d8:	4818      	ldr	r0, [pc, #96]	; (800c23c <_Balloc+0x7c>)
 800c1da:	2166      	movs	r1, #102	; 0x66
 800c1dc:	f000 fb04 	bl	800c7e8 <__assert_func>
 800c1e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1e4:	6006      	str	r6, [r0, #0]
 800c1e6:	60c6      	str	r6, [r0, #12]
 800c1e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c1ea:	68f3      	ldr	r3, [r6, #12]
 800c1ec:	b183      	cbz	r3, 800c210 <_Balloc+0x50>
 800c1ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1f0:	68db      	ldr	r3, [r3, #12]
 800c1f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1f6:	b9b8      	cbnz	r0, 800c228 <_Balloc+0x68>
 800c1f8:	2101      	movs	r1, #1
 800c1fa:	fa01 f605 	lsl.w	r6, r1, r5
 800c1fe:	1d72      	adds	r2, r6, #5
 800c200:	0092      	lsls	r2, r2, #2
 800c202:	4620      	mov	r0, r4
 800c204:	f003 fc5e 	bl	800fac4 <_calloc_r>
 800c208:	b160      	cbz	r0, 800c224 <_Balloc+0x64>
 800c20a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c20e:	e00e      	b.n	800c22e <_Balloc+0x6e>
 800c210:	2221      	movs	r2, #33	; 0x21
 800c212:	2104      	movs	r1, #4
 800c214:	4620      	mov	r0, r4
 800c216:	f003 fc55 	bl	800fac4 <_calloc_r>
 800c21a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c21c:	60f0      	str	r0, [r6, #12]
 800c21e:	68db      	ldr	r3, [r3, #12]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d1e4      	bne.n	800c1ee <_Balloc+0x2e>
 800c224:	2000      	movs	r0, #0
 800c226:	bd70      	pop	{r4, r5, r6, pc}
 800c228:	6802      	ldr	r2, [r0, #0]
 800c22a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c22e:	2300      	movs	r3, #0
 800c230:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c234:	e7f7      	b.n	800c226 <_Balloc+0x66>
 800c236:	bf00      	nop
 800c238:	08011a46 	.word	0x08011a46
 800c23c:	08011ac8 	.word	0x08011ac8

0800c240 <_Bfree>:
 800c240:	b570      	push	{r4, r5, r6, lr}
 800c242:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c244:	4605      	mov	r5, r0
 800c246:	460c      	mov	r4, r1
 800c248:	b976      	cbnz	r6, 800c268 <_Bfree+0x28>
 800c24a:	2010      	movs	r0, #16
 800c24c:	f7ff fb9c 	bl	800b988 <malloc>
 800c250:	4602      	mov	r2, r0
 800c252:	6268      	str	r0, [r5, #36]	; 0x24
 800c254:	b920      	cbnz	r0, 800c260 <_Bfree+0x20>
 800c256:	4b09      	ldr	r3, [pc, #36]	; (800c27c <_Bfree+0x3c>)
 800c258:	4809      	ldr	r0, [pc, #36]	; (800c280 <_Bfree+0x40>)
 800c25a:	218a      	movs	r1, #138	; 0x8a
 800c25c:	f000 fac4 	bl	800c7e8 <__assert_func>
 800c260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c264:	6006      	str	r6, [r0, #0]
 800c266:	60c6      	str	r6, [r0, #12]
 800c268:	b13c      	cbz	r4, 800c27a <_Bfree+0x3a>
 800c26a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c26c:	6862      	ldr	r2, [r4, #4]
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c274:	6021      	str	r1, [r4, #0]
 800c276:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c27a:	bd70      	pop	{r4, r5, r6, pc}
 800c27c:	08011a46 	.word	0x08011a46
 800c280:	08011ac8 	.word	0x08011ac8

0800c284 <__multadd>:
 800c284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c288:	690d      	ldr	r5, [r1, #16]
 800c28a:	4607      	mov	r7, r0
 800c28c:	460c      	mov	r4, r1
 800c28e:	461e      	mov	r6, r3
 800c290:	f101 0c14 	add.w	ip, r1, #20
 800c294:	2000      	movs	r0, #0
 800c296:	f8dc 3000 	ldr.w	r3, [ip]
 800c29a:	b299      	uxth	r1, r3
 800c29c:	fb02 6101 	mla	r1, r2, r1, r6
 800c2a0:	0c1e      	lsrs	r6, r3, #16
 800c2a2:	0c0b      	lsrs	r3, r1, #16
 800c2a4:	fb02 3306 	mla	r3, r2, r6, r3
 800c2a8:	b289      	uxth	r1, r1
 800c2aa:	3001      	adds	r0, #1
 800c2ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c2b0:	4285      	cmp	r5, r0
 800c2b2:	f84c 1b04 	str.w	r1, [ip], #4
 800c2b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c2ba:	dcec      	bgt.n	800c296 <__multadd+0x12>
 800c2bc:	b30e      	cbz	r6, 800c302 <__multadd+0x7e>
 800c2be:	68a3      	ldr	r3, [r4, #8]
 800c2c0:	42ab      	cmp	r3, r5
 800c2c2:	dc19      	bgt.n	800c2f8 <__multadd+0x74>
 800c2c4:	6861      	ldr	r1, [r4, #4]
 800c2c6:	4638      	mov	r0, r7
 800c2c8:	3101      	adds	r1, #1
 800c2ca:	f7ff ff79 	bl	800c1c0 <_Balloc>
 800c2ce:	4680      	mov	r8, r0
 800c2d0:	b928      	cbnz	r0, 800c2de <__multadd+0x5a>
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	4b0c      	ldr	r3, [pc, #48]	; (800c308 <__multadd+0x84>)
 800c2d6:	480d      	ldr	r0, [pc, #52]	; (800c30c <__multadd+0x88>)
 800c2d8:	21b5      	movs	r1, #181	; 0xb5
 800c2da:	f000 fa85 	bl	800c7e8 <__assert_func>
 800c2de:	6922      	ldr	r2, [r4, #16]
 800c2e0:	3202      	adds	r2, #2
 800c2e2:	f104 010c 	add.w	r1, r4, #12
 800c2e6:	0092      	lsls	r2, r2, #2
 800c2e8:	300c      	adds	r0, #12
 800c2ea:	f003 f9cf 	bl	800f68c <memcpy>
 800c2ee:	4621      	mov	r1, r4
 800c2f0:	4638      	mov	r0, r7
 800c2f2:	f7ff ffa5 	bl	800c240 <_Bfree>
 800c2f6:	4644      	mov	r4, r8
 800c2f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c2fc:	3501      	adds	r5, #1
 800c2fe:	615e      	str	r6, [r3, #20]
 800c300:	6125      	str	r5, [r4, #16]
 800c302:	4620      	mov	r0, r4
 800c304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c308:	08011ab7 	.word	0x08011ab7
 800c30c:	08011ac8 	.word	0x08011ac8

0800c310 <__i2b>:
 800c310:	b510      	push	{r4, lr}
 800c312:	460c      	mov	r4, r1
 800c314:	2101      	movs	r1, #1
 800c316:	f7ff ff53 	bl	800c1c0 <_Balloc>
 800c31a:	4602      	mov	r2, r0
 800c31c:	b928      	cbnz	r0, 800c32a <__i2b+0x1a>
 800c31e:	4b05      	ldr	r3, [pc, #20]	; (800c334 <__i2b+0x24>)
 800c320:	4805      	ldr	r0, [pc, #20]	; (800c338 <__i2b+0x28>)
 800c322:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c326:	f000 fa5f 	bl	800c7e8 <__assert_func>
 800c32a:	2301      	movs	r3, #1
 800c32c:	6144      	str	r4, [r0, #20]
 800c32e:	6103      	str	r3, [r0, #16]
 800c330:	bd10      	pop	{r4, pc}
 800c332:	bf00      	nop
 800c334:	08011ab7 	.word	0x08011ab7
 800c338:	08011ac8 	.word	0x08011ac8

0800c33c <__multiply>:
 800c33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c340:	4691      	mov	r9, r2
 800c342:	690a      	ldr	r2, [r1, #16]
 800c344:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c348:	429a      	cmp	r2, r3
 800c34a:	bfb8      	it	lt
 800c34c:	460b      	movlt	r3, r1
 800c34e:	460c      	mov	r4, r1
 800c350:	bfbc      	itt	lt
 800c352:	464c      	movlt	r4, r9
 800c354:	4699      	movlt	r9, r3
 800c356:	6927      	ldr	r7, [r4, #16]
 800c358:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c35c:	68a3      	ldr	r3, [r4, #8]
 800c35e:	6861      	ldr	r1, [r4, #4]
 800c360:	eb07 060a 	add.w	r6, r7, sl
 800c364:	42b3      	cmp	r3, r6
 800c366:	b085      	sub	sp, #20
 800c368:	bfb8      	it	lt
 800c36a:	3101      	addlt	r1, #1
 800c36c:	f7ff ff28 	bl	800c1c0 <_Balloc>
 800c370:	b930      	cbnz	r0, 800c380 <__multiply+0x44>
 800c372:	4602      	mov	r2, r0
 800c374:	4b43      	ldr	r3, [pc, #268]	; (800c484 <__multiply+0x148>)
 800c376:	4844      	ldr	r0, [pc, #272]	; (800c488 <__multiply+0x14c>)
 800c378:	f240 115d 	movw	r1, #349	; 0x15d
 800c37c:	f000 fa34 	bl	800c7e8 <__assert_func>
 800c380:	f100 0514 	add.w	r5, r0, #20
 800c384:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c388:	462b      	mov	r3, r5
 800c38a:	2200      	movs	r2, #0
 800c38c:	4543      	cmp	r3, r8
 800c38e:	d321      	bcc.n	800c3d4 <__multiply+0x98>
 800c390:	f104 0314 	add.w	r3, r4, #20
 800c394:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c398:	f109 0314 	add.w	r3, r9, #20
 800c39c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c3a0:	9202      	str	r2, [sp, #8]
 800c3a2:	1b3a      	subs	r2, r7, r4
 800c3a4:	3a15      	subs	r2, #21
 800c3a6:	f022 0203 	bic.w	r2, r2, #3
 800c3aa:	3204      	adds	r2, #4
 800c3ac:	f104 0115 	add.w	r1, r4, #21
 800c3b0:	428f      	cmp	r7, r1
 800c3b2:	bf38      	it	cc
 800c3b4:	2204      	movcc	r2, #4
 800c3b6:	9201      	str	r2, [sp, #4]
 800c3b8:	9a02      	ldr	r2, [sp, #8]
 800c3ba:	9303      	str	r3, [sp, #12]
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d80c      	bhi.n	800c3da <__multiply+0x9e>
 800c3c0:	2e00      	cmp	r6, #0
 800c3c2:	dd03      	ble.n	800c3cc <__multiply+0x90>
 800c3c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d059      	beq.n	800c480 <__multiply+0x144>
 800c3cc:	6106      	str	r6, [r0, #16]
 800c3ce:	b005      	add	sp, #20
 800c3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d4:	f843 2b04 	str.w	r2, [r3], #4
 800c3d8:	e7d8      	b.n	800c38c <__multiply+0x50>
 800c3da:	f8b3 a000 	ldrh.w	sl, [r3]
 800c3de:	f1ba 0f00 	cmp.w	sl, #0
 800c3e2:	d023      	beq.n	800c42c <__multiply+0xf0>
 800c3e4:	f104 0e14 	add.w	lr, r4, #20
 800c3e8:	46a9      	mov	r9, r5
 800c3ea:	f04f 0c00 	mov.w	ip, #0
 800c3ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c3f2:	f8d9 1000 	ldr.w	r1, [r9]
 800c3f6:	fa1f fb82 	uxth.w	fp, r2
 800c3fa:	b289      	uxth	r1, r1
 800c3fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800c400:	4461      	add	r1, ip
 800c402:	f8d9 c000 	ldr.w	ip, [r9]
 800c406:	0c12      	lsrs	r2, r2, #16
 800c408:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c40c:	fb0a c202 	mla	r2, sl, r2, ip
 800c410:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c414:	b289      	uxth	r1, r1
 800c416:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c41a:	4577      	cmp	r7, lr
 800c41c:	f849 1b04 	str.w	r1, [r9], #4
 800c420:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c424:	d8e3      	bhi.n	800c3ee <__multiply+0xb2>
 800c426:	9a01      	ldr	r2, [sp, #4]
 800c428:	f845 c002 	str.w	ip, [r5, r2]
 800c42c:	9a03      	ldr	r2, [sp, #12]
 800c42e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c432:	3304      	adds	r3, #4
 800c434:	f1b9 0f00 	cmp.w	r9, #0
 800c438:	d020      	beq.n	800c47c <__multiply+0x140>
 800c43a:	6829      	ldr	r1, [r5, #0]
 800c43c:	f104 0c14 	add.w	ip, r4, #20
 800c440:	46ae      	mov	lr, r5
 800c442:	f04f 0a00 	mov.w	sl, #0
 800c446:	f8bc b000 	ldrh.w	fp, [ip]
 800c44a:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c44e:	fb09 220b 	mla	r2, r9, fp, r2
 800c452:	4492      	add	sl, r2
 800c454:	b289      	uxth	r1, r1
 800c456:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c45a:	f84e 1b04 	str.w	r1, [lr], #4
 800c45e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c462:	f8be 1000 	ldrh.w	r1, [lr]
 800c466:	0c12      	lsrs	r2, r2, #16
 800c468:	fb09 1102 	mla	r1, r9, r2, r1
 800c46c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c470:	4567      	cmp	r7, ip
 800c472:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c476:	d8e6      	bhi.n	800c446 <__multiply+0x10a>
 800c478:	9a01      	ldr	r2, [sp, #4]
 800c47a:	50a9      	str	r1, [r5, r2]
 800c47c:	3504      	adds	r5, #4
 800c47e:	e79b      	b.n	800c3b8 <__multiply+0x7c>
 800c480:	3e01      	subs	r6, #1
 800c482:	e79d      	b.n	800c3c0 <__multiply+0x84>
 800c484:	08011ab7 	.word	0x08011ab7
 800c488:	08011ac8 	.word	0x08011ac8

0800c48c <__pow5mult>:
 800c48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c490:	4615      	mov	r5, r2
 800c492:	f012 0203 	ands.w	r2, r2, #3
 800c496:	4606      	mov	r6, r0
 800c498:	460f      	mov	r7, r1
 800c49a:	d007      	beq.n	800c4ac <__pow5mult+0x20>
 800c49c:	4c25      	ldr	r4, [pc, #148]	; (800c534 <__pow5mult+0xa8>)
 800c49e:	3a01      	subs	r2, #1
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4a6:	f7ff feed 	bl	800c284 <__multadd>
 800c4aa:	4607      	mov	r7, r0
 800c4ac:	10ad      	asrs	r5, r5, #2
 800c4ae:	d03d      	beq.n	800c52c <__pow5mult+0xa0>
 800c4b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c4b2:	b97c      	cbnz	r4, 800c4d4 <__pow5mult+0x48>
 800c4b4:	2010      	movs	r0, #16
 800c4b6:	f7ff fa67 	bl	800b988 <malloc>
 800c4ba:	4602      	mov	r2, r0
 800c4bc:	6270      	str	r0, [r6, #36]	; 0x24
 800c4be:	b928      	cbnz	r0, 800c4cc <__pow5mult+0x40>
 800c4c0:	4b1d      	ldr	r3, [pc, #116]	; (800c538 <__pow5mult+0xac>)
 800c4c2:	481e      	ldr	r0, [pc, #120]	; (800c53c <__pow5mult+0xb0>)
 800c4c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c4c8:	f000 f98e 	bl	800c7e8 <__assert_func>
 800c4cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4d0:	6004      	str	r4, [r0, #0]
 800c4d2:	60c4      	str	r4, [r0, #12]
 800c4d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c4d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4dc:	b94c      	cbnz	r4, 800c4f2 <__pow5mult+0x66>
 800c4de:	f240 2171 	movw	r1, #625	; 0x271
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	f7ff ff14 	bl	800c310 <__i2b>
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800c4ee:	4604      	mov	r4, r0
 800c4f0:	6003      	str	r3, [r0, #0]
 800c4f2:	f04f 0900 	mov.w	r9, #0
 800c4f6:	07eb      	lsls	r3, r5, #31
 800c4f8:	d50a      	bpl.n	800c510 <__pow5mult+0x84>
 800c4fa:	4639      	mov	r1, r7
 800c4fc:	4622      	mov	r2, r4
 800c4fe:	4630      	mov	r0, r6
 800c500:	f7ff ff1c 	bl	800c33c <__multiply>
 800c504:	4639      	mov	r1, r7
 800c506:	4680      	mov	r8, r0
 800c508:	4630      	mov	r0, r6
 800c50a:	f7ff fe99 	bl	800c240 <_Bfree>
 800c50e:	4647      	mov	r7, r8
 800c510:	106d      	asrs	r5, r5, #1
 800c512:	d00b      	beq.n	800c52c <__pow5mult+0xa0>
 800c514:	6820      	ldr	r0, [r4, #0]
 800c516:	b938      	cbnz	r0, 800c528 <__pow5mult+0x9c>
 800c518:	4622      	mov	r2, r4
 800c51a:	4621      	mov	r1, r4
 800c51c:	4630      	mov	r0, r6
 800c51e:	f7ff ff0d 	bl	800c33c <__multiply>
 800c522:	6020      	str	r0, [r4, #0]
 800c524:	f8c0 9000 	str.w	r9, [r0]
 800c528:	4604      	mov	r4, r0
 800c52a:	e7e4      	b.n	800c4f6 <__pow5mult+0x6a>
 800c52c:	4638      	mov	r0, r7
 800c52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c532:	bf00      	nop
 800c534:	08011898 	.word	0x08011898
 800c538:	08011a46 	.word	0x08011a46
 800c53c:	08011ac8 	.word	0x08011ac8

0800c540 <__lshift>:
 800c540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c544:	460c      	mov	r4, r1
 800c546:	6849      	ldr	r1, [r1, #4]
 800c548:	6923      	ldr	r3, [r4, #16]
 800c54a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c54e:	68a3      	ldr	r3, [r4, #8]
 800c550:	4607      	mov	r7, r0
 800c552:	4691      	mov	r9, r2
 800c554:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c558:	f108 0601 	add.w	r6, r8, #1
 800c55c:	42b3      	cmp	r3, r6
 800c55e:	db0b      	blt.n	800c578 <__lshift+0x38>
 800c560:	4638      	mov	r0, r7
 800c562:	f7ff fe2d 	bl	800c1c0 <_Balloc>
 800c566:	4605      	mov	r5, r0
 800c568:	b948      	cbnz	r0, 800c57e <__lshift+0x3e>
 800c56a:	4602      	mov	r2, r0
 800c56c:	4b2a      	ldr	r3, [pc, #168]	; (800c618 <__lshift+0xd8>)
 800c56e:	482b      	ldr	r0, [pc, #172]	; (800c61c <__lshift+0xdc>)
 800c570:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c574:	f000 f938 	bl	800c7e8 <__assert_func>
 800c578:	3101      	adds	r1, #1
 800c57a:	005b      	lsls	r3, r3, #1
 800c57c:	e7ee      	b.n	800c55c <__lshift+0x1c>
 800c57e:	2300      	movs	r3, #0
 800c580:	f100 0114 	add.w	r1, r0, #20
 800c584:	f100 0210 	add.w	r2, r0, #16
 800c588:	4618      	mov	r0, r3
 800c58a:	4553      	cmp	r3, sl
 800c58c:	db37      	blt.n	800c5fe <__lshift+0xbe>
 800c58e:	6920      	ldr	r0, [r4, #16]
 800c590:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c594:	f104 0314 	add.w	r3, r4, #20
 800c598:	f019 091f 	ands.w	r9, r9, #31
 800c59c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c5a4:	d02f      	beq.n	800c606 <__lshift+0xc6>
 800c5a6:	f1c9 0e20 	rsb	lr, r9, #32
 800c5aa:	468a      	mov	sl, r1
 800c5ac:	f04f 0c00 	mov.w	ip, #0
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	fa02 f209 	lsl.w	r2, r2, r9
 800c5b6:	ea42 020c 	orr.w	r2, r2, ip
 800c5ba:	f84a 2b04 	str.w	r2, [sl], #4
 800c5be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c2:	4298      	cmp	r0, r3
 800c5c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c5c8:	d8f2      	bhi.n	800c5b0 <__lshift+0x70>
 800c5ca:	1b03      	subs	r3, r0, r4
 800c5cc:	3b15      	subs	r3, #21
 800c5ce:	f023 0303 	bic.w	r3, r3, #3
 800c5d2:	3304      	adds	r3, #4
 800c5d4:	f104 0215 	add.w	r2, r4, #21
 800c5d8:	4290      	cmp	r0, r2
 800c5da:	bf38      	it	cc
 800c5dc:	2304      	movcc	r3, #4
 800c5de:	f841 c003 	str.w	ip, [r1, r3]
 800c5e2:	f1bc 0f00 	cmp.w	ip, #0
 800c5e6:	d001      	beq.n	800c5ec <__lshift+0xac>
 800c5e8:	f108 0602 	add.w	r6, r8, #2
 800c5ec:	3e01      	subs	r6, #1
 800c5ee:	4638      	mov	r0, r7
 800c5f0:	612e      	str	r6, [r5, #16]
 800c5f2:	4621      	mov	r1, r4
 800c5f4:	f7ff fe24 	bl	800c240 <_Bfree>
 800c5f8:	4628      	mov	r0, r5
 800c5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800c602:	3301      	adds	r3, #1
 800c604:	e7c1      	b.n	800c58a <__lshift+0x4a>
 800c606:	3904      	subs	r1, #4
 800c608:	f853 2b04 	ldr.w	r2, [r3], #4
 800c60c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c610:	4298      	cmp	r0, r3
 800c612:	d8f9      	bhi.n	800c608 <__lshift+0xc8>
 800c614:	e7ea      	b.n	800c5ec <__lshift+0xac>
 800c616:	bf00      	nop
 800c618:	08011ab7 	.word	0x08011ab7
 800c61c:	08011ac8 	.word	0x08011ac8

0800c620 <__mdiff>:
 800c620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	460d      	mov	r5, r1
 800c626:	4607      	mov	r7, r0
 800c628:	4611      	mov	r1, r2
 800c62a:	4628      	mov	r0, r5
 800c62c:	4614      	mov	r4, r2
 800c62e:	f003 fa2e 	bl	800fa8e <__mcmp>
 800c632:	1e06      	subs	r6, r0, #0
 800c634:	d111      	bne.n	800c65a <__mdiff+0x3a>
 800c636:	4631      	mov	r1, r6
 800c638:	4638      	mov	r0, r7
 800c63a:	f7ff fdc1 	bl	800c1c0 <_Balloc>
 800c63e:	4602      	mov	r2, r0
 800c640:	b928      	cbnz	r0, 800c64e <__mdiff+0x2e>
 800c642:	4b39      	ldr	r3, [pc, #228]	; (800c728 <__mdiff+0x108>)
 800c644:	f240 2132 	movw	r1, #562	; 0x232
 800c648:	4838      	ldr	r0, [pc, #224]	; (800c72c <__mdiff+0x10c>)
 800c64a:	f000 f8cd 	bl	800c7e8 <__assert_func>
 800c64e:	2301      	movs	r3, #1
 800c650:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c654:	4610      	mov	r0, r2
 800c656:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65a:	bfa4      	itt	ge
 800c65c:	4623      	movge	r3, r4
 800c65e:	462c      	movge	r4, r5
 800c660:	4638      	mov	r0, r7
 800c662:	6861      	ldr	r1, [r4, #4]
 800c664:	bfa6      	itte	ge
 800c666:	461d      	movge	r5, r3
 800c668:	2600      	movge	r6, #0
 800c66a:	2601      	movlt	r6, #1
 800c66c:	f7ff fda8 	bl	800c1c0 <_Balloc>
 800c670:	4602      	mov	r2, r0
 800c672:	b918      	cbnz	r0, 800c67c <__mdiff+0x5c>
 800c674:	4b2c      	ldr	r3, [pc, #176]	; (800c728 <__mdiff+0x108>)
 800c676:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c67a:	e7e5      	b.n	800c648 <__mdiff+0x28>
 800c67c:	6927      	ldr	r7, [r4, #16]
 800c67e:	60c6      	str	r6, [r0, #12]
 800c680:	692e      	ldr	r6, [r5, #16]
 800c682:	f104 0014 	add.w	r0, r4, #20
 800c686:	f105 0914 	add.w	r9, r5, #20
 800c68a:	f102 0e14 	add.w	lr, r2, #20
 800c68e:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800c692:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c696:	3410      	adds	r4, #16
 800c698:	46f2      	mov	sl, lr
 800c69a:	2100      	movs	r1, #0
 800c69c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c6a0:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800c6a4:	fa1f f883 	uxth.w	r8, r3
 800c6a8:	fa11 f18b 	uxtah	r1, r1, fp
 800c6ac:	0c1b      	lsrs	r3, r3, #16
 800c6ae:	eba1 0808 	sub.w	r8, r1, r8
 800c6b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c6b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c6ba:	fa1f f888 	uxth.w	r8, r8
 800c6be:	1419      	asrs	r1, r3, #16
 800c6c0:	454e      	cmp	r6, r9
 800c6c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c6c6:	f84a 3b04 	str.w	r3, [sl], #4
 800c6ca:	d8e7      	bhi.n	800c69c <__mdiff+0x7c>
 800c6cc:	1b73      	subs	r3, r6, r5
 800c6ce:	3b15      	subs	r3, #21
 800c6d0:	f023 0303 	bic.w	r3, r3, #3
 800c6d4:	3304      	adds	r3, #4
 800c6d6:	3515      	adds	r5, #21
 800c6d8:	42ae      	cmp	r6, r5
 800c6da:	bf38      	it	cc
 800c6dc:	2304      	movcc	r3, #4
 800c6de:	4418      	add	r0, r3
 800c6e0:	4473      	add	r3, lr
 800c6e2:	469e      	mov	lr, r3
 800c6e4:	4606      	mov	r6, r0
 800c6e6:	4566      	cmp	r6, ip
 800c6e8:	d30e      	bcc.n	800c708 <__mdiff+0xe8>
 800c6ea:	f10c 0103 	add.w	r1, ip, #3
 800c6ee:	1a09      	subs	r1, r1, r0
 800c6f0:	f021 0103 	bic.w	r1, r1, #3
 800c6f4:	3803      	subs	r0, #3
 800c6f6:	4584      	cmp	ip, r0
 800c6f8:	bf38      	it	cc
 800c6fa:	2100      	movcc	r1, #0
 800c6fc:	4419      	add	r1, r3
 800c6fe:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c702:	b17b      	cbz	r3, 800c724 <__mdiff+0x104>
 800c704:	6117      	str	r7, [r2, #16]
 800c706:	e7a5      	b.n	800c654 <__mdiff+0x34>
 800c708:	f856 8b04 	ldr.w	r8, [r6], #4
 800c70c:	fa11 f488 	uxtah	r4, r1, r8
 800c710:	1425      	asrs	r5, r4, #16
 800c712:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800c716:	b2a4      	uxth	r4, r4
 800c718:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800c71c:	f84e 4b04 	str.w	r4, [lr], #4
 800c720:	1429      	asrs	r1, r5, #16
 800c722:	e7e0      	b.n	800c6e6 <__mdiff+0xc6>
 800c724:	3f01      	subs	r7, #1
 800c726:	e7ea      	b.n	800c6fe <__mdiff+0xde>
 800c728:	08011ab7 	.word	0x08011ab7
 800c72c:	08011ac8 	.word	0x08011ac8

0800c730 <__d2b>:
 800c730:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c734:	2101      	movs	r1, #1
 800c736:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c73a:	4690      	mov	r8, r2
 800c73c:	461d      	mov	r5, r3
 800c73e:	f7ff fd3f 	bl	800c1c0 <_Balloc>
 800c742:	4604      	mov	r4, r0
 800c744:	b930      	cbnz	r0, 800c754 <__d2b+0x24>
 800c746:	4602      	mov	r2, r0
 800c748:	4b25      	ldr	r3, [pc, #148]	; (800c7e0 <__d2b+0xb0>)
 800c74a:	4826      	ldr	r0, [pc, #152]	; (800c7e4 <__d2b+0xb4>)
 800c74c:	f240 310a 	movw	r1, #778	; 0x30a
 800c750:	f000 f84a 	bl	800c7e8 <__assert_func>
 800c754:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c758:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c75c:	bb2d      	cbnz	r5, 800c7aa <__d2b+0x7a>
 800c75e:	9301      	str	r3, [sp, #4]
 800c760:	f1b8 0300 	subs.w	r3, r8, #0
 800c764:	d026      	beq.n	800c7b4 <__d2b+0x84>
 800c766:	4668      	mov	r0, sp
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	f003 f963 	bl	800fa34 <__lo0bits>
 800c76e:	9900      	ldr	r1, [sp, #0]
 800c770:	b1f0      	cbz	r0, 800c7b0 <__d2b+0x80>
 800c772:	9a01      	ldr	r2, [sp, #4]
 800c774:	f1c0 0320 	rsb	r3, r0, #32
 800c778:	fa02 f303 	lsl.w	r3, r2, r3
 800c77c:	430b      	orrs	r3, r1
 800c77e:	40c2      	lsrs	r2, r0
 800c780:	6163      	str	r3, [r4, #20]
 800c782:	9201      	str	r2, [sp, #4]
 800c784:	9b01      	ldr	r3, [sp, #4]
 800c786:	61a3      	str	r3, [r4, #24]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	bf14      	ite	ne
 800c78c:	2102      	movne	r1, #2
 800c78e:	2101      	moveq	r1, #1
 800c790:	6121      	str	r1, [r4, #16]
 800c792:	b1c5      	cbz	r5, 800c7c6 <__d2b+0x96>
 800c794:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c798:	4405      	add	r5, r0
 800c79a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c79e:	603d      	str	r5, [r7, #0]
 800c7a0:	6030      	str	r0, [r6, #0]
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	b002      	add	sp, #8
 800c7a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7ae:	e7d6      	b.n	800c75e <__d2b+0x2e>
 800c7b0:	6161      	str	r1, [r4, #20]
 800c7b2:	e7e7      	b.n	800c784 <__d2b+0x54>
 800c7b4:	a801      	add	r0, sp, #4
 800c7b6:	f003 f93d 	bl	800fa34 <__lo0bits>
 800c7ba:	9b01      	ldr	r3, [sp, #4]
 800c7bc:	6163      	str	r3, [r4, #20]
 800c7be:	2101      	movs	r1, #1
 800c7c0:	6121      	str	r1, [r4, #16]
 800c7c2:	3020      	adds	r0, #32
 800c7c4:	e7e5      	b.n	800c792 <__d2b+0x62>
 800c7c6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c7ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c7ce:	6038      	str	r0, [r7, #0]
 800c7d0:	6918      	ldr	r0, [r3, #16]
 800c7d2:	f003 f90f 	bl	800f9f4 <__hi0bits>
 800c7d6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c7da:	6031      	str	r1, [r6, #0]
 800c7dc:	e7e1      	b.n	800c7a2 <__d2b+0x72>
 800c7de:	bf00      	nop
 800c7e0:	08011ab7 	.word	0x08011ab7
 800c7e4:	08011ac8 	.word	0x08011ac8

0800c7e8 <__assert_func>:
 800c7e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7ea:	4614      	mov	r4, r2
 800c7ec:	461a      	mov	r2, r3
 800c7ee:	4b09      	ldr	r3, [pc, #36]	; (800c814 <__assert_func+0x2c>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4605      	mov	r5, r0
 800c7f4:	68d8      	ldr	r0, [r3, #12]
 800c7f6:	b14c      	cbz	r4, 800c80c <__assert_func+0x24>
 800c7f8:	4b07      	ldr	r3, [pc, #28]	; (800c818 <__assert_func+0x30>)
 800c7fa:	9100      	str	r1, [sp, #0]
 800c7fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c800:	4906      	ldr	r1, [pc, #24]	; (800c81c <__assert_func+0x34>)
 800c802:	462b      	mov	r3, r5
 800c804:	f000 f80e 	bl	800c824 <fiprintf>
 800c808:	f003 f9b0 	bl	800fb6c <abort>
 800c80c:	4b04      	ldr	r3, [pc, #16]	; (800c820 <__assert_func+0x38>)
 800c80e:	461c      	mov	r4, r3
 800c810:	e7f3      	b.n	800c7fa <__assert_func+0x12>
 800c812:	bf00      	nop
 800c814:	20000374 	.word	0x20000374
 800c818:	08011b23 	.word	0x08011b23
 800c81c:	08011b30 	.word	0x08011b30
 800c820:	08011b5e 	.word	0x08011b5e

0800c824 <fiprintf>:
 800c824:	b40e      	push	{r1, r2, r3}
 800c826:	b503      	push	{r0, r1, lr}
 800c828:	4601      	mov	r1, r0
 800c82a:	ab03      	add	r3, sp, #12
 800c82c:	4805      	ldr	r0, [pc, #20]	; (800c844 <fiprintf+0x20>)
 800c82e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c832:	6800      	ldr	r0, [r0, #0]
 800c834:	9301      	str	r3, [sp, #4]
 800c836:	f000 f807 	bl	800c848 <_vfiprintf_r>
 800c83a:	b002      	add	sp, #8
 800c83c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c840:	b003      	add	sp, #12
 800c842:	4770      	bx	lr
 800c844:	20000374 	.word	0x20000374

0800c848 <_vfiprintf_r>:
 800c848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c84c:	460d      	mov	r5, r1
 800c84e:	b09d      	sub	sp, #116	; 0x74
 800c850:	4614      	mov	r4, r2
 800c852:	4698      	mov	r8, r3
 800c854:	4606      	mov	r6, r0
 800c856:	b118      	cbz	r0, 800c860 <_vfiprintf_r+0x18>
 800c858:	6983      	ldr	r3, [r0, #24]
 800c85a:	b90b      	cbnz	r3, 800c860 <_vfiprintf_r+0x18>
 800c85c:	f000 fae4 	bl	800ce28 <__sinit>
 800c860:	4b89      	ldr	r3, [pc, #548]	; (800ca88 <_vfiprintf_r+0x240>)
 800c862:	429d      	cmp	r5, r3
 800c864:	d11b      	bne.n	800c89e <_vfiprintf_r+0x56>
 800c866:	6875      	ldr	r5, [r6, #4]
 800c868:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c86a:	07d9      	lsls	r1, r3, #31
 800c86c:	d405      	bmi.n	800c87a <_vfiprintf_r+0x32>
 800c86e:	89ab      	ldrh	r3, [r5, #12]
 800c870:	059a      	lsls	r2, r3, #22
 800c872:	d402      	bmi.n	800c87a <_vfiprintf_r+0x32>
 800c874:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c876:	f001 f8d9 	bl	800da2c <__retarget_lock_acquire_recursive>
 800c87a:	89ab      	ldrh	r3, [r5, #12]
 800c87c:	071b      	lsls	r3, r3, #28
 800c87e:	d501      	bpl.n	800c884 <_vfiprintf_r+0x3c>
 800c880:	692b      	ldr	r3, [r5, #16]
 800c882:	b9eb      	cbnz	r3, 800c8c0 <_vfiprintf_r+0x78>
 800c884:	4629      	mov	r1, r5
 800c886:	4630      	mov	r0, r6
 800c888:	f000 f960 	bl	800cb4c <__swsetup_r>
 800c88c:	b1c0      	cbz	r0, 800c8c0 <_vfiprintf_r+0x78>
 800c88e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c890:	07dc      	lsls	r4, r3, #31
 800c892:	d50e      	bpl.n	800c8b2 <_vfiprintf_r+0x6a>
 800c894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c898:	b01d      	add	sp, #116	; 0x74
 800c89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c89e:	4b7b      	ldr	r3, [pc, #492]	; (800ca8c <_vfiprintf_r+0x244>)
 800c8a0:	429d      	cmp	r5, r3
 800c8a2:	d101      	bne.n	800c8a8 <_vfiprintf_r+0x60>
 800c8a4:	68b5      	ldr	r5, [r6, #8]
 800c8a6:	e7df      	b.n	800c868 <_vfiprintf_r+0x20>
 800c8a8:	4b79      	ldr	r3, [pc, #484]	; (800ca90 <_vfiprintf_r+0x248>)
 800c8aa:	429d      	cmp	r5, r3
 800c8ac:	bf08      	it	eq
 800c8ae:	68f5      	ldreq	r5, [r6, #12]
 800c8b0:	e7da      	b.n	800c868 <_vfiprintf_r+0x20>
 800c8b2:	89ab      	ldrh	r3, [r5, #12]
 800c8b4:	0598      	lsls	r0, r3, #22
 800c8b6:	d4ed      	bmi.n	800c894 <_vfiprintf_r+0x4c>
 800c8b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8ba:	f001 f8bf 	bl	800da3c <__retarget_lock_release_recursive>
 800c8be:	e7e9      	b.n	800c894 <_vfiprintf_r+0x4c>
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	9309      	str	r3, [sp, #36]	; 0x24
 800c8c4:	2320      	movs	r3, #32
 800c8c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8ce:	2330      	movs	r3, #48	; 0x30
 800c8d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ca94 <_vfiprintf_r+0x24c>
 800c8d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8d8:	f04f 0901 	mov.w	r9, #1
 800c8dc:	4623      	mov	r3, r4
 800c8de:	469a      	mov	sl, r3
 800c8e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8e4:	b10a      	cbz	r2, 800c8ea <_vfiprintf_r+0xa2>
 800c8e6:	2a25      	cmp	r2, #37	; 0x25
 800c8e8:	d1f9      	bne.n	800c8de <_vfiprintf_r+0x96>
 800c8ea:	ebba 0b04 	subs.w	fp, sl, r4
 800c8ee:	d00b      	beq.n	800c908 <_vfiprintf_r+0xc0>
 800c8f0:	465b      	mov	r3, fp
 800c8f2:	4622      	mov	r2, r4
 800c8f4:	4629      	mov	r1, r5
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	f003 f919 	bl	800fb2e <__sfputs_r>
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	f000 80aa 	beq.w	800ca56 <_vfiprintf_r+0x20e>
 800c902:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c904:	445a      	add	r2, fp
 800c906:	9209      	str	r2, [sp, #36]	; 0x24
 800c908:	f89a 3000 	ldrb.w	r3, [sl]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f000 80a2 	beq.w	800ca56 <_vfiprintf_r+0x20e>
 800c912:	2300      	movs	r3, #0
 800c914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c91c:	f10a 0a01 	add.w	sl, sl, #1
 800c920:	9304      	str	r3, [sp, #16]
 800c922:	9307      	str	r3, [sp, #28]
 800c924:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c928:	931a      	str	r3, [sp, #104]	; 0x68
 800c92a:	4654      	mov	r4, sl
 800c92c:	2205      	movs	r2, #5
 800c92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c932:	4858      	ldr	r0, [pc, #352]	; (800ca94 <_vfiprintf_r+0x24c>)
 800c934:	f7f3 fc34 	bl	80001a0 <memchr>
 800c938:	9a04      	ldr	r2, [sp, #16]
 800c93a:	b9d8      	cbnz	r0, 800c974 <_vfiprintf_r+0x12c>
 800c93c:	06d1      	lsls	r1, r2, #27
 800c93e:	bf44      	itt	mi
 800c940:	2320      	movmi	r3, #32
 800c942:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c946:	0713      	lsls	r3, r2, #28
 800c948:	bf44      	itt	mi
 800c94a:	232b      	movmi	r3, #43	; 0x2b
 800c94c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c950:	f89a 3000 	ldrb.w	r3, [sl]
 800c954:	2b2a      	cmp	r3, #42	; 0x2a
 800c956:	d015      	beq.n	800c984 <_vfiprintf_r+0x13c>
 800c958:	9a07      	ldr	r2, [sp, #28]
 800c95a:	4654      	mov	r4, sl
 800c95c:	2000      	movs	r0, #0
 800c95e:	f04f 0c0a 	mov.w	ip, #10
 800c962:	4621      	mov	r1, r4
 800c964:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c968:	3b30      	subs	r3, #48	; 0x30
 800c96a:	2b09      	cmp	r3, #9
 800c96c:	d94e      	bls.n	800ca0c <_vfiprintf_r+0x1c4>
 800c96e:	b1b0      	cbz	r0, 800c99e <_vfiprintf_r+0x156>
 800c970:	9207      	str	r2, [sp, #28]
 800c972:	e014      	b.n	800c99e <_vfiprintf_r+0x156>
 800c974:	eba0 0308 	sub.w	r3, r0, r8
 800c978:	fa09 f303 	lsl.w	r3, r9, r3
 800c97c:	4313      	orrs	r3, r2
 800c97e:	9304      	str	r3, [sp, #16]
 800c980:	46a2      	mov	sl, r4
 800c982:	e7d2      	b.n	800c92a <_vfiprintf_r+0xe2>
 800c984:	9b03      	ldr	r3, [sp, #12]
 800c986:	1d19      	adds	r1, r3, #4
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	9103      	str	r1, [sp, #12]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	bfbb      	ittet	lt
 800c990:	425b      	neglt	r3, r3
 800c992:	f042 0202 	orrlt.w	r2, r2, #2
 800c996:	9307      	strge	r3, [sp, #28]
 800c998:	9307      	strlt	r3, [sp, #28]
 800c99a:	bfb8      	it	lt
 800c99c:	9204      	strlt	r2, [sp, #16]
 800c99e:	7823      	ldrb	r3, [r4, #0]
 800c9a0:	2b2e      	cmp	r3, #46	; 0x2e
 800c9a2:	d10c      	bne.n	800c9be <_vfiprintf_r+0x176>
 800c9a4:	7863      	ldrb	r3, [r4, #1]
 800c9a6:	2b2a      	cmp	r3, #42	; 0x2a
 800c9a8:	d135      	bne.n	800ca16 <_vfiprintf_r+0x1ce>
 800c9aa:	9b03      	ldr	r3, [sp, #12]
 800c9ac:	1d1a      	adds	r2, r3, #4
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	9203      	str	r2, [sp, #12]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	bfb8      	it	lt
 800c9b6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c9ba:	3402      	adds	r4, #2
 800c9bc:	9305      	str	r3, [sp, #20]
 800c9be:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800ca98 <_vfiprintf_r+0x250>
 800c9c2:	7821      	ldrb	r1, [r4, #0]
 800c9c4:	2203      	movs	r2, #3
 800c9c6:	4650      	mov	r0, sl
 800c9c8:	f7f3 fbea 	bl	80001a0 <memchr>
 800c9cc:	b140      	cbz	r0, 800c9e0 <_vfiprintf_r+0x198>
 800c9ce:	2340      	movs	r3, #64	; 0x40
 800c9d0:	eba0 000a 	sub.w	r0, r0, sl
 800c9d4:	fa03 f000 	lsl.w	r0, r3, r0
 800c9d8:	9b04      	ldr	r3, [sp, #16]
 800c9da:	4303      	orrs	r3, r0
 800c9dc:	3401      	adds	r4, #1
 800c9de:	9304      	str	r3, [sp, #16]
 800c9e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9e4:	482d      	ldr	r0, [pc, #180]	; (800ca9c <_vfiprintf_r+0x254>)
 800c9e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9ea:	2206      	movs	r2, #6
 800c9ec:	f7f3 fbd8 	bl	80001a0 <memchr>
 800c9f0:	2800      	cmp	r0, #0
 800c9f2:	d03f      	beq.n	800ca74 <_vfiprintf_r+0x22c>
 800c9f4:	4b2a      	ldr	r3, [pc, #168]	; (800caa0 <_vfiprintf_r+0x258>)
 800c9f6:	bb1b      	cbnz	r3, 800ca40 <_vfiprintf_r+0x1f8>
 800c9f8:	9b03      	ldr	r3, [sp, #12]
 800c9fa:	3307      	adds	r3, #7
 800c9fc:	f023 0307 	bic.w	r3, r3, #7
 800ca00:	3308      	adds	r3, #8
 800ca02:	9303      	str	r3, [sp, #12]
 800ca04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca06:	443b      	add	r3, r7
 800ca08:	9309      	str	r3, [sp, #36]	; 0x24
 800ca0a:	e767      	b.n	800c8dc <_vfiprintf_r+0x94>
 800ca0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca10:	460c      	mov	r4, r1
 800ca12:	2001      	movs	r0, #1
 800ca14:	e7a5      	b.n	800c962 <_vfiprintf_r+0x11a>
 800ca16:	2300      	movs	r3, #0
 800ca18:	3401      	adds	r4, #1
 800ca1a:	9305      	str	r3, [sp, #20]
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	f04f 0c0a 	mov.w	ip, #10
 800ca22:	4620      	mov	r0, r4
 800ca24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca28:	3a30      	subs	r2, #48	; 0x30
 800ca2a:	2a09      	cmp	r2, #9
 800ca2c:	d903      	bls.n	800ca36 <_vfiprintf_r+0x1ee>
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d0c5      	beq.n	800c9be <_vfiprintf_r+0x176>
 800ca32:	9105      	str	r1, [sp, #20]
 800ca34:	e7c3      	b.n	800c9be <_vfiprintf_r+0x176>
 800ca36:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca3a:	4604      	mov	r4, r0
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	e7f0      	b.n	800ca22 <_vfiprintf_r+0x1da>
 800ca40:	ab03      	add	r3, sp, #12
 800ca42:	9300      	str	r3, [sp, #0]
 800ca44:	462a      	mov	r2, r5
 800ca46:	4b17      	ldr	r3, [pc, #92]	; (800caa4 <_vfiprintf_r+0x25c>)
 800ca48:	a904      	add	r1, sp, #16
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f7ff f848 	bl	800bae0 <_printf_float>
 800ca50:	4607      	mov	r7, r0
 800ca52:	1c78      	adds	r0, r7, #1
 800ca54:	d1d6      	bne.n	800ca04 <_vfiprintf_r+0x1bc>
 800ca56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca58:	07d9      	lsls	r1, r3, #31
 800ca5a:	d405      	bmi.n	800ca68 <_vfiprintf_r+0x220>
 800ca5c:	89ab      	ldrh	r3, [r5, #12]
 800ca5e:	059a      	lsls	r2, r3, #22
 800ca60:	d402      	bmi.n	800ca68 <_vfiprintf_r+0x220>
 800ca62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca64:	f000 ffea 	bl	800da3c <__retarget_lock_release_recursive>
 800ca68:	89ab      	ldrh	r3, [r5, #12]
 800ca6a:	065b      	lsls	r3, r3, #25
 800ca6c:	f53f af12 	bmi.w	800c894 <_vfiprintf_r+0x4c>
 800ca70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca72:	e711      	b.n	800c898 <_vfiprintf_r+0x50>
 800ca74:	ab03      	add	r3, sp, #12
 800ca76:	9300      	str	r3, [sp, #0]
 800ca78:	462a      	mov	r2, r5
 800ca7a:	4b0a      	ldr	r3, [pc, #40]	; (800caa4 <_vfiprintf_r+0x25c>)
 800ca7c:	a904      	add	r1, sp, #16
 800ca7e:	4630      	mov	r0, r6
 800ca80:	f7ff fa58 	bl	800bf34 <_printf_i>
 800ca84:	e7e4      	b.n	800ca50 <_vfiprintf_r+0x208>
 800ca86:	bf00      	nop
 800ca88:	080118c4 	.word	0x080118c4
 800ca8c:	080118e4 	.word	0x080118e4
 800ca90:	080118a4 	.word	0x080118a4
 800ca94:	08011b69 	.word	0x08011b69
 800ca98:	08011b6f 	.word	0x08011b6f
 800ca9c:	08011b73 	.word	0x08011b73
 800caa0:	0800bae1 	.word	0x0800bae1
 800caa4:	0800fb2f 	.word	0x0800fb2f

0800caa8 <__swbuf_r>:
 800caa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caaa:	460e      	mov	r6, r1
 800caac:	4614      	mov	r4, r2
 800caae:	4605      	mov	r5, r0
 800cab0:	b118      	cbz	r0, 800caba <__swbuf_r+0x12>
 800cab2:	6983      	ldr	r3, [r0, #24]
 800cab4:	b90b      	cbnz	r3, 800caba <__swbuf_r+0x12>
 800cab6:	f000 f9b7 	bl	800ce28 <__sinit>
 800caba:	4b21      	ldr	r3, [pc, #132]	; (800cb40 <__swbuf_r+0x98>)
 800cabc:	429c      	cmp	r4, r3
 800cabe:	d12b      	bne.n	800cb18 <__swbuf_r+0x70>
 800cac0:	686c      	ldr	r4, [r5, #4]
 800cac2:	69a3      	ldr	r3, [r4, #24]
 800cac4:	60a3      	str	r3, [r4, #8]
 800cac6:	89a3      	ldrh	r3, [r4, #12]
 800cac8:	071a      	lsls	r2, r3, #28
 800caca:	d52f      	bpl.n	800cb2c <__swbuf_r+0x84>
 800cacc:	6923      	ldr	r3, [r4, #16]
 800cace:	b36b      	cbz	r3, 800cb2c <__swbuf_r+0x84>
 800cad0:	6923      	ldr	r3, [r4, #16]
 800cad2:	6820      	ldr	r0, [r4, #0]
 800cad4:	1ac0      	subs	r0, r0, r3
 800cad6:	6963      	ldr	r3, [r4, #20]
 800cad8:	b2f6      	uxtb	r6, r6
 800cada:	4283      	cmp	r3, r0
 800cadc:	4637      	mov	r7, r6
 800cade:	dc04      	bgt.n	800caea <__swbuf_r+0x42>
 800cae0:	4621      	mov	r1, r4
 800cae2:	4628      	mov	r0, r5
 800cae4:	f000 f922 	bl	800cd2c <_fflush_r>
 800cae8:	bb30      	cbnz	r0, 800cb38 <__swbuf_r+0x90>
 800caea:	68a3      	ldr	r3, [r4, #8]
 800caec:	3b01      	subs	r3, #1
 800caee:	60a3      	str	r3, [r4, #8]
 800caf0:	6823      	ldr	r3, [r4, #0]
 800caf2:	1c5a      	adds	r2, r3, #1
 800caf4:	6022      	str	r2, [r4, #0]
 800caf6:	701e      	strb	r6, [r3, #0]
 800caf8:	6963      	ldr	r3, [r4, #20]
 800cafa:	3001      	adds	r0, #1
 800cafc:	4283      	cmp	r3, r0
 800cafe:	d004      	beq.n	800cb0a <__swbuf_r+0x62>
 800cb00:	89a3      	ldrh	r3, [r4, #12]
 800cb02:	07db      	lsls	r3, r3, #31
 800cb04:	d506      	bpl.n	800cb14 <__swbuf_r+0x6c>
 800cb06:	2e0a      	cmp	r6, #10
 800cb08:	d104      	bne.n	800cb14 <__swbuf_r+0x6c>
 800cb0a:	4621      	mov	r1, r4
 800cb0c:	4628      	mov	r0, r5
 800cb0e:	f000 f90d 	bl	800cd2c <_fflush_r>
 800cb12:	b988      	cbnz	r0, 800cb38 <__swbuf_r+0x90>
 800cb14:	4638      	mov	r0, r7
 800cb16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb18:	4b0a      	ldr	r3, [pc, #40]	; (800cb44 <__swbuf_r+0x9c>)
 800cb1a:	429c      	cmp	r4, r3
 800cb1c:	d101      	bne.n	800cb22 <__swbuf_r+0x7a>
 800cb1e:	68ac      	ldr	r4, [r5, #8]
 800cb20:	e7cf      	b.n	800cac2 <__swbuf_r+0x1a>
 800cb22:	4b09      	ldr	r3, [pc, #36]	; (800cb48 <__swbuf_r+0xa0>)
 800cb24:	429c      	cmp	r4, r3
 800cb26:	bf08      	it	eq
 800cb28:	68ec      	ldreq	r4, [r5, #12]
 800cb2a:	e7ca      	b.n	800cac2 <__swbuf_r+0x1a>
 800cb2c:	4621      	mov	r1, r4
 800cb2e:	4628      	mov	r0, r5
 800cb30:	f000 f80c 	bl	800cb4c <__swsetup_r>
 800cb34:	2800      	cmp	r0, #0
 800cb36:	d0cb      	beq.n	800cad0 <__swbuf_r+0x28>
 800cb38:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cb3c:	e7ea      	b.n	800cb14 <__swbuf_r+0x6c>
 800cb3e:	bf00      	nop
 800cb40:	080118c4 	.word	0x080118c4
 800cb44:	080118e4 	.word	0x080118e4
 800cb48:	080118a4 	.word	0x080118a4

0800cb4c <__swsetup_r>:
 800cb4c:	4b32      	ldr	r3, [pc, #200]	; (800cc18 <__swsetup_r+0xcc>)
 800cb4e:	b570      	push	{r4, r5, r6, lr}
 800cb50:	681d      	ldr	r5, [r3, #0]
 800cb52:	4606      	mov	r6, r0
 800cb54:	460c      	mov	r4, r1
 800cb56:	b125      	cbz	r5, 800cb62 <__swsetup_r+0x16>
 800cb58:	69ab      	ldr	r3, [r5, #24]
 800cb5a:	b913      	cbnz	r3, 800cb62 <__swsetup_r+0x16>
 800cb5c:	4628      	mov	r0, r5
 800cb5e:	f000 f963 	bl	800ce28 <__sinit>
 800cb62:	4b2e      	ldr	r3, [pc, #184]	; (800cc1c <__swsetup_r+0xd0>)
 800cb64:	429c      	cmp	r4, r3
 800cb66:	d10f      	bne.n	800cb88 <__swsetup_r+0x3c>
 800cb68:	686c      	ldr	r4, [r5, #4]
 800cb6a:	89a3      	ldrh	r3, [r4, #12]
 800cb6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb70:	0719      	lsls	r1, r3, #28
 800cb72:	d42c      	bmi.n	800cbce <__swsetup_r+0x82>
 800cb74:	06dd      	lsls	r5, r3, #27
 800cb76:	d411      	bmi.n	800cb9c <__swsetup_r+0x50>
 800cb78:	2309      	movs	r3, #9
 800cb7a:	6033      	str	r3, [r6, #0]
 800cb7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cb80:	81a3      	strh	r3, [r4, #12]
 800cb82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb86:	e03e      	b.n	800cc06 <__swsetup_r+0xba>
 800cb88:	4b25      	ldr	r3, [pc, #148]	; (800cc20 <__swsetup_r+0xd4>)
 800cb8a:	429c      	cmp	r4, r3
 800cb8c:	d101      	bne.n	800cb92 <__swsetup_r+0x46>
 800cb8e:	68ac      	ldr	r4, [r5, #8]
 800cb90:	e7eb      	b.n	800cb6a <__swsetup_r+0x1e>
 800cb92:	4b24      	ldr	r3, [pc, #144]	; (800cc24 <__swsetup_r+0xd8>)
 800cb94:	429c      	cmp	r4, r3
 800cb96:	bf08      	it	eq
 800cb98:	68ec      	ldreq	r4, [r5, #12]
 800cb9a:	e7e6      	b.n	800cb6a <__swsetup_r+0x1e>
 800cb9c:	0758      	lsls	r0, r3, #29
 800cb9e:	d512      	bpl.n	800cbc6 <__swsetup_r+0x7a>
 800cba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cba2:	b141      	cbz	r1, 800cbb6 <__swsetup_r+0x6a>
 800cba4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cba8:	4299      	cmp	r1, r3
 800cbaa:	d002      	beq.n	800cbb2 <__swsetup_r+0x66>
 800cbac:	4630      	mov	r0, r6
 800cbae:	f7fe fef3 	bl	800b998 <_free_r>
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	6363      	str	r3, [r4, #52]	; 0x34
 800cbb6:	89a3      	ldrh	r3, [r4, #12]
 800cbb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cbbc:	81a3      	strh	r3, [r4, #12]
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	6063      	str	r3, [r4, #4]
 800cbc2:	6923      	ldr	r3, [r4, #16]
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	89a3      	ldrh	r3, [r4, #12]
 800cbc8:	f043 0308 	orr.w	r3, r3, #8
 800cbcc:	81a3      	strh	r3, [r4, #12]
 800cbce:	6923      	ldr	r3, [r4, #16]
 800cbd0:	b94b      	cbnz	r3, 800cbe6 <__swsetup_r+0x9a>
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cbd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbdc:	d003      	beq.n	800cbe6 <__swsetup_r+0x9a>
 800cbde:	4621      	mov	r1, r4
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	f000 f99f 	bl	800cf24 <__smakebuf_r>
 800cbe6:	89a0      	ldrh	r0, [r4, #12]
 800cbe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cbec:	f010 0301 	ands.w	r3, r0, #1
 800cbf0:	d00a      	beq.n	800cc08 <__swsetup_r+0xbc>
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	60a3      	str	r3, [r4, #8]
 800cbf6:	6963      	ldr	r3, [r4, #20]
 800cbf8:	425b      	negs	r3, r3
 800cbfa:	61a3      	str	r3, [r4, #24]
 800cbfc:	6923      	ldr	r3, [r4, #16]
 800cbfe:	b943      	cbnz	r3, 800cc12 <__swsetup_r+0xc6>
 800cc00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cc04:	d1ba      	bne.n	800cb7c <__swsetup_r+0x30>
 800cc06:	bd70      	pop	{r4, r5, r6, pc}
 800cc08:	0781      	lsls	r1, r0, #30
 800cc0a:	bf58      	it	pl
 800cc0c:	6963      	ldrpl	r3, [r4, #20]
 800cc0e:	60a3      	str	r3, [r4, #8]
 800cc10:	e7f4      	b.n	800cbfc <__swsetup_r+0xb0>
 800cc12:	2000      	movs	r0, #0
 800cc14:	e7f7      	b.n	800cc06 <__swsetup_r+0xba>
 800cc16:	bf00      	nop
 800cc18:	20000374 	.word	0x20000374
 800cc1c:	080118c4 	.word	0x080118c4
 800cc20:	080118e4 	.word	0x080118e4
 800cc24:	080118a4 	.word	0x080118a4

0800cc28 <__sflush_r>:
 800cc28:	898a      	ldrh	r2, [r1, #12]
 800cc2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2c:	4605      	mov	r5, r0
 800cc2e:	0710      	lsls	r0, r2, #28
 800cc30:	460c      	mov	r4, r1
 800cc32:	d457      	bmi.n	800cce4 <__sflush_r+0xbc>
 800cc34:	684b      	ldr	r3, [r1, #4]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	dc04      	bgt.n	800cc44 <__sflush_r+0x1c>
 800cc3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	dc01      	bgt.n	800cc44 <__sflush_r+0x1c>
 800cc40:	2000      	movs	r0, #0
 800cc42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc46:	2e00      	cmp	r6, #0
 800cc48:	d0fa      	beq.n	800cc40 <__sflush_r+0x18>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cc50:	682f      	ldr	r7, [r5, #0]
 800cc52:	602b      	str	r3, [r5, #0]
 800cc54:	d032      	beq.n	800ccbc <__sflush_r+0x94>
 800cc56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cc58:	89a3      	ldrh	r3, [r4, #12]
 800cc5a:	075a      	lsls	r2, r3, #29
 800cc5c:	d505      	bpl.n	800cc6a <__sflush_r+0x42>
 800cc5e:	6863      	ldr	r3, [r4, #4]
 800cc60:	1ac0      	subs	r0, r0, r3
 800cc62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cc64:	b10b      	cbz	r3, 800cc6a <__sflush_r+0x42>
 800cc66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cc68:	1ac0      	subs	r0, r0, r3
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc70:	6a21      	ldr	r1, [r4, #32]
 800cc72:	4628      	mov	r0, r5
 800cc74:	47b0      	blx	r6
 800cc76:	1c43      	adds	r3, r0, #1
 800cc78:	89a3      	ldrh	r3, [r4, #12]
 800cc7a:	d106      	bne.n	800cc8a <__sflush_r+0x62>
 800cc7c:	6829      	ldr	r1, [r5, #0]
 800cc7e:	291d      	cmp	r1, #29
 800cc80:	d82c      	bhi.n	800ccdc <__sflush_r+0xb4>
 800cc82:	4a29      	ldr	r2, [pc, #164]	; (800cd28 <__sflush_r+0x100>)
 800cc84:	40ca      	lsrs	r2, r1
 800cc86:	07d6      	lsls	r6, r2, #31
 800cc88:	d528      	bpl.n	800ccdc <__sflush_r+0xb4>
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	6062      	str	r2, [r4, #4]
 800cc8e:	04d9      	lsls	r1, r3, #19
 800cc90:	6922      	ldr	r2, [r4, #16]
 800cc92:	6022      	str	r2, [r4, #0]
 800cc94:	d504      	bpl.n	800cca0 <__sflush_r+0x78>
 800cc96:	1c42      	adds	r2, r0, #1
 800cc98:	d101      	bne.n	800cc9e <__sflush_r+0x76>
 800cc9a:	682b      	ldr	r3, [r5, #0]
 800cc9c:	b903      	cbnz	r3, 800cca0 <__sflush_r+0x78>
 800cc9e:	6560      	str	r0, [r4, #84]	; 0x54
 800cca0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cca2:	602f      	str	r7, [r5, #0]
 800cca4:	2900      	cmp	r1, #0
 800cca6:	d0cb      	beq.n	800cc40 <__sflush_r+0x18>
 800cca8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccac:	4299      	cmp	r1, r3
 800ccae:	d002      	beq.n	800ccb6 <__sflush_r+0x8e>
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	f7fe fe71 	bl	800b998 <_free_r>
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	6360      	str	r0, [r4, #52]	; 0x34
 800ccba:	e7c2      	b.n	800cc42 <__sflush_r+0x1a>
 800ccbc:	6a21      	ldr	r1, [r4, #32]
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	4628      	mov	r0, r5
 800ccc2:	47b0      	blx	r6
 800ccc4:	1c41      	adds	r1, r0, #1
 800ccc6:	d1c7      	bne.n	800cc58 <__sflush_r+0x30>
 800ccc8:	682b      	ldr	r3, [r5, #0]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d0c4      	beq.n	800cc58 <__sflush_r+0x30>
 800ccce:	2b1d      	cmp	r3, #29
 800ccd0:	d001      	beq.n	800ccd6 <__sflush_r+0xae>
 800ccd2:	2b16      	cmp	r3, #22
 800ccd4:	d101      	bne.n	800ccda <__sflush_r+0xb2>
 800ccd6:	602f      	str	r7, [r5, #0]
 800ccd8:	e7b2      	b.n	800cc40 <__sflush_r+0x18>
 800ccda:	89a3      	ldrh	r3, [r4, #12]
 800ccdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cce0:	81a3      	strh	r3, [r4, #12]
 800cce2:	e7ae      	b.n	800cc42 <__sflush_r+0x1a>
 800cce4:	690f      	ldr	r7, [r1, #16]
 800cce6:	2f00      	cmp	r7, #0
 800cce8:	d0aa      	beq.n	800cc40 <__sflush_r+0x18>
 800ccea:	0793      	lsls	r3, r2, #30
 800ccec:	680e      	ldr	r6, [r1, #0]
 800ccee:	bf08      	it	eq
 800ccf0:	694b      	ldreq	r3, [r1, #20]
 800ccf2:	600f      	str	r7, [r1, #0]
 800ccf4:	bf18      	it	ne
 800ccf6:	2300      	movne	r3, #0
 800ccf8:	1bf6      	subs	r6, r6, r7
 800ccfa:	608b      	str	r3, [r1, #8]
 800ccfc:	2e00      	cmp	r6, #0
 800ccfe:	dd9f      	ble.n	800cc40 <__sflush_r+0x18>
 800cd00:	6a21      	ldr	r1, [r4, #32]
 800cd02:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cd06:	4633      	mov	r3, r6
 800cd08:	463a      	mov	r2, r7
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	47e0      	blx	ip
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	dc06      	bgt.n	800cd20 <__sflush_r+0xf8>
 800cd12:	89a3      	ldrh	r3, [r4, #12]
 800cd14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd18:	81a3      	strh	r3, [r4, #12]
 800cd1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd1e:	e790      	b.n	800cc42 <__sflush_r+0x1a>
 800cd20:	4407      	add	r7, r0
 800cd22:	1a36      	subs	r6, r6, r0
 800cd24:	e7ea      	b.n	800ccfc <__sflush_r+0xd4>
 800cd26:	bf00      	nop
 800cd28:	20400001 	.word	0x20400001

0800cd2c <_fflush_r>:
 800cd2c:	b538      	push	{r3, r4, r5, lr}
 800cd2e:	690b      	ldr	r3, [r1, #16]
 800cd30:	4605      	mov	r5, r0
 800cd32:	460c      	mov	r4, r1
 800cd34:	b913      	cbnz	r3, 800cd3c <_fflush_r+0x10>
 800cd36:	2500      	movs	r5, #0
 800cd38:	4628      	mov	r0, r5
 800cd3a:	bd38      	pop	{r3, r4, r5, pc}
 800cd3c:	b118      	cbz	r0, 800cd46 <_fflush_r+0x1a>
 800cd3e:	6983      	ldr	r3, [r0, #24]
 800cd40:	b90b      	cbnz	r3, 800cd46 <_fflush_r+0x1a>
 800cd42:	f000 f871 	bl	800ce28 <__sinit>
 800cd46:	4b14      	ldr	r3, [pc, #80]	; (800cd98 <_fflush_r+0x6c>)
 800cd48:	429c      	cmp	r4, r3
 800cd4a:	d11b      	bne.n	800cd84 <_fflush_r+0x58>
 800cd4c:	686c      	ldr	r4, [r5, #4]
 800cd4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d0ef      	beq.n	800cd36 <_fflush_r+0xa>
 800cd56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cd58:	07d0      	lsls	r0, r2, #31
 800cd5a:	d404      	bmi.n	800cd66 <_fflush_r+0x3a>
 800cd5c:	0599      	lsls	r1, r3, #22
 800cd5e:	d402      	bmi.n	800cd66 <_fflush_r+0x3a>
 800cd60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd62:	f000 fe63 	bl	800da2c <__retarget_lock_acquire_recursive>
 800cd66:	4628      	mov	r0, r5
 800cd68:	4621      	mov	r1, r4
 800cd6a:	f7ff ff5d 	bl	800cc28 <__sflush_r>
 800cd6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd70:	07da      	lsls	r2, r3, #31
 800cd72:	4605      	mov	r5, r0
 800cd74:	d4e0      	bmi.n	800cd38 <_fflush_r+0xc>
 800cd76:	89a3      	ldrh	r3, [r4, #12]
 800cd78:	059b      	lsls	r3, r3, #22
 800cd7a:	d4dd      	bmi.n	800cd38 <_fflush_r+0xc>
 800cd7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd7e:	f000 fe5d 	bl	800da3c <__retarget_lock_release_recursive>
 800cd82:	e7d9      	b.n	800cd38 <_fflush_r+0xc>
 800cd84:	4b05      	ldr	r3, [pc, #20]	; (800cd9c <_fflush_r+0x70>)
 800cd86:	429c      	cmp	r4, r3
 800cd88:	d101      	bne.n	800cd8e <_fflush_r+0x62>
 800cd8a:	68ac      	ldr	r4, [r5, #8]
 800cd8c:	e7df      	b.n	800cd4e <_fflush_r+0x22>
 800cd8e:	4b04      	ldr	r3, [pc, #16]	; (800cda0 <_fflush_r+0x74>)
 800cd90:	429c      	cmp	r4, r3
 800cd92:	bf08      	it	eq
 800cd94:	68ec      	ldreq	r4, [r5, #12]
 800cd96:	e7da      	b.n	800cd4e <_fflush_r+0x22>
 800cd98:	080118c4 	.word	0x080118c4
 800cd9c:	080118e4 	.word	0x080118e4
 800cda0:	080118a4 	.word	0x080118a4

0800cda4 <std>:
 800cda4:	2300      	movs	r3, #0
 800cda6:	b510      	push	{r4, lr}
 800cda8:	4604      	mov	r4, r0
 800cdaa:	e9c0 3300 	strd	r3, r3, [r0]
 800cdae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cdb2:	6083      	str	r3, [r0, #8]
 800cdb4:	8181      	strh	r1, [r0, #12]
 800cdb6:	6643      	str	r3, [r0, #100]	; 0x64
 800cdb8:	81c2      	strh	r2, [r0, #14]
 800cdba:	6183      	str	r3, [r0, #24]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	2208      	movs	r2, #8
 800cdc0:	305c      	adds	r0, #92	; 0x5c
 800cdc2:	f002 fc71 	bl	800f6a8 <memset>
 800cdc6:	4b05      	ldr	r3, [pc, #20]	; (800cddc <std+0x38>)
 800cdc8:	6263      	str	r3, [r4, #36]	; 0x24
 800cdca:	4b05      	ldr	r3, [pc, #20]	; (800cde0 <std+0x3c>)
 800cdcc:	62a3      	str	r3, [r4, #40]	; 0x28
 800cdce:	4b05      	ldr	r3, [pc, #20]	; (800cde4 <std+0x40>)
 800cdd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cdd2:	4b05      	ldr	r3, [pc, #20]	; (800cde8 <std+0x44>)
 800cdd4:	6224      	str	r4, [r4, #32]
 800cdd6:	6323      	str	r3, [r4, #48]	; 0x30
 800cdd8:	bd10      	pop	{r4, pc}
 800cdda:	bf00      	nop
 800cddc:	0800fc83 	.word	0x0800fc83
 800cde0:	0800fca5 	.word	0x0800fca5
 800cde4:	0800fcdd 	.word	0x0800fcdd
 800cde8:	0800fd01 	.word	0x0800fd01

0800cdec <_cleanup_r>:
 800cdec:	4901      	ldr	r1, [pc, #4]	; (800cdf4 <_cleanup_r+0x8>)
 800cdee:	f002 beda 	b.w	800fba6 <_fwalk_reent>
 800cdf2:	bf00      	nop
 800cdf4:	0800cd2d 	.word	0x0800cd2d

0800cdf8 <__sfp_lock_acquire>:
 800cdf8:	4801      	ldr	r0, [pc, #4]	; (800ce00 <__sfp_lock_acquire+0x8>)
 800cdfa:	f000 be17 	b.w	800da2c <__retarget_lock_acquire_recursive>
 800cdfe:	bf00      	nop
 800ce00:	200005c4 	.word	0x200005c4

0800ce04 <__sfp_lock_release>:
 800ce04:	4801      	ldr	r0, [pc, #4]	; (800ce0c <__sfp_lock_release+0x8>)
 800ce06:	f000 be19 	b.w	800da3c <__retarget_lock_release_recursive>
 800ce0a:	bf00      	nop
 800ce0c:	200005c4 	.word	0x200005c4

0800ce10 <__sinit_lock_acquire>:
 800ce10:	4801      	ldr	r0, [pc, #4]	; (800ce18 <__sinit_lock_acquire+0x8>)
 800ce12:	f000 be0b 	b.w	800da2c <__retarget_lock_acquire_recursive>
 800ce16:	bf00      	nop
 800ce18:	200005d8 	.word	0x200005d8

0800ce1c <__sinit_lock_release>:
 800ce1c:	4801      	ldr	r0, [pc, #4]	; (800ce24 <__sinit_lock_release+0x8>)
 800ce1e:	f000 be0d 	b.w	800da3c <__retarget_lock_release_recursive>
 800ce22:	bf00      	nop
 800ce24:	200005d8 	.word	0x200005d8

0800ce28 <__sinit>:
 800ce28:	b510      	push	{r4, lr}
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	f7ff fff0 	bl	800ce10 <__sinit_lock_acquire>
 800ce30:	69a3      	ldr	r3, [r4, #24]
 800ce32:	b11b      	cbz	r3, 800ce3c <__sinit+0x14>
 800ce34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce38:	f7ff bff0 	b.w	800ce1c <__sinit_lock_release>
 800ce3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ce40:	6523      	str	r3, [r4, #80]	; 0x50
 800ce42:	4b13      	ldr	r3, [pc, #76]	; (800ce90 <__sinit+0x68>)
 800ce44:	4a13      	ldr	r2, [pc, #76]	; (800ce94 <__sinit+0x6c>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	62a2      	str	r2, [r4, #40]	; 0x28
 800ce4a:	42a3      	cmp	r3, r4
 800ce4c:	bf04      	itt	eq
 800ce4e:	2301      	moveq	r3, #1
 800ce50:	61a3      	streq	r3, [r4, #24]
 800ce52:	4620      	mov	r0, r4
 800ce54:	f000 f820 	bl	800ce98 <__sfp>
 800ce58:	6060      	str	r0, [r4, #4]
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	f000 f81c 	bl	800ce98 <__sfp>
 800ce60:	60a0      	str	r0, [r4, #8]
 800ce62:	4620      	mov	r0, r4
 800ce64:	f000 f818 	bl	800ce98 <__sfp>
 800ce68:	2200      	movs	r2, #0
 800ce6a:	60e0      	str	r0, [r4, #12]
 800ce6c:	2104      	movs	r1, #4
 800ce6e:	6860      	ldr	r0, [r4, #4]
 800ce70:	f7ff ff98 	bl	800cda4 <std>
 800ce74:	68a0      	ldr	r0, [r4, #8]
 800ce76:	2201      	movs	r2, #1
 800ce78:	2109      	movs	r1, #9
 800ce7a:	f7ff ff93 	bl	800cda4 <std>
 800ce7e:	68e0      	ldr	r0, [r4, #12]
 800ce80:	2202      	movs	r2, #2
 800ce82:	2112      	movs	r1, #18
 800ce84:	f7ff ff8e 	bl	800cda4 <std>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	61a3      	str	r3, [r4, #24]
 800ce8c:	e7d2      	b.n	800ce34 <__sinit+0xc>
 800ce8e:	bf00      	nop
 800ce90:	08011894 	.word	0x08011894
 800ce94:	0800cded 	.word	0x0800cded

0800ce98 <__sfp>:
 800ce98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce9a:	4607      	mov	r7, r0
 800ce9c:	f7ff ffac 	bl	800cdf8 <__sfp_lock_acquire>
 800cea0:	4b1e      	ldr	r3, [pc, #120]	; (800cf1c <__sfp+0x84>)
 800cea2:	681e      	ldr	r6, [r3, #0]
 800cea4:	69b3      	ldr	r3, [r6, #24]
 800cea6:	b913      	cbnz	r3, 800ceae <__sfp+0x16>
 800cea8:	4630      	mov	r0, r6
 800ceaa:	f7ff ffbd 	bl	800ce28 <__sinit>
 800ceae:	3648      	adds	r6, #72	; 0x48
 800ceb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ceb4:	3b01      	subs	r3, #1
 800ceb6:	d503      	bpl.n	800cec0 <__sfp+0x28>
 800ceb8:	6833      	ldr	r3, [r6, #0]
 800ceba:	b30b      	cbz	r3, 800cf00 <__sfp+0x68>
 800cebc:	6836      	ldr	r6, [r6, #0]
 800cebe:	e7f7      	b.n	800ceb0 <__sfp+0x18>
 800cec0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cec4:	b9d5      	cbnz	r5, 800cefc <__sfp+0x64>
 800cec6:	4b16      	ldr	r3, [pc, #88]	; (800cf20 <__sfp+0x88>)
 800cec8:	60e3      	str	r3, [r4, #12]
 800ceca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cece:	6665      	str	r5, [r4, #100]	; 0x64
 800ced0:	f000 fda3 	bl	800da1a <__retarget_lock_init_recursive>
 800ced4:	f7ff ff96 	bl	800ce04 <__sfp_lock_release>
 800ced8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cedc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cee0:	6025      	str	r5, [r4, #0]
 800cee2:	61a5      	str	r5, [r4, #24]
 800cee4:	2208      	movs	r2, #8
 800cee6:	4629      	mov	r1, r5
 800cee8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ceec:	f002 fbdc 	bl	800f6a8 <memset>
 800cef0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cef4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cef8:	4620      	mov	r0, r4
 800cefa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cefc:	3468      	adds	r4, #104	; 0x68
 800cefe:	e7d9      	b.n	800ceb4 <__sfp+0x1c>
 800cf00:	2104      	movs	r1, #4
 800cf02:	4638      	mov	r0, r7
 800cf04:	f002 fe39 	bl	800fb7a <__sfmoreglue>
 800cf08:	4604      	mov	r4, r0
 800cf0a:	6030      	str	r0, [r6, #0]
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	d1d5      	bne.n	800cebc <__sfp+0x24>
 800cf10:	f7ff ff78 	bl	800ce04 <__sfp_lock_release>
 800cf14:	230c      	movs	r3, #12
 800cf16:	603b      	str	r3, [r7, #0]
 800cf18:	e7ee      	b.n	800cef8 <__sfp+0x60>
 800cf1a:	bf00      	nop
 800cf1c:	08011894 	.word	0x08011894
 800cf20:	ffff0001 	.word	0xffff0001

0800cf24 <__smakebuf_r>:
 800cf24:	898b      	ldrh	r3, [r1, #12]
 800cf26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf28:	079d      	lsls	r5, r3, #30
 800cf2a:	4606      	mov	r6, r0
 800cf2c:	460c      	mov	r4, r1
 800cf2e:	d507      	bpl.n	800cf40 <__smakebuf_r+0x1c>
 800cf30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	6123      	str	r3, [r4, #16]
 800cf38:	2301      	movs	r3, #1
 800cf3a:	6163      	str	r3, [r4, #20]
 800cf3c:	b002      	add	sp, #8
 800cf3e:	bd70      	pop	{r4, r5, r6, pc}
 800cf40:	ab01      	add	r3, sp, #4
 800cf42:	466a      	mov	r2, sp
 800cf44:	f002 fe4e 	bl	800fbe4 <__swhatbuf_r>
 800cf48:	9900      	ldr	r1, [sp, #0]
 800cf4a:	4605      	mov	r5, r0
 800cf4c:	4630      	mov	r0, r6
 800cf4e:	f7fe fd6d 	bl	800ba2c <_malloc_r>
 800cf52:	b948      	cbnz	r0, 800cf68 <__smakebuf_r+0x44>
 800cf54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf58:	059a      	lsls	r2, r3, #22
 800cf5a:	d4ef      	bmi.n	800cf3c <__smakebuf_r+0x18>
 800cf5c:	f023 0303 	bic.w	r3, r3, #3
 800cf60:	f043 0302 	orr.w	r3, r3, #2
 800cf64:	81a3      	strh	r3, [r4, #12]
 800cf66:	e7e3      	b.n	800cf30 <__smakebuf_r+0xc>
 800cf68:	4b0d      	ldr	r3, [pc, #52]	; (800cfa0 <__smakebuf_r+0x7c>)
 800cf6a:	62b3      	str	r3, [r6, #40]	; 0x28
 800cf6c:	89a3      	ldrh	r3, [r4, #12]
 800cf6e:	6020      	str	r0, [r4, #0]
 800cf70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf74:	81a3      	strh	r3, [r4, #12]
 800cf76:	9b00      	ldr	r3, [sp, #0]
 800cf78:	6163      	str	r3, [r4, #20]
 800cf7a:	9b01      	ldr	r3, [sp, #4]
 800cf7c:	6120      	str	r0, [r4, #16]
 800cf7e:	b15b      	cbz	r3, 800cf98 <__smakebuf_r+0x74>
 800cf80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf84:	4630      	mov	r0, r6
 800cf86:	f000 f85b 	bl	800d040 <_isatty_r>
 800cf8a:	b128      	cbz	r0, 800cf98 <__smakebuf_r+0x74>
 800cf8c:	89a3      	ldrh	r3, [r4, #12]
 800cf8e:	f023 0303 	bic.w	r3, r3, #3
 800cf92:	f043 0301 	orr.w	r3, r3, #1
 800cf96:	81a3      	strh	r3, [r4, #12]
 800cf98:	89a0      	ldrh	r0, [r4, #12]
 800cf9a:	4305      	orrs	r5, r0
 800cf9c:	81a5      	strh	r5, [r4, #12]
 800cf9e:	e7cd      	b.n	800cf3c <__smakebuf_r+0x18>
 800cfa0:	0800cded 	.word	0x0800cded

0800cfa4 <raise>:
 800cfa4:	4b02      	ldr	r3, [pc, #8]	; (800cfb0 <raise+0xc>)
 800cfa6:	4601      	mov	r1, r0
 800cfa8:	6818      	ldr	r0, [r3, #0]
 800cfaa:	f002 be40 	b.w	800fc2e <_raise_r>
 800cfae:	bf00      	nop
 800cfb0:	20000374 	.word	0x20000374

0800cfb4 <_kill_r>:
 800cfb4:	b538      	push	{r3, r4, r5, lr}
 800cfb6:	4d07      	ldr	r5, [pc, #28]	; (800cfd4 <_kill_r+0x20>)
 800cfb8:	2300      	movs	r3, #0
 800cfba:	4604      	mov	r4, r0
 800cfbc:	4608      	mov	r0, r1
 800cfbe:	4611      	mov	r1, r2
 800cfc0:	602b      	str	r3, [r5, #0]
 800cfc2:	f000 fd21 	bl	800da08 <_kill>
 800cfc6:	1c43      	adds	r3, r0, #1
 800cfc8:	d102      	bne.n	800cfd0 <_kill_r+0x1c>
 800cfca:	682b      	ldr	r3, [r5, #0]
 800cfcc:	b103      	cbz	r3, 800cfd0 <_kill_r+0x1c>
 800cfce:	6023      	str	r3, [r4, #0]
 800cfd0:	bd38      	pop	{r3, r4, r5, pc}
 800cfd2:	bf00      	nop
 800cfd4:	20001378 	.word	0x20001378

0800cfd8 <_write_r>:
 800cfd8:	b538      	push	{r3, r4, r5, lr}
 800cfda:	4d07      	ldr	r5, [pc, #28]	; (800cff8 <_write_r+0x20>)
 800cfdc:	4604      	mov	r4, r0
 800cfde:	4608      	mov	r0, r1
 800cfe0:	4611      	mov	r1, r2
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	602a      	str	r2, [r5, #0]
 800cfe6:	461a      	mov	r2, r3
 800cfe8:	f000 fcfe 	bl	800d9e8 <_write>
 800cfec:	1c43      	adds	r3, r0, #1
 800cfee:	d102      	bne.n	800cff6 <_write_r+0x1e>
 800cff0:	682b      	ldr	r3, [r5, #0]
 800cff2:	b103      	cbz	r3, 800cff6 <_write_r+0x1e>
 800cff4:	6023      	str	r3, [r4, #0]
 800cff6:	bd38      	pop	{r3, r4, r5, pc}
 800cff8:	20001378 	.word	0x20001378

0800cffc <_close_r>:
 800cffc:	b538      	push	{r3, r4, r5, lr}
 800cffe:	4d06      	ldr	r5, [pc, #24]	; (800d018 <_close_r+0x1c>)
 800d000:	2300      	movs	r3, #0
 800d002:	4604      	mov	r4, r0
 800d004:	4608      	mov	r0, r1
 800d006:	602b      	str	r3, [r5, #0]
 800d008:	f000 fcf4 	bl	800d9f4 <_close>
 800d00c:	1c43      	adds	r3, r0, #1
 800d00e:	d102      	bne.n	800d016 <_close_r+0x1a>
 800d010:	682b      	ldr	r3, [r5, #0]
 800d012:	b103      	cbz	r3, 800d016 <_close_r+0x1a>
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	bd38      	pop	{r3, r4, r5, pc}
 800d018:	20001378 	.word	0x20001378

0800d01c <_fstat_r>:
 800d01c:	b538      	push	{r3, r4, r5, lr}
 800d01e:	4d07      	ldr	r5, [pc, #28]	; (800d03c <_fstat_r+0x20>)
 800d020:	2300      	movs	r3, #0
 800d022:	4604      	mov	r4, r0
 800d024:	4608      	mov	r0, r1
 800d026:	4611      	mov	r1, r2
 800d028:	602b      	str	r3, [r5, #0]
 800d02a:	f000 fcf1 	bl	800da10 <_fstat>
 800d02e:	1c43      	adds	r3, r0, #1
 800d030:	d102      	bne.n	800d038 <_fstat_r+0x1c>
 800d032:	682b      	ldr	r3, [r5, #0]
 800d034:	b103      	cbz	r3, 800d038 <_fstat_r+0x1c>
 800d036:	6023      	str	r3, [r4, #0]
 800d038:	bd38      	pop	{r3, r4, r5, pc}
 800d03a:	bf00      	nop
 800d03c:	20001378 	.word	0x20001378

0800d040 <_isatty_r>:
 800d040:	b538      	push	{r3, r4, r5, lr}
 800d042:	4d06      	ldr	r5, [pc, #24]	; (800d05c <_isatty_r+0x1c>)
 800d044:	2300      	movs	r3, #0
 800d046:	4604      	mov	r4, r0
 800d048:	4608      	mov	r0, r1
 800d04a:	602b      	str	r3, [r5, #0]
 800d04c:	f000 fcd7 	bl	800d9fe <_isatty>
 800d050:	1c43      	adds	r3, r0, #1
 800d052:	d102      	bne.n	800d05a <_isatty_r+0x1a>
 800d054:	682b      	ldr	r3, [r5, #0]
 800d056:	b103      	cbz	r3, 800d05a <_isatty_r+0x1a>
 800d058:	6023      	str	r3, [r4, #0]
 800d05a:	bd38      	pop	{r3, r4, r5, pc}
 800d05c:	20001378 	.word	0x20001378

0800d060 <_lseek_r>:
 800d060:	b538      	push	{r3, r4, r5, lr}
 800d062:	4d07      	ldr	r5, [pc, #28]	; (800d080 <_lseek_r+0x20>)
 800d064:	4604      	mov	r4, r0
 800d066:	4608      	mov	r0, r1
 800d068:	4611      	mov	r1, r2
 800d06a:	2200      	movs	r2, #0
 800d06c:	602a      	str	r2, [r5, #0]
 800d06e:	461a      	mov	r2, r3
 800d070:	f000 fcc3 	bl	800d9fa <_lseek>
 800d074:	1c43      	adds	r3, r0, #1
 800d076:	d102      	bne.n	800d07e <_lseek_r+0x1e>
 800d078:	682b      	ldr	r3, [r5, #0]
 800d07a:	b103      	cbz	r3, 800d07e <_lseek_r+0x1e>
 800d07c:	6023      	str	r3, [r4, #0]
 800d07e:	bd38      	pop	{r3, r4, r5, pc}
 800d080:	20001378 	.word	0x20001378

0800d084 <_read_r>:
 800d084:	b538      	push	{r3, r4, r5, lr}
 800d086:	4d07      	ldr	r5, [pc, #28]	; (800d0a4 <_read_r+0x20>)
 800d088:	4604      	mov	r4, r0
 800d08a:	4608      	mov	r0, r1
 800d08c:	4611      	mov	r1, r2
 800d08e:	2200      	movs	r2, #0
 800d090:	602a      	str	r2, [r5, #0]
 800d092:	461a      	mov	r2, r3
 800d094:	f000 fca2 	bl	800d9dc <_read>
 800d098:	1c43      	adds	r3, r0, #1
 800d09a:	d102      	bne.n	800d0a2 <_read_r+0x1e>
 800d09c:	682b      	ldr	r3, [r5, #0]
 800d09e:	b103      	cbz	r3, 800d0a2 <_read_r+0x1e>
 800d0a0:	6023      	str	r3, [r4, #0]
 800d0a2:	bd38      	pop	{r3, r4, r5, pc}
 800d0a4:	20001378 	.word	0x20001378

0800d0a8 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 800d0a8:	4770      	bx	lr

0800d0aa <cbprintf_via_va_list>:
{
 800d0aa:	b510      	push	{r4, lr}
 800d0ac:	460c      	mov	r4, r1
 800d0ae:	4611      	mov	r1, r2
 800d0b0:	461a      	mov	r2, r3
	return formatter(out, ctx, fmt, u.ap);
 800d0b2:	9b02      	ldr	r3, [sp, #8]
 800d0b4:	47a0      	blx	r4
}
 800d0b6:	bd10      	pop	{r4, pc}

0800d0b8 <cbpprintf_external>:
{
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, s_idx;

	if (buf == NULL) {
 800d0b8:	b343      	cbz	r3, 800d10c <cbpprintf_external+0x54>
{
 800d0ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	4607      	mov	r7, r0
 800d0c2:	4688      	mov	r8, r1
 800d0c4:	4691      	mov	r9, r2
 800d0c6:	461d      	mov	r5, r3
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
 800d0c8:	781b      	ldrb	r3, [r3, #0]
	s_nbr     = buf[1];
 800d0ca:	786e      	ldrb	r6, [r5, #1]
	ros_nbr   = buf[2];
 800d0cc:	78ac      	ldrb	r4, [r5, #2]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr);
 800d0ce:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800d0d2:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
 800d0d4:	f04f 0a00 	mov.w	sl, #0
 800d0d8:	e00a      	b.n	800d0f0 <cbpprintf_external+0x38>
		/* Locate pointer location for this string */
		s_idx = *(uint8_t *)s++;
 800d0da:	f814 3b01 	ldrb.w	r3, [r4], #1
		ps = (char **)(buf + s_idx * sizeof(int));
		/* update the pointer with current string location */
		*ps = s;
 800d0de:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		/* move to next string */
		s += strlen(s) + 1;
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	f7f3 feb7 	bl	8000e56 <strlen>
 800d0e8:	3001      	adds	r0, #1
 800d0ea:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
 800d0ec:	f10a 0a01 	add.w	sl, sl, #1
 800d0f0:	45b2      	cmp	sl, r6
 800d0f2:	d3f2      	bcc.n	800d0da <cbpprintf_external+0x22>

	/* Retrieve format string */
	fmt = ((char **)buf)[1];

	/* skip past format string pointer */
	buf += sizeof(char *) * 2;
 800d0f4:	f105 0308 	add.w	r3, r5, #8

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	686b      	ldr	r3, [r5, #4]
 800d0fc:	464a      	mov	r2, r9
 800d0fe:	4641      	mov	r1, r8
 800d100:	4638      	mov	r0, r7
 800d102:	f7ff ffd2 	bl	800d0aa <cbprintf_via_va_list>
}
 800d106:	b002      	add	sp, #8
 800d108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
 800d10c:	f06f 0015 	mvn.w	r0, #21
}
 800d110:	4770      	bx	lr

0800d112 <arch_printk_char_out>:
}
 800d112:	2000      	movs	r0, #0
 800d114:	4770      	bx	lr

0800d116 <str_out>:
{
 800d116:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
 800d118:	680c      	ldr	r4, [r1, #0]
 800d11a:	b154      	cbz	r4, 800d132 <str_out+0x1c>
 800d11c:	688a      	ldr	r2, [r1, #8]
 800d11e:	684b      	ldr	r3, [r1, #4]
 800d120:	429a      	cmp	r2, r3
 800d122:	da06      	bge.n	800d132 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
 800d124:	3b01      	subs	r3, #1
 800d126:	429a      	cmp	r2, r3
 800d128:	d008      	beq.n	800d13c <str_out+0x26>
		ctx->str[ctx->count++] = c;
 800d12a:	1c53      	adds	r3, r2, #1
 800d12c:	608b      	str	r3, [r1, #8]
 800d12e:	54a0      	strb	r0, [r4, r2]
 800d130:	e002      	b.n	800d138 <str_out+0x22>
		ctx->count++;
 800d132:	688b      	ldr	r3, [r1, #8]
 800d134:	3301      	adds	r3, #1
 800d136:	608b      	str	r3, [r1, #8]
}
 800d138:	bc10      	pop	{r4}
 800d13a:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
 800d13c:	1c53      	adds	r3, r2, #1
 800d13e:	608b      	str	r3, [r1, #8]
 800d140:	2300      	movs	r3, #0
 800d142:	54a3      	strb	r3, [r4, r2]
 800d144:	e7f8      	b.n	800d138 <str_out+0x22>

0800d146 <printk>:
{
 800d146:	b40f      	push	{r0, r1, r2, r3}
 800d148:	b500      	push	{lr}
 800d14a:	b083      	sub	sp, #12
 800d14c:	a904      	add	r1, sp, #16
 800d14e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
 800d152:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
 800d154:	f7f4 ff3c 	bl	8001fd0 <vprintk>
}
 800d158:	b003      	add	sp, #12
 800d15a:	f85d eb04 	ldr.w	lr, [sp], #4
 800d15e:	b004      	add	sp, #16
 800d160:	4770      	bx	lr

0800d162 <snprintk>:
{
 800d162:	b40c      	push	{r2, r3}
 800d164:	b500      	push	{lr}
 800d166:	b083      	sub	sp, #12
 800d168:	ab04      	add	r3, sp, #16
 800d16a:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
 800d16e:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
 800d170:	f7f4 ff3e 	bl	8001ff0 <vsnprintk>
}
 800d174:	b003      	add	sp, #12
 800d176:	f85d eb04 	ldr.w	lr, [sp], #4
 800d17a:	b002      	add	sp, #8
 800d17c:	4770      	bx	lr

0800d17e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 800d17e:	b508      	push	{r3, lr}
 800d180:	4604      	mov	r4, r0
 800d182:	4608      	mov	r0, r1
 800d184:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 800d186:	461a      	mov	r2, r3
 800d188:	47a0      	blx	r4
	return z_impl_z_current_get();
 800d18a:	f7fd fe89 	bl	800aea0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 800d18e:	f7f7 f90f 	bl	80043b0 <z_impl_k_thread_abort>

0800d192 <outs>:
{
 800d192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d196:	4607      	mov	r7, r0
 800d198:	460e      	mov	r6, r1
 800d19a:	4614      	mov	r4, r2
 800d19c:	4698      	mov	r8, r3
	size_t count = 0;
 800d19e:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800d1a0:	e006      	b.n	800d1b0 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
 800d1a2:	4631      	mov	r1, r6
 800d1a4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d1a8:	47b8      	blx	r7
		if (rc < 0) {
 800d1aa:	2800      	cmp	r0, #0
 800d1ac:	db09      	blt.n	800d1c2 <outs+0x30>
		++count;
 800d1ae:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800d1b0:	4544      	cmp	r4, r8
 800d1b2:	d3f6      	bcc.n	800d1a2 <outs+0x10>
 800d1b4:	f1b8 0f00 	cmp.w	r8, #0
 800d1b8:	d102      	bne.n	800d1c0 <outs+0x2e>
 800d1ba:	7823      	ldrb	r3, [r4, #0]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d1f0      	bne.n	800d1a2 <outs+0x10>
	return (int)count;
 800d1c0:	4628      	mov	r0, r5
}
 800d1c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d1c6 <add_skip_item>:

	return 0;
}

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
 800d1c6:	b410      	push	{r4}
	union mpsc_pbuf_generic skip = {
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	f36f 0300 	bfc	r3, #0, #1
 800d1ce:	f043 0302 	orr.w	r3, r3, #2
 800d1d2:	f361 039f 	bfi	r3, r1, #2, #30
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
 800d1d6:	6a02      	ldr	r2, [r0, #32]
 800d1d8:	6804      	ldr	r4, [r0, #0]
 800d1da:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800d1de:	6803      	ldr	r3, [r0, #0]
	uint32_t i = idx + val;
 800d1e0:	440b      	add	r3, r1
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d1e2:	6902      	ldr	r2, [r0, #16]
 800d1e4:	f012 0201 	ands.w	r2, r2, #1
 800d1e8:	d104      	bne.n	800d1f4 <add_skip_item+0x2e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d1ea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d1ec:	42a3      	cmp	r3, r4
 800d1ee:	d304      	bcc.n	800d1fa <add_skip_item+0x34>
 800d1f0:	1b1b      	subs	r3, r3, r4
 800d1f2:	e002      	b.n	800d1fa <add_skip_item+0x34>
		return i & (buffer->size - 1);
 800d1f4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d1f6:	3c01      	subs	r4, #1
 800d1f8:	4023      	ands	r3, r4
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800d1fa:	6003      	str	r3, [r0, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800d1fc:	6843      	ldr	r3, [r0, #4]
	uint32_t i = idx + val;
 800d1fe:	4419      	add	r1, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d200:	b922      	cbnz	r2, 800d20c <add_skip_item+0x46>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d202:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d204:	4299      	cmp	r1, r3
 800d206:	d304      	bcc.n	800d212 <add_skip_item+0x4c>
 800d208:	1ac9      	subs	r1, r1, r3
 800d20a:	e002      	b.n	800d212 <add_skip_item+0x4c>
		return i & (buffer->size - 1);
 800d20c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d20e:	3b01      	subs	r3, #1
 800d210:	4019      	ands	r1, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800d212:	6041      	str	r1, [r0, #4]
}
 800d214:	bc10      	pop	{r4}
 800d216:	4770      	bx	lr

0800d218 <drop_item_locked>:
 */
static union mpsc_pbuf_generic *drop_item_locked(struct mpsc_pbuf_buffer *buffer,
						 uint32_t free_wlen,
						 bool allow_drop,
						 bool *user_packet)
{
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	b083      	sub	sp, #12
 800d21e:	4604      	mov	r4, r0
 800d220:	9101      	str	r1, [sp, #4]
 800d222:	4615      	mov	r5, r2
 800d224:	461e      	mov	r6, r3
	union mpsc_pbuf_generic *item;
	uint32_t rd_wlen;
	uint32_t skip_wlen;

	*user_packet = false;
 800d226:	2300      	movs	r3, #0
 800d228:	7033      	strb	r3, [r6, #0]
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
 800d22a:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800d22e:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800d232:	eb08 0a89 	add.w	sl, r8, r9, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800d236:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800d23a:	f003 0303 	and.w	r3, r3, #3
 800d23e:	2b02      	cmp	r3, #2
 800d240:	d012      	beq.n	800d268 <drop_item_locked+0x50>
	return 0;
 800d242:	f04f 0b00 	mov.w	fp, #0
	skip_wlen = get_skip(item);

	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800d246:	69e3      	ldr	r3, [r4, #28]
 800d248:	4650      	mov	r0, sl
 800d24a:	4798      	blx	r3
 800d24c:	4607      	mov	r7, r0
	if (skip_wlen) {
 800d24e:	f1bb 0f00 	cmp.w	fp, #0
 800d252:	d151      	bne.n	800d2f8 <drop_item_locked+0xe0>
		allow_drop = true;
	} else if (allow_drop) {
 800d254:	2d00      	cmp	r5, #0
 800d256:	d05c      	beq.n	800d312 <drop_item_locked+0xfa>
		if (item->hdr.busy) {
 800d258:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800d25c:	f013 0f02 	tst.w	r3, #2
 800d260:	d109      	bne.n	800d276 <drop_item_locked+0x5e>
			} else {
				rd_wlen += buffer->get_wlen(item);
				*user_packet = true;
			}
		} else {
			*user_packet = true;
 800d262:	2301      	movs	r3, #1
 800d264:	7033      	strb	r3, [r6, #0]
 800d266:	e048      	b.n	800d2fa <drop_item_locked+0xe2>
		return item->skip.len;
 800d268:	f858 3029 	ldr.w	r3, [r8, r9, lsl #2]
	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800d26c:	ea5f 0b93 	movs.w	fp, r3, lsr #2
 800d270:	d0e9      	beq.n	800d246 <drop_item_locked+0x2e>
		return item->skip.len;
 800d272:	465f      	mov	r7, fp
 800d274:	e7eb      	b.n	800d24e <drop_item_locked+0x36>
			add_skip_item(buffer, free_wlen + 1);
 800d276:	9901      	ldr	r1, [sp, #4]
 800d278:	3101      	adds	r1, #1
 800d27a:	4620      	mov	r0, r4
 800d27c:	f7ff ffa3 	bl	800d1c6 <add_skip_item>
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800d280:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800d282:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d284:	6922      	ldr	r2, [r4, #16]
 800d286:	f012 0201 	ands.w	r2, r2, #1
 800d28a:	d104      	bne.n	800d296 <drop_item_locked+0x7e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d28c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d28e:	428b      	cmp	r3, r1
 800d290:	d304      	bcc.n	800d29c <drop_item_locked+0x84>
 800d292:	1a5b      	subs	r3, r3, r1
 800d294:	e002      	b.n	800d29c <drop_item_locked+0x84>
		return i & (buffer->size - 1);
 800d296:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d298:	3901      	subs	r1, #1
 800d29a:	400b      	ands	r3, r1
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800d29c:	6063      	str	r3, [r4, #4]
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800d29e:	6823      	ldr	r3, [r4, #0]
	uint32_t i = idx + val;
 800d2a0:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d2a2:	b922      	cbnz	r2, 800d2ae <drop_item_locked+0x96>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d2a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d2a6:	428b      	cmp	r3, r1
 800d2a8:	d304      	bcc.n	800d2b4 <drop_item_locked+0x9c>
 800d2aa:	1a5b      	subs	r3, r3, r1
 800d2ac:	e002      	b.n	800d2b4 <drop_item_locked+0x9c>
		return i & (buffer->size - 1);
 800d2ae:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d2b0:	3901      	subs	r1, #1
 800d2b2:	400b      	ands	r3, r1
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800d2b4:	6023      	str	r3, [r4, #0]
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800d2b6:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800d2b8:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d2ba:	b922      	cbnz	r2, 800d2c6 <drop_item_locked+0xae>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d2bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	d304      	bcc.n	800d2cc <drop_item_locked+0xb4>
 800d2c2:	1a9b      	subs	r3, r3, r2
 800d2c4:	e002      	b.n	800d2cc <drop_item_locked+0xb4>
		return i & (buffer->size - 1);
 800d2c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d2c8:	3a01      	subs	r2, #1
 800d2ca:	4013      	ands	r3, r2
			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
 800d2cc:	6a21      	ldr	r1, [r4, #32]
 800d2ce:	eb01 0a83 	add.w	sl, r1, r3, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800d2d2:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
 800d2d6:	f002 0203 	and.w	r2, r2, #3
 800d2da:	2a02      	cmp	r2, #2
 800d2dc:	d006      	beq.n	800d2ec <drop_item_locked+0xd4>
				rd_wlen += buffer->get_wlen(item);
 800d2de:	69e3      	ldr	r3, [r4, #28]
 800d2e0:	4650      	mov	r0, sl
 800d2e2:	4798      	blx	r3
 800d2e4:	4407      	add	r7, r0
				*user_packet = true;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	7033      	strb	r3, [r6, #0]
 800d2ea:	e006      	b.n	800d2fa <drop_item_locked+0xe2>
		return item->skip.len;
 800d2ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
			if (skip_wlen) {
 800d2f0:	089b      	lsrs	r3, r3, #2
 800d2f2:	d0f4      	beq.n	800d2de <drop_item_locked+0xc6>
				rd_wlen += skip_wlen;
 800d2f4:	441f      	add	r7, r3
 800d2f6:	e000      	b.n	800d2fa <drop_item_locked+0xe2>
		allow_drop = true;
 800d2f8:	2501      	movs	r5, #1
		}
	} else {
		item = NULL;
	}

	if (allow_drop) {
 800d2fa:	b195      	cbz	r5, 800d322 <drop_item_locked+0x10a>
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800d2fc:	68e0      	ldr	r0, [r4, #12]
	uint32_t i = idx + val;
 800d2fe:	4407      	add	r7, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d300:	6923      	ldr	r3, [r4, #16]
 800d302:	f013 0f01 	tst.w	r3, #1
 800d306:	d107      	bne.n	800d318 <drop_item_locked+0x100>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d308:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d30a:	429f      	cmp	r7, r3
 800d30c:	d307      	bcc.n	800d31e <drop_item_locked+0x106>
 800d30e:	1aff      	subs	r7, r7, r3
 800d310:	e005      	b.n	800d31e <drop_item_locked+0x106>
		item = NULL;
 800d312:	f04f 0a00 	mov.w	sl, #0
 800d316:	e7f0      	b.n	800d2fa <drop_item_locked+0xe2>
		return i & (buffer->size - 1);
 800d318:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d31a:	3b01      	subs	r3, #1
 800d31c:	401f      	ands	r7, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800d31e:	60e7      	str	r7, [r4, #12]
		buffer->tmp_rd_idx = buffer->rd_idx;
 800d320:	60a7      	str	r7, [r4, #8]
	}

	return item;
}
 800d322:	4650      	mov	r0, sl
 800d324:	b003      	add	sp, #12
 800d326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d32a <mpsc_pbuf_init>:
{
 800d32a:	b538      	push	{r3, r4, r5, lr}
 800d32c:	4604      	mov	r4, r0
 800d32e:	460d      	mov	r5, r1
__ssp_bos_icheck3(memset, void *, int)
 800d330:	2220      	movs	r2, #32
 800d332:	2100      	movs	r1, #0
 800d334:	f002 f9b8 	bl	800f6a8 <memset>
	buffer->get_wlen = cfg->get_wlen;
 800d338:	68eb      	ldr	r3, [r5, #12]
 800d33a:	61e3      	str	r3, [r4, #28]
	buffer->notify_drop = cfg->notify_drop;
 800d33c:	68ab      	ldr	r3, [r5, #8]
 800d33e:	61a3      	str	r3, [r4, #24]
	buffer->buf = cfg->buf;
 800d340:	682b      	ldr	r3, [r5, #0]
 800d342:	6223      	str	r3, [r4, #32]
	buffer->size = cfg->size;
 800d344:	686b      	ldr	r3, [r5, #4]
 800d346:	6263      	str	r3, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
 800d348:	692a      	ldr	r2, [r5, #16]
 800d34a:	6122      	str	r2, [r4, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return (x != 0U) && ((x & (x - 1U)) == 0U);
 800d34c:	b123      	cbz	r3, 800d358 <mpsc_pbuf_init+0x2e>
 800d34e:	1e59      	subs	r1, r3, #1
 800d350:	420b      	tst	r3, r1
 800d352:	d00d      	beq.n	800d370 <mpsc_pbuf_init+0x46>
 800d354:	2300      	movs	r3, #0
 800d356:	e000      	b.n	800d35a <mpsc_pbuf_init+0x30>
 800d358:	2300      	movs	r3, #0
	if (is_power_of_two(buffer->size)) {
 800d35a:	b113      	cbz	r3, 800d362 <mpsc_pbuf_init+0x38>
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
 800d35c:	f042 0201 	orr.w	r2, r2, #1
 800d360:	6122      	str	r2, [r4, #16]
	err = k_sem_init(&buffer->sem, 0, 1);
 800d362:	f104 0028 	add.w	r0, r4, #40	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
 800d366:	2201      	movs	r2, #1
 800d368:	2100      	movs	r1, #0
 800d36a:	f001 fdf6 	bl	800ef5a <z_impl_k_sem_init>
}
 800d36e:	bd38      	pop	{r3, r4, r5, pc}
 800d370:	2301      	movs	r3, #1
 800d372:	e7f2      	b.n	800d35a <mpsc_pbuf_init+0x30>

0800d374 <mpsc_pbuf_alloc>:

}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
 800d374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d378:	b085      	sub	sp, #20
 800d37a:	9200      	str	r2, [sp, #0]
 800d37c:	9301      	str	r3, [sp, #4]
	uint32_t free_wlen;
	bool valid_drop;

	MPSC_PBUF_DBG(buffer, "alloc %d words, ", (int)wlen);

	if (wlen > (buffer->size - 1)) {
 800d37e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d380:	3b01      	subs	r3, #1
 800d382:	428b      	cmp	r3, r1
 800d384:	f0c0 8087 	bcc.w	800d496 <mpsc_pbuf_alloc+0x122>
 800d388:	4605      	mov	r5, r0
 800d38a:	4689      	mov	r9, r1
	union mpsc_pbuf_generic *dropped_item = NULL;
 800d38c:	f04f 0a00 	mov.w	sl, #0
	union mpsc_pbuf_generic *item = NULL;
 800d390:	46d3      	mov	fp, sl
 800d392:	e020      	b.n	800d3d6 <mpsc_pbuf_alloc+0x62>
		*res =  buffer->rd_idx - buffer->tmp_wr_idx - 1;
 800d394:	1b1c      	subs	r4, r3, r4
 800d396:	3c01      	subs	r4, #1
		return false;
 800d398:	2600      	movs	r6, #0
 800d39a:	e02e      	b.n	800d3fa <mpsc_pbuf_alloc+0x86>
		*res = buffer->size - buffer->tmp_wr_idx - 1;
 800d39c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d39e:	1b1c      	subs	r4, r3, r4
 800d3a0:	3c01      	subs	r4, #1
		return false;
 800d3a2:	2600      	movs	r6, #0
 800d3a4:	e029      	b.n	800d3fa <mpsc_pbuf_alloc+0x86>
		return i & (buffer->size - 1);
 800d3a6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800d3a8:	3a01      	subs	r2, #1
 800d3aa:	4013      	ands	r3, r2
		if (free_wlen >= wlen) {
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
			item->hdr.valid = 0;
			item->hdr.busy = 0;
			buffer->tmp_wr_idx = idx_inc(buffer,
 800d3ac:	602b      	str	r3, [r5, #0]
		cont = false;
 800d3ae:	2600      	movs	r6, #0
 800d3b0:	f387 8811 	msr	BASEPRI, r7
 800d3b4:	f3bf 8f6f 	isb	sy
			cont = dropped_item != NULL;
		}

		k_spin_unlock(&buffer->lock, key);

		if (cont && dropped_item && valid_drop) {
 800d3b8:	b15e      	cbz	r6, 800d3d2 <mpsc_pbuf_alloc+0x5e>
 800d3ba:	f1ba 0f00 	cmp.w	sl, #0
 800d3be:	d008      	beq.n	800d3d2 <mpsc_pbuf_alloc+0x5e>
 800d3c0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800d3c4:	b12b      	cbz	r3, 800d3d2 <mpsc_pbuf_alloc+0x5e>
			/* Notify about item being dropped. */
			buffer->notify_drop(buffer, dropped_item);
 800d3c6:	69ab      	ldr	r3, [r5, #24]
 800d3c8:	4651      	mov	r1, sl
 800d3ca:	4628      	mov	r0, r5
 800d3cc:	4798      	blx	r3
			dropped_item = NULL;
 800d3ce:	f04f 0a00 	mov.w	sl, #0
		}
	} while (cont);
 800d3d2:	2e00      	cmp	r6, #0
 800d3d4:	d061      	beq.n	800d49a <mpsc_pbuf_alloc+0x126>
	__asm__ volatile(
 800d3d6:	f04f 0310 	mov.w	r3, #16
 800d3da:	f3ef 8811 	mrs	r8, BASEPRI
 800d3de:	f383 8812 	msr	BASEPRI_MAX, r3
 800d3e2:	f3bf 8f6f 	isb	sy
 800d3e6:	4647      	mov	r7, r8
	if (buffer->rd_idx > buffer->tmp_wr_idx) {
 800d3e8:	68eb      	ldr	r3, [r5, #12]
 800d3ea:	682c      	ldr	r4, [r5, #0]
 800d3ec:	42a3      	cmp	r3, r4
 800d3ee:	d8d1      	bhi.n	800d394 <mpsc_pbuf_alloc+0x20>
	} else if (!buffer->rd_idx) {
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d0d3      	beq.n	800d39c <mpsc_pbuf_alloc+0x28>
	*res = buffer->size - buffer->tmp_wr_idx;
 800d3f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d3f6:	1b1c      	subs	r4, r3, r4
	return true;
 800d3f8:	2601      	movs	r6, #1
		if (free_wlen >= wlen) {
 800d3fa:	45a1      	cmp	r9, r4
 800d3fc:	d819      	bhi.n	800d432 <mpsc_pbuf_alloc+0xbe>
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
 800d3fe:	6a2b      	ldr	r3, [r5, #32]
 800d400:	682a      	ldr	r2, [r5, #0]
			item =
 800d402:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
			item->hdr.valid = 0;
 800d406:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 800d40a:	f36f 0100 	bfc	r1, #0, #1
 800d40e:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item->hdr.busy = 0;
 800d412:	b2c9      	uxtb	r1, r1
 800d414:	f36f 0141 	bfc	r1, #1, #1
 800d418:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			buffer->tmp_wr_idx = idx_inc(buffer,
 800d41c:	682b      	ldr	r3, [r5, #0]
	uint32_t i = idx + val;
 800d41e:	444b      	add	r3, r9
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d420:	692a      	ldr	r2, [r5, #16]
 800d422:	f012 0f01 	tst.w	r2, #1
 800d426:	d1be      	bne.n	800d3a6 <mpsc_pbuf_alloc+0x32>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d428:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d3be      	bcc.n	800d3ac <mpsc_pbuf_alloc+0x38>
 800d42e:	1a9b      	subs	r3, r3, r2
 800d430:	e7bc      	b.n	800d3ac <mpsc_pbuf_alloc+0x38>
		} else if (wrap) {
 800d432:	b9ae      	cbnz	r6, 800d460 <mpsc_pbuf_alloc+0xec>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800d434:	9b01      	ldr	r3, [sp, #4]
 800d436:	9a00      	ldr	r2, [sp, #0]
 800d438:	4313      	orrs	r3, r2
 800d43a:	d003      	beq.n	800d444 <mpsc_pbuf_alloc+0xd0>
			   !k_is_in_isr()) {
 800d43c:	f001 fd28 	bl	800ee90 <k_is_in_isr>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800d440:	4606      	mov	r6, r0
 800d442:	b190      	cbz	r0, 800d46a <mpsc_pbuf_alloc+0xf6>
			bool user_drop = buffer->flags & MPSC_PBUF_MODE_OVERWRITE;
 800d444:	692a      	ldr	r2, [r5, #16]
			dropped_item = drop_item_locked(buffer, free_wlen,
 800d446:	f10d 030f 	add.w	r3, sp, #15
 800d44a:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800d44e:	4621      	mov	r1, r4
 800d450:	4628      	mov	r0, r5
 800d452:	f7ff fee1 	bl	800d218 <drop_item_locked>
			cont = dropped_item != NULL;
 800d456:	4682      	mov	sl, r0
 800d458:	1e06      	subs	r6, r0, #0
 800d45a:	bf18      	it	ne
 800d45c:	2601      	movne	r6, #1
 800d45e:	e7a7      	b.n	800d3b0 <mpsc_pbuf_alloc+0x3c>
			add_skip_item(buffer, free_wlen);
 800d460:	4621      	mov	r1, r4
 800d462:	4628      	mov	r0, r5
 800d464:	f7ff feaf 	bl	800d1c6 <add_skip_item>
			cont = true;
 800d468:	e7a2      	b.n	800d3b0 <mpsc_pbuf_alloc+0x3c>
	__asm__ volatile(
 800d46a:	f388 8811 	msr	BASEPRI, r8
 800d46e:	f3bf 8f6f 	isb	sy
			err = k_sem_take(&buffer->sem, timeout);
 800d472:	f105 0028 	add.w	r0, r5, #40	; 0x28
	return z_impl_k_sem_take(sem, timeout);
 800d476:	9a00      	ldr	r2, [sp, #0]
 800d478:	9b01      	ldr	r3, [sp, #4]
 800d47a:	f7fc ffbf 	bl	800a3fc <z_impl_k_sem_take>
	__asm__ volatile(
 800d47e:	f04f 0310 	mov.w	r3, #16
 800d482:	f3ef 8711 	mrs	r7, BASEPRI
 800d486:	f383 8812 	msr	BASEPRI_MAX, r3
 800d48a:	f3bf 8f6f 	isb	sy
			if (err == 0) {
 800d48e:	2800      	cmp	r0, #0
 800d490:	d18e      	bne.n	800d3b0 <mpsc_pbuf_alloc+0x3c>
				cont = true;
 800d492:	2601      	movs	r6, #1
 800d494:	e78c      	b.n	800d3b0 <mpsc_pbuf_alloc+0x3c>
		return NULL;
 800d496:	f04f 0b00 	mov.w	fp, #0
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
 800d49a:	4658      	mov	r0, fp
 800d49c:	b005      	add	sp, #20
 800d49e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d4a2 <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
 800d4a2:	b538      	push	{r3, r4, r5, lr}
 800d4a4:	4604      	mov	r4, r0
 800d4a6:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800d4a8:	69c3      	ldr	r3, [r0, #28]
 800d4aa:	4608      	mov	r0, r1
 800d4ac:	4798      	blx	r3
 800d4ae:	f04f 0310 	mov.w	r3, #16
 800d4b2:	f3ef 8211 	mrs	r2, BASEPRI
 800d4b6:	f383 8812 	msr	BASEPRI_MAX, r3
 800d4ba:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
 800d4be:	782b      	ldrb	r3, [r5, #0]
 800d4c0:	f043 0301 	orr.w	r3, r3, #1
 800d4c4:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800d4c6:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800d4c8:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d4ca:	6923      	ldr	r3, [r4, #16]
 800d4cc:	f013 0f01 	tst.w	r3, #1
 800d4d0:	d104      	bne.n	800d4dc <mpsc_pbuf_commit+0x3a>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d4d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4d4:	4298      	cmp	r0, r3
 800d4d6:	d304      	bcc.n	800d4e2 <mpsc_pbuf_commit+0x40>
 800d4d8:	1ac0      	subs	r0, r0, r3
 800d4da:	e002      	b.n	800d4e2 <mpsc_pbuf_commit+0x40>
		return i & (buffer->size - 1);
 800d4dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4de:	3b01      	subs	r3, #1
 800d4e0:	4018      	ands	r0, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800d4e2:	6060      	str	r0, [r4, #4]
	__asm__ volatile(
 800d4e4:	f382 8811 	msr	BASEPRI, r2
 800d4e8:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p ", item);
}
 800d4ec:	bd38      	pop	{r3, r4, r5, pc}

0800d4ee <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
 800d4ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f0:	4604      	mov	r4, r0
 800d4f2:	e039      	b.n	800d568 <mpsc_pbuf_claim+0x7a>
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800d4f4:	1a9b      	subs	r3, r3, r2
		return false;
 800d4f6:	e045      	b.n	800d584 <mpsc_pbuf_claim+0x96>
		return item->skip.len;
 800d4f8:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
			item = NULL;
		} else {
			uint32_t skip = get_skip(item);

			if (skip || !is_valid(item)) {
 800d4fc:	0880      	lsrs	r0, r0, #2
 800d4fe:	d153      	bne.n	800d5a8 <mpsc_pbuf_claim+0xba>
 800d500:	e04d      	b.n	800d59e <mpsc_pbuf_claim+0xb0>
		return i & (buffer->size - 1);
 800d502:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d504:	3901      	subs	r1, #1
 800d506:	400b      	ands	r3, r1
				uint32_t inc =
					skip ? skip : buffer->get_wlen(item);

				buffer->tmp_rd_idx =
 800d508:	60a3      	str	r3, [r4, #8]
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
				buffer->rd_idx =
					idx_inc(buffer, buffer->rd_idx, inc);
 800d50a:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800d50c:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d50e:	b922      	cbnz	r2, 800d51a <mpsc_pbuf_claim+0x2c>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d512:	4298      	cmp	r0, r3
 800d514:	d304      	bcc.n	800d520 <mpsc_pbuf_claim+0x32>
 800d516:	1ac0      	subs	r0, r0, r3
 800d518:	e002      	b.n	800d520 <mpsc_pbuf_claim+0x32>
		return i & (buffer->size - 1);
 800d51a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d51c:	3b01      	subs	r3, #1
 800d51e:	4018      	ands	r0, r3
				buffer->rd_idx =
 800d520:	60e0      	str	r0, [r4, #12]
				cont = true;
 800d522:	2301      	movs	r3, #1
			if (skip || !is_valid(item)) {
 800d524:	e01b      	b.n	800d55e <mpsc_pbuf_claim+0x70>
			} else {
				item->hdr.busy = 1;
 800d526:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 800d52a:	f043 0302 	orr.w	r3, r3, #2
 800d52e:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
				buffer->tmp_rd_idx =
					idx_inc(buffer, buffer->tmp_rd_idx,
 800d532:	68a7      	ldr	r7, [r4, #8]
						buffer->get_wlen(item));
 800d534:	69e3      	ldr	r3, [r4, #28]
					idx_inc(buffer, buffer->tmp_rd_idx,
 800d536:	4630      	mov	r0, r6
 800d538:	4798      	blx	r3
	uint32_t i = idx + val;
 800d53a:	4438      	add	r0, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d53c:	6923      	ldr	r3, [r4, #16]
 800d53e:	f013 0f01 	tst.w	r3, #1
 800d542:	d104      	bne.n	800d54e <mpsc_pbuf_claim+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d544:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d546:	4298      	cmp	r0, r3
 800d548:	d304      	bcc.n	800d554 <mpsc_pbuf_claim+0x66>
 800d54a:	1ac0      	subs	r0, r0, r3
 800d54c:	e002      	b.n	800d554 <mpsc_pbuf_claim+0x66>
		return i & (buffer->size - 1);
 800d54e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d550:	3b01      	subs	r3, #1
 800d552:	4018      	ands	r0, r3
				buffer->tmp_rd_idx =
 800d554:	60a0      	str	r0, [r4, #8]
		cont = false;
 800d556:	2300      	movs	r3, #0
 800d558:	e001      	b.n	800d55e <mpsc_pbuf_claim+0x70>
 800d55a:	2300      	movs	r3, #0
			item = NULL;
 800d55c:	461e      	mov	r6, r3
 800d55e:	f385 8811 	msr	BASEPRI, r5
 800d562:	f3bf 8f6f 	isb	sy

		if (!cont) {
			MPSC_PBUF_DBG(buffer, "claimed: %p ", item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);
 800d566:	b38b      	cbz	r3, 800d5cc <mpsc_pbuf_claim+0xde>
	__asm__ volatile(
 800d568:	f04f 0310 	mov.w	r3, #16
 800d56c:	f3ef 8511 	mrs	r5, BASEPRI
 800d570:	f383 8812 	msr	BASEPRI_MAX, r3
 800d574:	f3bf 8f6f 	isb	sy
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800d578:	68a2      	ldr	r2, [r4, #8]
 800d57a:	6863      	ldr	r3, [r4, #4]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d9b9      	bls.n	800d4f4 <mpsc_pbuf_claim+0x6>
	*res = buffer->size - buffer->tmp_rd_idx;
 800d580:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d582:	1a9b      	subs	r3, r3, r2
			&buffer->buf[buffer->tmp_rd_idx];
 800d584:	6a21      	ldr	r1, [r4, #32]
		item = (union mpsc_pbuf_generic *)
 800d586:	eb01 0682 	add.w	r6, r1, r2, lsl #2
		if (!a || is_invalid(item)) {
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d0e5      	beq.n	800d55a <mpsc_pbuf_claim+0x6c>
	return !item->hdr.valid && !item->hdr.busy;
 800d58e:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
 800d592:	f013 0303 	ands.w	r3, r3, #3
 800d596:	d016      	beq.n	800d5c6 <mpsc_pbuf_claim+0xd8>
	if (item->hdr.busy && !item->hdr.valid) {
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d0ad      	beq.n	800d4f8 <mpsc_pbuf_claim+0xa>
	return 0;
 800d59c:	2000      	movs	r0, #0
	return item->hdr.valid;
 800d59e:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
			if (skip || !is_valid(item)) {
 800d5a2:	f013 0f01 	tst.w	r3, #1
 800d5a6:	d1be      	bne.n	800d526 <mpsc_pbuf_claim+0x38>
					skip ? skip : buffer->get_wlen(item);
 800d5a8:	b910      	cbnz	r0, 800d5b0 <mpsc_pbuf_claim+0xc2>
 800d5aa:	69e3      	ldr	r3, [r4, #28]
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	4798      	blx	r3
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
 800d5b0:	68a3      	ldr	r3, [r4, #8]
	uint32_t i = idx + val;
 800d5b2:	4403      	add	r3, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d5b4:	6922      	ldr	r2, [r4, #16]
 800d5b6:	f012 0201 	ands.w	r2, r2, #1
 800d5ba:	d1a2      	bne.n	800d502 <mpsc_pbuf_claim+0x14>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d5bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d5be:	428b      	cmp	r3, r1
 800d5c0:	d3a2      	bcc.n	800d508 <mpsc_pbuf_claim+0x1a>
 800d5c2:	1a5b      	subs	r3, r3, r1
 800d5c4:	e7a0      	b.n	800d508 <mpsc_pbuf_claim+0x1a>
		cont = false;
 800d5c6:	2300      	movs	r3, #0
			item = NULL;
 800d5c8:	461e      	mov	r6, r3
 800d5ca:	e7c8      	b.n	800d55e <mpsc_pbuf_claim+0x70>

	return item;
}
 800d5cc:	4630      	mov	r0, r6
 800d5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d5d0 <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
 800d5d0:	b538      	push	{r3, r4, r5, lr}
 800d5d2:	4604      	mov	r4, r0
 800d5d4:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800d5d6:	69c3      	ldr	r3, [r0, #28]
 800d5d8:	4608      	mov	r0, r1
 800d5da:	4798      	blx	r3
 800d5dc:	f04f 0310 	mov.w	r3, #16
 800d5e0:	f3ef 8211 	mrs	r2, BASEPRI
 800d5e4:	f383 8812 	msr	BASEPRI_MAX, r3
 800d5e8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
 800d5ec:	782b      	ldrb	r3, [r5, #0]
 800d5ee:	f36f 0300 	bfc	r3, #0, #1
 800d5f2:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800d5f4:	6923      	ldr	r3, [r4, #16]
 800d5f6:	f013 0f02 	tst.w	r3, #2
 800d5fa:	d00a      	beq.n	800d612 <mpsc_pbuf_free+0x42>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
 800d5fc:	6a23      	ldr	r3, [r4, #32]
 800d5fe:	68e1      	ldr	r1, [r4, #12]
 800d600:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800d604:	42ab      	cmp	r3, r5
 800d606:	d004      	beq.n	800d612 <mpsc_pbuf_free+0x42>
		witem->hdr.busy = 0;
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
	} else {
		witem->skip.len = wlen;
 800d608:	682b      	ldr	r3, [r5, #0]
 800d60a:	f360 039f 	bfi	r3, r0, #2, #30
 800d60e:	602b      	str	r3, [r5, #0]
 800d610:	e012      	b.n	800d638 <mpsc_pbuf_free+0x68>
		witem->hdr.busy = 0;
 800d612:	782b      	ldrb	r3, [r5, #0]
 800d614:	f36f 0341 	bfc	r3, #1, #1
 800d618:	702b      	strb	r3, [r5, #0]
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800d61a:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800d61c:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800d61e:	6923      	ldr	r3, [r4, #16]
 800d620:	f013 0f01 	tst.w	r3, #1
 800d624:	d104      	bne.n	800d630 <mpsc_pbuf_free+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800d626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d628:	4298      	cmp	r0, r3
 800d62a:	d304      	bcc.n	800d636 <mpsc_pbuf_free+0x66>
 800d62c:	1ac0      	subs	r0, r0, r3
 800d62e:	e002      	b.n	800d636 <mpsc_pbuf_free+0x66>
		return i & (buffer->size - 1);
 800d630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d632:	3b01      	subs	r3, #1
 800d634:	4018      	ands	r0, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800d636:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 800d638:	f382 8811 	msr	BASEPRI, r2
 800d63c:	f3bf 8f6f 	isb	sy
	}
	MPSC_PBUF_DBG(buffer, "freed: %p ", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
 800d640:	f104 0028 	add.w	r0, r4, #40	; 0x28
	z_impl_k_sem_give(sem);
 800d644:	f7fc feb2 	bl	800a3ac <z_impl_k_sem_give>
}
 800d648:	bd38      	pop	{r3, r4, r5, pc}

0800d64a <mpsc_pbuf_is_pending>:
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800d64a:	6883      	ldr	r3, [r0, #8]
 800d64c:	6842      	ldr	r2, [r0, #4]
 800d64e:	4293      	cmp	r3, r2
 800d650:	d905      	bls.n	800d65e <mpsc_pbuf_is_pending+0x14>
	*res = buffer->size - buffer->tmp_rd_idx;
 800d652:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800d654:	1ac0      	subs	r0, r0, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
 800d656:	3800      	subs	r0, #0
 800d658:	bf18      	it	ne
 800d65a:	2001      	movne	r0, #1
 800d65c:	4770      	bx	lr
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800d65e:	1ad0      	subs	r0, r2, r3
		return false;
 800d660:	e7f9      	b.n	800d656 <mpsc_pbuf_is_pending+0xc>

0800d662 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_EXPERIMENTAL, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 800d662:	4770      	bx	lr

0800d664 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 800d664:	2000      	movs	r0, #0
 800d666:	4770      	bx	lr

0800d668 <log_msg2_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG2_LOG;
 800d668:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
 800d66a:	f013 0f04 	tst.w	r3, #4
 800d66e:	d001      	beq.n	800d674 <log_msg2_generic_get_wlen+0xc>
	return 0;
 800d670:	2000      	movs	r0, #0
}
 800d672:	4770      	bx	lr
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800d674:	6803      	ldr	r3, [r0, #0]
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800d676:	f3c3 2049 	ubfx	r0, r3, #9, #10
 800d67a:	f3c3 43cb 	ubfx	r3, r3, #19, #12
 800d67e:	4418      	add	r0, r3
 800d680:	3013      	adds	r0, #19
 800d682:	f020 0007 	bic.w	r0, r0, #7
 800d686:	0880      	lsrs	r0, r0, #2
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800d688:	4770      	bx	lr

0800d68a <dummy_timestamp>:
}
 800d68a:	2000      	movs	r0, #0
 800d68c:	4770      	bx	lr

0800d68e <msg_filter_check>:
}
 800d68e:	2001      	movs	r0, #1
 800d690:	4770      	bx	lr

0800d692 <default_lf_get_timestamp>:
{
 800d692:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800d694:	f001 ff51 	bl	800f53a <z_impl_k_uptime_ticks>
 800d698:	220a      	movs	r2, #10
 800d69a:	2300      	movs	r3, #0
 800d69c:	f7f3 f99e 	bl	80009dc <__aeabi_uldivmod>
}
 800d6a0:	bd08      	pop	{r3, pc}

0800d6a2 <notify_drop>:
{
 800d6a2:	b508      	push	{r3, lr}
	z_log_dropped(true);
 800d6a4:	2001      	movs	r0, #1
 800d6a6:	f7f5 fa67 	bl	8002b78 <z_log_dropped>
}
 800d6aa:	bd08      	pop	{r3, pc}

0800d6ac <get_msg>:
{
 800d6ac:	b508      	push	{r3, lr}
		msg.msg2 = z_log_msg2_claim();
 800d6ae:	f7f5 fae7 	bl	8002c80 <z_log_msg2_claim>
}
 800d6b2:	bd08      	pop	{r3, pc}

0800d6b4 <next_pending>:
{
 800d6b4:	b508      	push	{r3, lr}
		return z_log_msg2_pending();
 800d6b6:	f7f5 fb1d 	bl	8002cf4 <z_log_msg2_pending>
}
 800d6ba:	bd08      	pop	{r3, pc}

0800d6bc <z_log_get_tag>:
}
 800d6bc:	2000      	movs	r0, #0
 800d6be:	4770      	bx	lr

0800d6c0 <buffer_write>:
{
 800d6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c2:	4607      	mov	r7, r0
 800d6c4:	460d      	mov	r5, r1
 800d6c6:	4614      	mov	r4, r2
 800d6c8:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
 800d6ca:	4632      	mov	r2, r6
 800d6cc:	4621      	mov	r1, r4
 800d6ce:	4628      	mov	r0, r5
 800d6d0:	47b8      	blx	r7
		buf += processed;
 800d6d2:	4405      	add	r5, r0
	} while (len != 0);
 800d6d4:	1a24      	subs	r4, r4, r0
 800d6d6:	d1f8      	bne.n	800d6ca <buffer_write+0xa>
}
 800d6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d6da <color_prefix>:
{
 800d6da:	b508      	push	{r3, lr}
 800d6dc:	4613      	mov	r3, r2
	color_print(output, color, true, level);
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f7f5 fc50 	bl	8002f84 <color_print>
}
 800d6e4:	bd08      	pop	{r3, pc}

0800d6e6 <color_postfix>:
{
 800d6e6:	b508      	push	{r3, lr}
 800d6e8:	4613      	mov	r3, r2
	color_print(output, color, false, level);
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	f7f5 fc4a 	bl	8002f84 <color_print>
}
 800d6f0:	bd08      	pop	{r3, pc}

0800d6f2 <postfix_print>:
{
 800d6f2:	b538      	push	{r3, r4, r5, lr}
 800d6f4:	4605      	mov	r5, r0
 800d6f6:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
 800d6f8:	f001 0101 	and.w	r1, r1, #1
 800d6fc:	f7ff fff3 	bl	800d6e6 <color_postfix>
	newline_print(output, flags);
 800d700:	4621      	mov	r1, r4
 800d702:	4628      	mov	r0, r5
 800d704:	f7f5 fc54 	bl	8002fb0 <newline_print>
}
 800d708:	bd38      	pop	{r3, r4, r5, pc}

0800d70a <log_msg2_hexdump>:
{
 800d70a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d70e:	b083      	sub	sp, #12
 800d710:	4680      	mov	r8, r0
 800d712:	460e      	mov	r6, r1
 800d714:	4615      	mov	r5, r2
 800d716:	461f      	mov	r7, r3
 800d718:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
 800d71c:	462c      	mov	r4, r5
 800d71e:	2d10      	cmp	r5, #16
 800d720:	bf28      	it	cs
 800d722:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
 800d724:	f8cd 9000 	str.w	r9, [sp]
 800d728:	463b      	mov	r3, r7
 800d72a:	4622      	mov	r2, r4
 800d72c:	4631      	mov	r1, r6
 800d72e:	4640      	mov	r0, r8
 800d730:	f7f5 fc52 	bl	8002fd8 <hexdump_line_print>
		data += length;
 800d734:	4426      	add	r6, r4
	} while (len);
 800d736:	1b2d      	subs	r5, r5, r4
 800d738:	d1f0      	bne.n	800d71c <log_msg2_hexdump+0x12>
}
 800d73a:	b003      	add	sp, #12
 800d73c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d740 <log_output_flush>:
{
 800d740:	b510      	push	{r4, lr}
 800d742:	4604      	mov	r4, r0
		     output->control_block->offset,
 800d744:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
 800d746:	6853      	ldr	r3, [r2, #4]
 800d748:	6812      	ldr	r2, [r2, #0]
 800d74a:	6881      	ldr	r1, [r0, #8]
 800d74c:	6800      	ldr	r0, [r0, #0]
 800d74e:	f7ff ffb7 	bl	800d6c0 <buffer_write>
	output->control_block->offset = 0;
 800d752:	6863      	ldr	r3, [r4, #4]
 800d754:	2200      	movs	r2, #0
 800d756:	601a      	str	r2, [r3, #0]
}
 800d758:	bd10      	pop	{r4, pc}

0800d75a <out_func>:
{
 800d75a:	b538      	push	{r3, r4, r5, lr}
 800d75c:	4605      	mov	r5, r0
 800d75e:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
 800d760:	684b      	ldr	r3, [r1, #4]
 800d762:	681a      	ldr	r2, [r3, #0]
 800d764:	68cb      	ldr	r3, [r1, #12]
 800d766:	429a      	cmp	r2, r3
 800d768:	d00f      	beq.n	800d78a <out_func+0x30>
	idx = atomic_inc(&out_ctx->control_block->offset);
 800d76a:	6863      	ldr	r3, [r4, #4]
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800d76c:	f3bf 8f5b 	dmb	ish
 800d770:	e853 2f00 	ldrex	r2, [r3]
 800d774:	1c51      	adds	r1, r2, #1
 800d776:	e843 1000 	strex	r0, r1, [r3]
 800d77a:	2800      	cmp	r0, #0
 800d77c:	d1f8      	bne.n	800d770 <out_func+0x16>
 800d77e:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
 800d782:	68a3      	ldr	r3, [r4, #8]
 800d784:	549d      	strb	r5, [r3, r2]
}
 800d786:	2000      	movs	r0, #0
 800d788:	bd38      	pop	{r3, r4, r5, pc}
		log_output_flush(out_ctx);
 800d78a:	4608      	mov	r0, r1
 800d78c:	f7ff ffd8 	bl	800d740 <log_output_flush>
 800d790:	e7eb      	b.n	800d76a <out_func+0x10>

0800d792 <cr_out_func>:
{
 800d792:	b538      	push	{r3, r4, r5, lr}
 800d794:	4604      	mov	r4, r0
 800d796:	460d      	mov	r5, r1
	out_func(c, ctx);
 800d798:	f7ff ffdf 	bl	800d75a <out_func>
	if (c == '\n') {
 800d79c:	2c0a      	cmp	r4, #10
 800d79e:	d001      	beq.n	800d7a4 <cr_out_func+0x12>
}
 800d7a0:	2000      	movs	r0, #0
 800d7a2:	bd38      	pop	{r3, r4, r5, pc}
		out_func((int)'\r', ctx);
 800d7a4:	4629      	mov	r1, r5
 800d7a6:	200d      	movs	r0, #13
 800d7a8:	f7ff ffd7 	bl	800d75a <out_func>
 800d7ac:	e7f8      	b.n	800d7a0 <cr_out_func+0xe>

0800d7ae <z_log_msg2_finalize>:
#include <logging/log_internal.h>
#include <logging/log_ctrl.h>

void z_log_msg2_finalize(struct log_msg2 *msg, const void *source,
			 const struct log_msg2_desc desc, const void *data)
{
 800d7ae:	b570      	push	{r4, r5, r6, lr}
	if (!msg) {
 800d7b0:	b198      	cbz	r0, 800d7da <z_log_msg2_finalize+0x2c>
 800d7b2:	460e      	mov	r6, r1
 800d7b4:	4614      	mov	r4, r2
 800d7b6:	4619      	mov	r1, r3
 800d7b8:	4605      	mov	r5, r0
		z_log_dropped(false);

		return;
	}

	if (data) {
 800d7ba:	b143      	cbz	r3, 800d7ce <z_log_msg2_finalize+0x20>
		uint8_t *d = msg->data + desc.package_len;
 800d7bc:	f100 030c 	add.w	r3, r0, #12
 800d7c0:	f3c2 2049 	ubfx	r0, r2, #9, #10
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800d7c4:	f3c2 42cb 	ubfx	r2, r2, #19, #12
 800d7c8:	4418      	add	r0, r3
 800d7ca:	f001 ff5f 	bl	800f68c <memcpy>

		memcpy(d, data, desc.data_len);
	}

	msg->hdr.desc = desc;
 800d7ce:	602c      	str	r4, [r5, #0]
	msg->hdr.source = source;
 800d7d0:	606e      	str	r6, [r5, #4]
	z_log_msg2_commit(msg);
 800d7d2:	4628      	mov	r0, r5
 800d7d4:	f7f5 fb08 	bl	8002de8 <z_log_msg2_commit>
}
 800d7d8:	bd70      	pop	{r4, r5, r6, pc}
		z_log_dropped(false);
 800d7da:	f7f5 f9cd 	bl	8002b78 <z_log_dropped>
		return;
 800d7de:	e7fb      	b.n	800d7d8 <z_log_msg2_finalize+0x2a>

0800d7e0 <z_impl_z_log_msg2_static_create>:

void z_impl_z_log_msg2_static_create(const void *source,
			      const struct log_msg2_desc desc,
			      uint8_t *package, const void *data)
{
 800d7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e4:	4605      	mov	r5, r0
 800d7e6:	460c      	mov	r4, r1
 800d7e8:	4617      	mov	r7, r2
 800d7ea:	461e      	mov	r6, r3
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800d7ec:	f3c1 2c49 	ubfx	ip, r1, #9, #10
 800d7f0:	f3c1 40cb 	ubfx	r0, r1, #19, #12
 800d7f4:	4484      	add	ip, r0
 800d7f6:	f10c 0c13 	add.w	ip, ip, #19
 800d7fa:	f02c 0c07 	bic.w	ip, ip, #7
	uint32_t msg_wlen = log_msg2_get_total_wlen(desc);
	struct log_msg2 *msg = z_log_msg2_alloc(msg_wlen);
 800d7fe:	ea4f 009c 	mov.w	r0, ip, lsr #2
 800d802:	f7f5 fa33 	bl	8002c6c <z_log_msg2_alloc>

	if (msg) {
 800d806:	4680      	mov	r8, r0
 800d808:	b128      	cbz	r0, 800d816 <z_impl_z_log_msg2_static_create+0x36>
 800d80a:	f3c4 2249 	ubfx	r2, r4, #9, #10
 800d80e:	4639      	mov	r1, r7
 800d810:	300c      	adds	r0, #12
 800d812:	f001 ff3b 	bl	800f68c <memcpy>
		memcpy(msg->data, package, desc.package_len);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800d816:	4633      	mov	r3, r6
 800d818:	4622      	mov	r2, r4
 800d81a:	4629      	mov	r1, r5
 800d81c:	4640      	mov	r0, r8
 800d81e:	f7ff ffc6 	bl	800d7ae <z_log_msg2_finalize>
}
 800d822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d826 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				const char *fmt, va_list ap)
{
 800d826:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d82a:	b085      	sub	sp, #20
 800d82c:	4681      	mov	r9, r0
 800d82e:	460d      	mov	r5, r1
 800d830:	4690      	mov	r8, r2
 800d832:	461e      	mov	r6, r3
 800d834:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800d838:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
	int plen;

	if (fmt) {
 800d83a:	b3b7      	cbz	r7, 800d8aa <z_impl_z_log_msg2_runtime_vcreate+0x84>
		va_list ap2;

		va_copy(ap2, ap);
 800d83c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d83e:	9303      	str	r3, [sp, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET, 0,
 800d840:	9300      	str	r3, [sp, #0]
 800d842:	463b      	mov	r3, r7
 800d844:	2200      	movs	r2, #0
 800d846:	210c      	movs	r1, #12
 800d848:	4610      	mov	r0, r2
 800d84a:	f7f4 f979 	bl	8001b40 <cbvprintf_package>
		va_end(ap2);
	} else {
		plen = 0;
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
 800d84e:	4682      	mov	sl, r0
 800d850:	eb00 030b 	add.w	r3, r0, fp
 800d854:	3313      	adds	r3, #19
 800d856:	f023 0307 	bic.w	r3, r3, #7
	struct log_msg2 *msg;
	struct log_msg2_desc desc =
 800d85a:	2400      	movs	r4, #0
 800d85c:	f36f 0400 	bfc	r4, #0, #1
 800d860:	f36f 0441 	bfc	r4, #1, #1
 800d864:	f36f 0482 	bfc	r4, #2, #1
 800d868:	f369 04c5 	bfi	r4, r9, #3, #3
 800d86c:	f368 1488 	bfi	r4, r8, #6, #3
 800d870:	f360 2452 	bfi	r4, r0, #9, #10
 800d874:	f36b 44de 	bfi	r4, fp, #19, #12
 800d878:	f36f 74df 	bfc	r4, #31, #1
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		msg = alloca(msg_wlen * sizeof(int));
	} else {
		msg = z_log_msg2_alloc(msg_wlen);
 800d87c:	0898      	lsrs	r0, r3, #2
 800d87e:	f7f5 f9f5 	bl	8002c6c <z_log_msg2_alloc>
	}

	if (msg && fmt) {
 800d882:	4680      	mov	r8, r0
 800d884:	b140      	cbz	r0, 800d898 <z_impl_z_log_msg2_runtime_vcreate+0x72>
 800d886:	b13f      	cbz	r7, 800d898 <z_impl_z_log_msg2_runtime_vcreate+0x72>
		plen = cbvprintf_package(msg->data, (size_t)plen, 0, fmt, ap);
 800d888:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d88a:	9300      	str	r3, [sp, #0]
 800d88c:	463b      	mov	r3, r7
 800d88e:	2200      	movs	r2, #0
 800d890:	4651      	mov	r1, sl
 800d892:	300c      	adds	r0, #12
 800d894:	f7f4 f954 	bl	8001b40 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800d898:	4633      	mov	r3, r6
 800d89a:	4622      	mov	r2, r4
 800d89c:	4629      	mov	r1, r5
 800d89e:	4640      	mov	r0, r8
 800d8a0:	f7ff ff85 	bl	800d7ae <z_log_msg2_finalize>
}
 800d8a4:	b005      	add	sp, #20
 800d8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
 800d8aa:	2000      	movs	r0, #0
 800d8ac:	e7cf      	b.n	800d84e <z_impl_z_log_msg2_runtime_vcreate+0x28>

0800d8ae <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
 800d8ae:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
 800d8b0:	f7f5 fd48 	bl	8003344 <__do_global_ctors_aux>
	__do_init_array_aux();
 800d8b4:	f7f5 fd38 	bl	8003328 <__do_init_array_aux>
}
 800d8b8:	bd08      	pop	{r3, pc}

0800d8ba <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800d8ba:	b538      	push	{r3, r4, r5, lr}
 800d8bc:	4604      	mov	r4, r0

	if (esf != NULL) {
 800d8be:	460d      	mov	r5, r1
 800d8c0:	b111      	cbz	r1, 800d8c8 <z_arm_fatal_error+0xe>
		esf_dump(esf);
 800d8c2:	4608      	mov	r0, r1
 800d8c4:	f7f5 fd62 	bl	800338c <esf_dump>
	}
	z_fatal_error(reason, esf);
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	4620      	mov	r0, r4
 800d8cc:	f7fc faba 	bl	8009e44 <z_fatal_error>
}
 800d8d0:	bd38      	pop	{r3, r4, r5, pc}

0800d8d2 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 800d8d2:	b508      	push	{r3, lr}
 800d8d4:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
 800d8d6:	6800      	ldr	r0, [r0, #0]
 800d8d8:	f7ff ffef 	bl	800d8ba <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
 800d8dc:	bd08      	pop	{r3, pc}

0800d8de <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
 800d8de:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 800d8e0:	2100      	movs	r1, #0
 800d8e2:	2001      	movs	r0, #1
 800d8e4:	f7ff ffe9 	bl	800d8ba <z_arm_fatal_error>
}
 800d8e8:	bd08      	pop	{r3, pc}

0800d8ea <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 800d8ea:	b508      	push	{r3, lr}
	handler();
 800d8ec:	f7f5 fe60 	bl	80035b0 <z_SysNmiOnReset>
	z_arm_int_exit();
 800d8f0:	f7f5 ff4a 	bl	8003788 <z_arm_exc_exit>
}
 800d8f4:	bd08      	pop	{r3, pc}

0800d8f6 <memory_fault_recoverable>:
}
 800d8f6:	2000      	movs	r0, #0
 800d8f8:	4770      	bx	lr

0800d8fa <z_log_msg2_runtime_create>:
{
 800d8fa:	b510      	push	{r4, lr}
 800d8fc:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800d8fe:	ac0a      	add	r4, sp, #40	; 0x28
 800d900:	9405      	str	r4, [sp, #20]
		arch_syscall_invoke6(*(uintptr_t *)&domain_id, *(uintptr_t *)&source, *(uintptr_t *)&level, *(uintptr_t *)&data, *(uintptr_t *)&dlen, (uintptr_t) &more, K_SYSCALL_Z_LOG_MSG2_RUNTIME_VCREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, fmt, ap);
 800d902:	9402      	str	r4, [sp, #8]
 800d904:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d906:	9401      	str	r4, [sp, #4]
 800d908:	9c08      	ldr	r4, [sp, #32]
 800d90a:	9400      	str	r4, [sp, #0]
 800d90c:	f7ff ff8b 	bl	800d826 <z_impl_z_log_msg2_runtime_vcreate>
}
 800d910:	b006      	add	sp, #24
 800d912:	bd10      	pop	{r4, pc}

0800d914 <fault_handle>:
{
 800d914:	b508      	push	{r3, lr}
	*recoverable = false;
 800d916:	2300      	movs	r3, #0
 800d918:	7013      	strb	r3, [r2, #0]
	switch (fault) {
 800d91a:	1ecb      	subs	r3, r1, #3
 800d91c:	2b09      	cmp	r3, #9
 800d91e:	d81a      	bhi.n	800d956 <fault_handle+0x42>
 800d920:	e8df f003 	tbb	[pc, r3]
 800d924:	110d0905 	.word	0x110d0905
 800d928:	19191919 	.word	0x19191919
 800d92c:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
 800d92e:	4611      	mov	r1, r2
 800d930:	f7f6 fb86 	bl	8004040 <hard_fault>
}
 800d934:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
 800d936:	2100      	movs	r1, #0
 800d938:	f7f6 fa20 	bl	8003d7c <mem_manage_fault>
		break;
 800d93c:	e7fa      	b.n	800d934 <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
 800d93e:	2100      	movs	r1, #0
 800d940:	f7f5 ff4e 	bl	80037e0 <bus_fault>
		break;
 800d944:	e7f6      	b.n	800d934 <fault_handle+0x20>
		reason = usage_fault(esf);
 800d946:	f7f6 f8b9 	bl	8003abc <usage_fault>
		break;
 800d94a:	e7f3      	b.n	800d934 <fault_handle+0x20>
		debug_monitor(esf, recoverable);
 800d94c:	4611      	mov	r1, r2
 800d94e:	f7f6 f9e9 	bl	8003d24 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800d952:	2000      	movs	r0, #0
		break;
 800d954:	e7ee      	b.n	800d934 <fault_handle+0x20>
		reserved_exception(esf, fault);
 800d956:	f7f5 ff25 	bl	80037a4 <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800d95a:	2000      	movs	r0, #0
	return reason;
 800d95c:	e7ea      	b.n	800d934 <fault_handle+0x20>

0800d95e <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
 800d95e:	6843      	ldr	r3, [r0, #4]
 800d960:	1e5a      	subs	r2, r3, #1
		&&
 800d962:	4213      	tst	r3, r2
 800d964:	d106      	bne.n	800d974 <mpu_partition_is_valid+0x16>
		&&
 800d966:	2b1f      	cmp	r3, #31
 800d968:	d906      	bls.n	800d978 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
 800d96a:	6803      	ldr	r3, [r0, #0]
		&&
 800d96c:	421a      	tst	r2, r3
 800d96e:	d005      	beq.n	800d97c <mpu_partition_is_valid+0x1e>
 800d970:	2000      	movs	r0, #0
 800d972:	4770      	bx	lr
 800d974:	2000      	movs	r0, #0
 800d976:	4770      	bx	lr
 800d978:	2000      	movs	r0, #0
 800d97a:	4770      	bx	lr
 800d97c:	2001      	movs	r0, #1
}
 800d97e:	4770      	bx	lr

0800d980 <mpu_configure_region>:
{
 800d980:	b500      	push	{lr}
 800d982:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
 800d984:	680b      	ldr	r3, [r1, #0]
 800d986:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
 800d988:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800d98a:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
 800d98c:	2b20      	cmp	r3, #32
 800d98e:	d912      	bls.n	800d9b6 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
 800d990:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d994:	d811      	bhi.n	800d9ba <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 800d996:	3b01      	subs	r3, #1
 800d998:	fab3 f383 	clz	r3, r3
 800d99c:	f1c3 031f 	rsb	r3, r3, #31
 800d9a0:	005b      	lsls	r3, r3, #1
 800d9a2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800d9a6:	4313      	orrs	r3, r2
 800d9a8:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
 800d9aa:	a901      	add	r1, sp, #4
 800d9ac:	f7f6 fd4a 	bl	8004444 <region_allocate_and_init>
}
 800d9b0:	b005      	add	sp, #20
 800d9b2:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
 800d9b6:	2308      	movs	r3, #8
 800d9b8:	e7f5      	b.n	800d9a6 <mpu_configure_region+0x26>
		return REGION_4G;
 800d9ba:	233e      	movs	r3, #62	; 0x3e
 800d9bc:	e7f3      	b.n	800d9a6 <mpu_configure_region+0x26>

0800d9be <arm_core_mpu_configure_static_mpu_regions>:
{
 800d9be:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
 800d9c0:	f7f6 fdc6 	bl	8004550 <mpu_configure_static_mpu_regions>
}
 800d9c4:	bd08      	pop	{r3, pc}

0800d9c6 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
 800d9c6:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
 800d9c8:	f7f6 fdcc 	bl	8004564 <mpu_configure_dynamic_mpu_regions>
}
 800d9cc:	bd08      	pop	{r3, pc}

0800d9ce <malloc_prepare>:
}
 800d9ce:	2000      	movs	r0, #0
 800d9d0:	4770      	bx	lr

0800d9d2 <_stdout_hook_default>:
}
 800d9d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9d6:	4770      	bx	lr

0800d9d8 <_stdin_hook_default>:
}
 800d9d8:	2000      	movs	r0, #0
 800d9da:	4770      	bx	lr

0800d9dc <_read>:
{
 800d9dc:	b508      	push	{r3, lr}
 800d9de:	4608      	mov	r0, r1
 800d9e0:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
 800d9e2:	f7f6 fe17 	bl	8004614 <z_impl_zephyr_read_stdin>
}
 800d9e6:	bd08      	pop	{r3, pc}

0800d9e8 <_write>:
{
 800d9e8:	b508      	push	{r3, lr}
 800d9ea:	4608      	mov	r0, r1
 800d9ec:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
 800d9ee:	f7f6 fe27 	bl	8004640 <z_impl_zephyr_write_stdout>
}
 800d9f2:	bd08      	pop	{r3, pc}

0800d9f4 <_close>:
}
 800d9f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9f8:	4770      	bx	lr

0800d9fa <_lseek>:
}
 800d9fa:	2000      	movs	r0, #0
 800d9fc:	4770      	bx	lr

0800d9fe <_isatty>:
}
 800d9fe:	2802      	cmp	r0, #2
 800da00:	bfcc      	ite	gt
 800da02:	2000      	movgt	r0, #0
 800da04:	2001      	movle	r0, #1
 800da06:	4770      	bx	lr

0800da08 <_kill>:
}
 800da08:	2000      	movs	r0, #0
 800da0a:	4770      	bx	lr

0800da0c <_getpid>:
}
 800da0c:	2000      	movs	r0, #0
 800da0e:	4770      	bx	lr

0800da10 <_fstat>:
	st->st_mode = S_IFCHR;
 800da10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800da14:	604b      	str	r3, [r1, #4]
}
 800da16:	2000      	movs	r0, #0
 800da18:	4770      	bx	lr

0800da1a <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800da1a:	b510      	push	{r4, lr}
 800da1c:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
 800da1e:	2014      	movs	r0, #20
 800da20:	f7fd ffb2 	bl	800b988 <malloc>
 800da24:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
 800da26:	f001 fa91 	bl	800ef4c <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
 800da2a:	bd10      	pop	{r4, pc}

0800da2c <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800da2c:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
 800da2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800da36:	f7fc fbed 	bl	800a214 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
 800da3a:	bd08      	pop	{r3, pc}

0800da3c <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800da3c:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
 800da3e:	f7fc fc73 	bl	800a328 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
 800da42:	bd08      	pop	{r3, pc}

0800da44 <__stm32_exti_isr_0>:
{
 800da44:	b508      	push	{r3, lr}
 800da46:	4602      	mov	r2, r0
	__stm32_exti_isr(0, 1, arg);
 800da48:	2101      	movs	r1, #1
 800da4a:	2000      	movs	r0, #0
 800da4c:	f7f6 fe32 	bl	80046b4 <__stm32_exti_isr>
}
 800da50:	bd08      	pop	{r3, pc}

0800da52 <__stm32_exti_isr_1>:
{
 800da52:	b508      	push	{r3, lr}
 800da54:	4602      	mov	r2, r0
	__stm32_exti_isr(1, 2, arg);
 800da56:	2102      	movs	r1, #2
 800da58:	2001      	movs	r0, #1
 800da5a:	f7f6 fe2b 	bl	80046b4 <__stm32_exti_isr>
}
 800da5e:	bd08      	pop	{r3, pc}

0800da60 <__stm32_exti_isr_2>:
{
 800da60:	b508      	push	{r3, lr}
 800da62:	4602      	mov	r2, r0
	__stm32_exti_isr(2, 3, arg);
 800da64:	2103      	movs	r1, #3
 800da66:	2002      	movs	r0, #2
 800da68:	f7f6 fe24 	bl	80046b4 <__stm32_exti_isr>
}
 800da6c:	bd08      	pop	{r3, pc}

0800da6e <__stm32_exti_isr_3>:
{
 800da6e:	b508      	push	{r3, lr}
 800da70:	4602      	mov	r2, r0
	__stm32_exti_isr(3, 4, arg);
 800da72:	2104      	movs	r1, #4
 800da74:	2003      	movs	r0, #3
 800da76:	f7f6 fe1d 	bl	80046b4 <__stm32_exti_isr>
}
 800da7a:	bd08      	pop	{r3, pc}

0800da7c <__stm32_exti_isr_4>:
{
 800da7c:	b508      	push	{r3, lr}
 800da7e:	4602      	mov	r2, r0
	__stm32_exti_isr(4, 5, arg);
 800da80:	2105      	movs	r1, #5
 800da82:	2004      	movs	r0, #4
 800da84:	f7f6 fe16 	bl	80046b4 <__stm32_exti_isr>
}
 800da88:	bd08      	pop	{r3, pc}

0800da8a <__stm32_exti_isr_9_5>:
{
 800da8a:	b508      	push	{r3, lr}
 800da8c:	4602      	mov	r2, r0
	__stm32_exti_isr(5, 10, arg);
 800da8e:	210a      	movs	r1, #10
 800da90:	2005      	movs	r0, #5
 800da92:	f7f6 fe0f 	bl	80046b4 <__stm32_exti_isr>
}
 800da96:	bd08      	pop	{r3, pc}

0800da98 <__stm32_exti_isr_15_10>:
{
 800da98:	b508      	push	{r3, lr}
 800da9a:	4602      	mov	r2, r0
	__stm32_exti_isr(10, 16, arg);
 800da9c:	2110      	movs	r1, #16
 800da9e:	200a      	movs	r0, #10
 800daa0:	f7f6 fe08 	bl	80046b4 <__stm32_exti_isr>
}
 800daa4:	bd08      	pop	{r3, pc}

0800daa6 <__stm32_exti_connect_irqs>:

/**
 * @brief connect all interrupts
 */
static void __stm32_exti_connect_irqs(const struct device *dev)
{
 800daa6:	b508      	push	{r3, lr}
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 800daa8:	2200      	movs	r2, #0
 800daaa:	4611      	mov	r1, r2
 800daac:	2006      	movs	r0, #6
 800daae:	f7f5 fd69 	bl	8003584 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 800dab2:	2200      	movs	r2, #0
 800dab4:	4611      	mov	r1, r2
 800dab6:	2007      	movs	r0, #7
 800dab8:	f7f5 fd64 	bl	8003584 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 800dabc:	2200      	movs	r2, #0
 800dabe:	4611      	mov	r1, r2
 800dac0:	2008      	movs	r0, #8
 800dac2:	f7f5 fd5f 	bl	8003584 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 800dac6:	2200      	movs	r2, #0
 800dac8:	4611      	mov	r1, r2
 800daca:	2009      	movs	r0, #9
 800dacc:	f7f5 fd5a 	bl	8003584 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 800dad0:	2200      	movs	r2, #0
 800dad2:	4611      	mov	r1, r2
 800dad4:	200a      	movs	r0, #10
 800dad6:	f7f5 fd55 	bl	8003584 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 800dada:	2200      	movs	r2, #0
 800dadc:	4611      	mov	r1, r2
 800dade:	2017      	movs	r0, #23
 800dae0:	f7f5 fd50 	bl	8003584 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 800dae4:	2200      	movs	r2, #0
 800dae6:	4611      	mov	r1, r2
 800dae8:	2028      	movs	r0, #40	; 0x28
 800daea:	f7f5 fd4b 	bl	8003584 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI,
		__stm32_exti_isr_23, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F7X */
#endif
}
 800daee:	bd08      	pop	{r3, pc}

0800daf0 <stm32_exti_init>:
{
 800daf0:	b508      	push	{r3, lr}
	__stm32_exti_connect_irqs(dev);
 800daf2:	f7ff ffd8 	bl	800daa6 <__stm32_exti_connect_irqs>
}
 800daf6:	2000      	movs	r0, #0
 800daf8:	bd08      	pop	{r3, pc}

0800dafa <config_bus_clk_init>:
	clk_init->AHBCLKDivider = ahb_prescaler(STM32_AHB_PRESCALER);
 800dafa:	2300      	movs	r3, #0
 800dafc:	6003      	str	r3, [r0, #0]
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 800dafe:	6043      	str	r3, [r0, #4]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 800db00:	6083      	str	r3, [r0, #8]
}
 800db02:	4770      	bx	lr

0800db04 <get_bus_clock>:
}
 800db04:	fbb0 f0f1 	udiv	r0, r0, r1
 800db08:	4770      	bx	lr

0800db0a <config_pll_init>:
	pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR);
 800db0a:	2300      	movs	r3, #0
 800db0c:	6003      	str	r3, [r0, #0]
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 800db0e:	2314      	movs	r3, #20
 800db10:	6043      	str	r3, [r0, #4]
	pllinit->PLLR = pllr(STM32_PLL_R_DIVISOR);
 800db12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800db16:	6083      	str	r3, [r0, #8]
}
 800db18:	4770      	bx	lr

0800db1a <dma_stm32_config_irq_0>:
#endif /* DT_INST_IRQ_HAS_IDX(0, 5) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 6) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 7) */

static void dma_stm32_config_irq_0(const struct device *dev)
{
 800db1a:	b508      	push	{r3, lr}
	ARG_UNUSED(dev);

	DMA_STM32_IRQ_CONNECT(0, 0);
 800db1c:	2200      	movs	r2, #0
 800db1e:	4611      	mov	r1, r2
 800db20:	200b      	movs	r0, #11
 800db22:	f7f5 fd2f 	bl	8003584 <z_arm_irq_priority_set>
 800db26:	200b      	movs	r0, #11
 800db28:	f7f5 fd1e 	bl	8003568 <arch_irq_enable>
	DMA_STM32_IRQ_CONNECT(0, 1);
 800db2c:	2200      	movs	r2, #0
 800db2e:	4611      	mov	r1, r2
 800db30:	200c      	movs	r0, #12
 800db32:	f7f5 fd27 	bl	8003584 <z_arm_irq_priority_set>
 800db36:	200c      	movs	r0, #12
 800db38:	f7f5 fd16 	bl	8003568 <arch_irq_enable>
#ifndef CONFIG_DMA_STM32_SHARED_IRQS
	DMA_STM32_IRQ_CONNECT(0, 2);
 800db3c:	2200      	movs	r2, #0
 800db3e:	4611      	mov	r1, r2
 800db40:	200d      	movs	r0, #13
 800db42:	f7f5 fd1f 	bl	8003584 <z_arm_irq_priority_set>
 800db46:	200d      	movs	r0, #13
 800db48:	f7f5 fd0e 	bl	8003568 <arch_irq_enable>
#endif /* CONFIG_DMA_STM32_SHARED_IRQS */
	DMA_STM32_IRQ_CONNECT(0, 3);
 800db4c:	2200      	movs	r2, #0
 800db4e:	4611      	mov	r1, r2
 800db50:	200e      	movs	r0, #14
 800db52:	f7f5 fd17 	bl	8003584 <z_arm_irq_priority_set>
 800db56:	200e      	movs	r0, #14
 800db58:	f7f5 fd06 	bl	8003568 <arch_irq_enable>
#ifndef CONFIG_DMA_STM32_SHARED_IRQS
	DMA_STM32_IRQ_CONNECT(0, 4);
 800db5c:	2200      	movs	r2, #0
 800db5e:	4611      	mov	r1, r2
 800db60:	200f      	movs	r0, #15
 800db62:	f7f5 fd0f 	bl	8003584 <z_arm_irq_priority_set>
 800db66:	200f      	movs	r0, #15
 800db68:	f7f5 fcfe 	bl	8003568 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(0, 5)
	DMA_STM32_IRQ_CONNECT(0, 5);
 800db6c:	2200      	movs	r2, #0
 800db6e:	4611      	mov	r1, r2
 800db70:	2010      	movs	r0, #16
 800db72:	f7f5 fd07 	bl	8003584 <z_arm_irq_priority_set>
 800db76:	2010      	movs	r0, #16
 800db78:	f7f5 fcf6 	bl	8003568 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(0, 6)
	DMA_STM32_IRQ_CONNECT(0, 6);
 800db7c:	2200      	movs	r2, #0
 800db7e:	4611      	mov	r1, r2
 800db80:	2011      	movs	r0, #17
 800db82:	f7f5 fcff 	bl	8003584 <z_arm_irq_priority_set>
 800db86:	2011      	movs	r0, #17
 800db88:	f7f5 fcee 	bl	8003568 <arch_irq_enable>
#endif /* DT_INST_IRQ_HAS_IDX(0, 5) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 6) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 7) */
#endif /* CONFIG_DMA_STM32_SHARED_IRQS */
/* Either 5 or 6 or 7 or 8 channels for DMA across all stm32 series. */
}
 800db8c:	bd08      	pop	{r3, pc}

0800db8e <dma_stm32_dump_stream_irq>:
{
 800db8e:	b508      	push	{r3, lr}
	const struct dma_stm32_config *config = dev->config;
 800db90:	6843      	ldr	r3, [r0, #4]
	stm32_dma_dump_stream_irq(dma, id);
 800db92:	6918      	ldr	r0, [r3, #16]
 800db94:	f7f7 fd26 	bl	80055e4 <stm32_dma_dump_stream_irq>
}
 800db98:	bd08      	pop	{r3, pc}

0800db9a <dma_stm32_clear_stream_irq>:
{
 800db9a:	b538      	push	{r3, r4, r5, lr}
 800db9c:	460c      	mov	r4, r1
	const struct dma_stm32_config *config = dev->config;
 800db9e:	6843      	ldr	r3, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 800dba0:	691d      	ldr	r5, [r3, #16]
	dma_stm32_clear_tc(dma, id);
 800dba2:	4628      	mov	r0, r5
 800dba4:	f7f7 fcde 	bl	8005564 <dma_stm32_clear_tc>
	dma_stm32_clear_ht(dma, id);
 800dba8:	4621      	mov	r1, r4
 800dbaa:	4628      	mov	r0, r5
 800dbac:	f7f7 fcd2 	bl	8005554 <dma_stm32_clear_ht>
	stm32_dma_clear_stream_irq(dma, id);
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	f000 f946 	bl	800de44 <stm32_dma_clear_stream_irq>
}
 800dbb8:	bd38      	pop	{r3, r4, r5, pc}

0800dbba <dma_stm32_irq_0_0>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 0);
 800dbba:	b508      	push	{r3, lr}
 800dbbc:	2100      	movs	r1, #0
 800dbbe:	f7f7 f84d 	bl	8004c5c <dma_stm32_irq_handler>
 800dbc2:	bd08      	pop	{r3, pc}

0800dbc4 <dma_stm32_irq_0_1>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 1);
 800dbc4:	b508      	push	{r3, lr}
 800dbc6:	2101      	movs	r1, #1
 800dbc8:	f7f7 f848 	bl	8004c5c <dma_stm32_irq_handler>
 800dbcc:	bd08      	pop	{r3, pc}

0800dbce <dma_stm32_irq_0_2>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 2);
 800dbce:	b508      	push	{r3, lr}
 800dbd0:	2102      	movs	r1, #2
 800dbd2:	f7f7 f843 	bl	8004c5c <dma_stm32_irq_handler>
 800dbd6:	bd08      	pop	{r3, pc}

0800dbd8 <dma_stm32_irq_0_3>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 3);
 800dbd8:	b508      	push	{r3, lr}
 800dbda:	2103      	movs	r1, #3
 800dbdc:	f7f7 f83e 	bl	8004c5c <dma_stm32_irq_handler>
 800dbe0:	bd08      	pop	{r3, pc}

0800dbe2 <dma_stm32_irq_0_4>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 4);
 800dbe2:	b508      	push	{r3, lr}
 800dbe4:	2104      	movs	r1, #4
 800dbe6:	f7f7 f839 	bl	8004c5c <dma_stm32_irq_handler>
 800dbea:	bd08      	pop	{r3, pc}

0800dbec <dma_stm32_irq_0_5>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 5);
 800dbec:	b508      	push	{r3, lr}
 800dbee:	2105      	movs	r1, #5
 800dbf0:	f7f7 f834 	bl	8004c5c <dma_stm32_irq_handler>
 800dbf4:	bd08      	pop	{r3, pc}

0800dbf6 <dma_stm32_irq_0_6>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 6);
 800dbf6:	b508      	push	{r3, lr}
 800dbf8:	2106      	movs	r1, #6
 800dbfa:	f7f7 f82f 	bl	8004c5c <dma_stm32_irq_handler>
 800dbfe:	bd08      	pop	{r3, pc}

0800dc00 <dma_stm32_disable_stream>:
{
 800dc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc02:	4607      	mov	r7, r0
 800dc04:	460e      	mov	r6, r1
	int count = 0;
 800dc06:	2400      	movs	r4, #0
		if (stm32_dma_disable_stream(dma, id) == 0) {
 800dc08:	4631      	mov	r1, r6
 800dc0a:	4638      	mov	r0, r7
 800dc0c:	f7f7 fdc2 	bl	8005794 <stm32_dma_disable_stream>
 800dc10:	4603      	mov	r3, r0
 800dc12:	b160      	cbz	r0, 800dc2e <dma_stm32_disable_stream+0x2e>
		if (count++ > (5 * 1000)) {
 800dc14:	1c65      	adds	r5, r4, #1
 800dc16:	f241 3388 	movw	r3, #5000	; 0x1388
 800dc1a:	429c      	cmp	r4, r3
 800dc1c:	dc05      	bgt.n	800dc2a <dma_stm32_disable_stream+0x2a>
	return z_impl_k_sleep(timeout);
 800dc1e:	200a      	movs	r0, #10
 800dc20:	2100      	movs	r1, #0
 800dc22:	f7fd f925 	bl	800ae70 <z_impl_k_sleep>
 800dc26:	462c      	mov	r4, r5
	for (;;) {
 800dc28:	e7ee      	b.n	800dc08 <dma_stm32_disable_stream+0x8>
			return -EBUSY;
 800dc2a:	f06f 030f 	mvn.w	r3, #15
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dc32 <dma_stm32_start>:
{
 800dc32:	b538      	push	{r3, r4, r5, lr}
	const struct dma_stm32_config *config = dev->config;
 800dc34:	6843      	ldr	r3, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 800dc36:	691d      	ldr	r5, [r3, #16]
	id = id - STREAM_OFFSET;
 800dc38:	1e4c      	subs	r4, r1, #1
	if (id >= config->max_streams) {
 800dc3a:	695b      	ldr	r3, [r3, #20]
 800dc3c:	42a3      	cmp	r3, r4
 800dc3e:	d908      	bls.n	800dc52 <dma_stm32_start+0x20>
	dma_stm32_clear_stream_irq(dev, id);
 800dc40:	4621      	mov	r1, r4
 800dc42:	f7ff ffaa 	bl	800db9a <dma_stm32_clear_stream_irq>
	stm32_dma_enable_stream(dma, id);
 800dc46:	4621      	mov	r1, r4
 800dc48:	4628      	mov	r0, r5
 800dc4a:	f7f7 fd95 	bl	8005778 <stm32_dma_enable_stream>
	return 0;
 800dc4e:	2000      	movs	r0, #0
}
 800dc50:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
 800dc52:	f06f 0015 	mvn.w	r0, #21
 800dc56:	e7fb      	b.n	800dc50 <dma_stm32_start+0x1e>

0800dc58 <LL_DMA_IsActiveFlag_GI1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);
 800dc58:	6800      	ldr	r0, [r0, #0]
 800dc5a:	f010 0001 	ands.w	r0, r0, #1
 800dc5e:	d000      	beq.n	800dc62 <LL_DMA_IsActiveFlag_GI1+0xa>
 800dc60:	2001      	movs	r0, #1
}
 800dc62:	4770      	bx	lr

0800dc64 <LL_DMA_IsActiveFlag_GI2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);
 800dc64:	6800      	ldr	r0, [r0, #0]
 800dc66:	f010 0010 	ands.w	r0, r0, #16
 800dc6a:	d000      	beq.n	800dc6e <LL_DMA_IsActiveFlag_GI2+0xa>
 800dc6c:	2001      	movs	r0, #1
}
 800dc6e:	4770      	bx	lr

0800dc70 <LL_DMA_IsActiveFlag_GI3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);
 800dc70:	6800      	ldr	r0, [r0, #0]
 800dc72:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800dc76:	d000      	beq.n	800dc7a <LL_DMA_IsActiveFlag_GI3+0xa>
 800dc78:	2001      	movs	r0, #1
}
 800dc7a:	4770      	bx	lr

0800dc7c <LL_DMA_IsActiveFlag_GI4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);
 800dc7c:	6800      	ldr	r0, [r0, #0]
 800dc7e:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 800dc82:	d000      	beq.n	800dc86 <LL_DMA_IsActiveFlag_GI4+0xa>
 800dc84:	2001      	movs	r0, #1
}
 800dc86:	4770      	bx	lr

0800dc88 <LL_DMA_IsActiveFlag_GI5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);
 800dc88:	6800      	ldr	r0, [r0, #0]
 800dc8a:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 800dc8e:	d000      	beq.n	800dc92 <LL_DMA_IsActiveFlag_GI5+0xa>
 800dc90:	2001      	movs	r0, #1
}
 800dc92:	4770      	bx	lr

0800dc94 <LL_DMA_IsActiveFlag_GI6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);
 800dc94:	6800      	ldr	r0, [r0, #0]
 800dc96:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 800dc9a:	d000      	beq.n	800dc9e <LL_DMA_IsActiveFlag_GI6+0xa>
 800dc9c:	2001      	movs	r0, #1
}
 800dc9e:	4770      	bx	lr

0800dca0 <LL_DMA_IsActiveFlag_GI7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);
 800dca0:	6800      	ldr	r0, [r0, #0]
 800dca2:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 800dca6:	d000      	beq.n	800dcaa <LL_DMA_IsActiveFlag_GI7+0xa>
 800dca8:	2001      	movs	r0, #1
}
 800dcaa:	4770      	bx	lr

0800dcac <LL_DMA_IsActiveFlag_TC1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 800dcac:	6800      	ldr	r0, [r0, #0]
 800dcae:	f010 0002 	ands.w	r0, r0, #2
 800dcb2:	d000      	beq.n	800dcb6 <LL_DMA_IsActiveFlag_TC1+0xa>
 800dcb4:	2001      	movs	r0, #1
}
 800dcb6:	4770      	bx	lr

0800dcb8 <LL_DMA_IsActiveFlag_TC2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 800dcb8:	6800      	ldr	r0, [r0, #0]
 800dcba:	f010 0020 	ands.w	r0, r0, #32
 800dcbe:	d000      	beq.n	800dcc2 <LL_DMA_IsActiveFlag_TC2+0xa>
 800dcc0:	2001      	movs	r0, #1
}
 800dcc2:	4770      	bx	lr

0800dcc4 <LL_DMA_IsActiveFlag_TC3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 800dcc4:	6800      	ldr	r0, [r0, #0]
 800dcc6:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800dcca:	d000      	beq.n	800dcce <LL_DMA_IsActiveFlag_TC3+0xa>
 800dccc:	2001      	movs	r0, #1
}
 800dcce:	4770      	bx	lr

0800dcd0 <LL_DMA_IsActiveFlag_TC4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 800dcd0:	6800      	ldr	r0, [r0, #0]
 800dcd2:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 800dcd6:	d000      	beq.n	800dcda <LL_DMA_IsActiveFlag_TC4+0xa>
 800dcd8:	2001      	movs	r0, #1
}
 800dcda:	4770      	bx	lr

0800dcdc <LL_DMA_IsActiveFlag_TC5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
 800dcdc:	6800      	ldr	r0, [r0, #0]
 800dcde:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800dce2:	d000      	beq.n	800dce6 <LL_DMA_IsActiveFlag_TC5+0xa>
 800dce4:	2001      	movs	r0, #1
}
 800dce6:	4770      	bx	lr

0800dce8 <LL_DMA_IsActiveFlag_TC6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
 800dce8:	6800      	ldr	r0, [r0, #0]
 800dcea:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
 800dcee:	d000      	beq.n	800dcf2 <LL_DMA_IsActiveFlag_TC6+0xa>
 800dcf0:	2001      	movs	r0, #1
}
 800dcf2:	4770      	bx	lr

0800dcf4 <LL_DMA_IsActiveFlag_TC7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);
 800dcf4:	6800      	ldr	r0, [r0, #0]
 800dcf6:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800dcfa:	d000      	beq.n	800dcfe <LL_DMA_IsActiveFlag_TC7+0xa>
 800dcfc:	2001      	movs	r0, #1
}
 800dcfe:	4770      	bx	lr

0800dd00 <LL_DMA_IsActiveFlag_HT1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);
 800dd00:	6800      	ldr	r0, [r0, #0]
 800dd02:	f010 0004 	ands.w	r0, r0, #4
 800dd06:	d000      	beq.n	800dd0a <LL_DMA_IsActiveFlag_HT1+0xa>
 800dd08:	2001      	movs	r0, #1
}
 800dd0a:	4770      	bx	lr

0800dd0c <LL_DMA_IsActiveFlag_HT2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);
 800dd0c:	6800      	ldr	r0, [r0, #0]
 800dd0e:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800dd12:	d000      	beq.n	800dd16 <LL_DMA_IsActiveFlag_HT2+0xa>
 800dd14:	2001      	movs	r0, #1
}
 800dd16:	4770      	bx	lr

0800dd18 <LL_DMA_IsActiveFlag_HT3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);
 800dd18:	6800      	ldr	r0, [r0, #0]
 800dd1a:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800dd1e:	d000      	beq.n	800dd22 <LL_DMA_IsActiveFlag_HT3+0xa>
 800dd20:	2001      	movs	r0, #1
}
 800dd22:	4770      	bx	lr

0800dd24 <LL_DMA_IsActiveFlag_HT4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);
 800dd24:	6800      	ldr	r0, [r0, #0]
 800dd26:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 800dd2a:	d000      	beq.n	800dd2e <LL_DMA_IsActiveFlag_HT4+0xa>
 800dd2c:	2001      	movs	r0, #1
}
 800dd2e:	4770      	bx	lr

0800dd30 <LL_DMA_IsActiveFlag_HT5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);
 800dd30:	6800      	ldr	r0, [r0, #0]
 800dd32:	f410 2080 	ands.w	r0, r0, #262144	; 0x40000
 800dd36:	d000      	beq.n	800dd3a <LL_DMA_IsActiveFlag_HT5+0xa>
 800dd38:	2001      	movs	r0, #1
}
 800dd3a:	4770      	bx	lr

0800dd3c <LL_DMA_IsActiveFlag_HT6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);
 800dd3c:	6800      	ldr	r0, [r0, #0]
 800dd3e:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 800dd42:	d000      	beq.n	800dd46 <LL_DMA_IsActiveFlag_HT6+0xa>
 800dd44:	2001      	movs	r0, #1
}
 800dd46:	4770      	bx	lr

0800dd48 <LL_DMA_IsActiveFlag_HT7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);
 800dd48:	6800      	ldr	r0, [r0, #0]
 800dd4a:	f010 6080 	ands.w	r0, r0, #67108864	; 0x4000000
 800dd4e:	d000      	beq.n	800dd52 <LL_DMA_IsActiveFlag_HT7+0xa>
 800dd50:	2001      	movs	r0, #1
}
 800dd52:	4770      	bx	lr

0800dd54 <LL_DMA_IsActiveFlag_TE1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 800dd54:	6800      	ldr	r0, [r0, #0]
 800dd56:	f010 0008 	ands.w	r0, r0, #8
 800dd5a:	d000      	beq.n	800dd5e <LL_DMA_IsActiveFlag_TE1+0xa>
 800dd5c:	2001      	movs	r0, #1
}
 800dd5e:	4770      	bx	lr

0800dd60 <LL_DMA_IsActiveFlag_TE2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 800dd60:	6800      	ldr	r0, [r0, #0]
 800dd62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd66:	d000      	beq.n	800dd6a <LL_DMA_IsActiveFlag_TE2+0xa>
 800dd68:	2001      	movs	r0, #1
}
 800dd6a:	4770      	bx	lr

0800dd6c <LL_DMA_IsActiveFlag_TE3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
 800dd6c:	6800      	ldr	r0, [r0, #0]
 800dd6e:	f410 6000 	ands.w	r0, r0, #2048	; 0x800
 800dd72:	d000      	beq.n	800dd76 <LL_DMA_IsActiveFlag_TE3+0xa>
 800dd74:	2001      	movs	r0, #1
}
 800dd76:	4770      	bx	lr

0800dd78 <LL_DMA_IsActiveFlag_TE4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
 800dd78:	6800      	ldr	r0, [r0, #0]
 800dd7a:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 800dd7e:	d000      	beq.n	800dd82 <LL_DMA_IsActiveFlag_TE4+0xa>
 800dd80:	2001      	movs	r0, #1
}
 800dd82:	4770      	bx	lr

0800dd84 <LL_DMA_IsActiveFlag_TE5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
 800dd84:	6800      	ldr	r0, [r0, #0]
 800dd86:	f410 2000 	ands.w	r0, r0, #524288	; 0x80000
 800dd8a:	d000      	beq.n	800dd8e <LL_DMA_IsActiveFlag_TE5+0xa>
 800dd8c:	2001      	movs	r0, #1
}
 800dd8e:	4770      	bx	lr

0800dd90 <LL_DMA_IsActiveFlag_TE6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
 800dd90:	6800      	ldr	r0, [r0, #0]
 800dd92:	f410 0000 	ands.w	r0, r0, #8388608	; 0x800000
 800dd96:	d000      	beq.n	800dd9a <LL_DMA_IsActiveFlag_TE6+0xa>
 800dd98:	2001      	movs	r0, #1
}
 800dd9a:	4770      	bx	lr

0800dd9c <LL_DMA_IsActiveFlag_TE7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);
 800dd9c:	6800      	ldr	r0, [r0, #0]
 800dd9e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800dda2:	d000      	beq.n	800dda6 <LL_DMA_IsActiveFlag_TE7+0xa>
 800dda4:	2001      	movs	r0, #1
}
 800dda6:	4770      	bx	lr

0800dda8 <LL_DMA_ClearFlag_TC1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 800dda8:	2302      	movs	r3, #2
 800ddaa:	6043      	str	r3, [r0, #4]
}
 800ddac:	4770      	bx	lr

0800ddae <LL_DMA_ClearFlag_TC2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 800ddae:	2320      	movs	r3, #32
 800ddb0:	6043      	str	r3, [r0, #4]
}
 800ddb2:	4770      	bx	lr

0800ddb4 <LL_DMA_ClearFlag_TC3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
 800ddb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddb8:	6043      	str	r3, [r0, #4]
}
 800ddba:	4770      	bx	lr

0800ddbc <LL_DMA_ClearFlag_TC4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 800ddbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ddc0:	6043      	str	r3, [r0, #4]
}
 800ddc2:	4770      	bx	lr

0800ddc4 <LL_DMA_ClearFlag_TC5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 800ddc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ddc8:	6043      	str	r3, [r0, #4]
}
 800ddca:	4770      	bx	lr

0800ddcc <LL_DMA_ClearFlag_TC6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 800ddcc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ddd0:	6043      	str	r3, [r0, #4]
}
 800ddd2:	4770      	bx	lr

0800ddd4 <LL_DMA_ClearFlag_TC7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 800ddd4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ddd8:	6043      	str	r3, [r0, #4]
}
 800ddda:	4770      	bx	lr

0800dddc <LL_DMA_ClearFlag_HT1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 800dddc:	2304      	movs	r3, #4
 800ddde:	6043      	str	r3, [r0, #4]
}
 800dde0:	4770      	bx	lr

0800dde2 <LL_DMA_ClearFlag_HT2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2);
 800dde2:	2340      	movs	r3, #64	; 0x40
 800dde4:	6043      	str	r3, [r0, #4]
}
 800dde6:	4770      	bx	lr

0800dde8 <LL_DMA_ClearFlag_HT3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3);
 800dde8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddec:	6043      	str	r3, [r0, #4]
}
 800ddee:	4770      	bx	lr

0800ddf0 <LL_DMA_ClearFlag_HT4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4);
 800ddf0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ddf4:	6043      	str	r3, [r0, #4]
}
 800ddf6:	4770      	bx	lr

0800ddf8 <LL_DMA_ClearFlag_HT5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5);
 800ddf8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ddfc:	6043      	str	r3, [r0, #4]
}
 800ddfe:	4770      	bx	lr

0800de00 <LL_DMA_ClearFlag_HT6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 800de00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800de04:	6043      	str	r3, [r0, #4]
}
 800de06:	4770      	bx	lr

0800de08 <LL_DMA_ClearFlag_HT7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7);
 800de08:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800de0c:	6043      	str	r3, [r0, #4]
}
 800de0e:	4770      	bx	lr

0800de10 <LL_DMA_ClearFlag_TE1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
 800de10:	2308      	movs	r3, #8
 800de12:	6043      	str	r3, [r0, #4]
}
 800de14:	4770      	bx	lr

0800de16 <LL_DMA_ClearFlag_TE2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
 800de16:	2380      	movs	r3, #128	; 0x80
 800de18:	6043      	str	r3, [r0, #4]
}
 800de1a:	4770      	bx	lr

0800de1c <LL_DMA_ClearFlag_TE3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
 800de1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800de20:	6043      	str	r3, [r0, #4]
}
 800de22:	4770      	bx	lr

0800de24 <LL_DMA_ClearFlag_TE4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
 800de24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800de28:	6043      	str	r3, [r0, #4]
}
 800de2a:	4770      	bx	lr

0800de2c <LL_DMA_ClearFlag_TE5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5);
 800de2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800de30:	6043      	str	r3, [r0, #4]
}
 800de32:	4770      	bx	lr

0800de34 <LL_DMA_ClearFlag_TE6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6);
 800de34:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800de38:	6043      	str	r3, [r0, #4]
}
 800de3a:	4770      	bx	lr

0800de3c <LL_DMA_ClearFlag_TE7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7);
 800de3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800de40:	6043      	str	r3, [r0, #4]
}
 800de42:	4770      	bx	lr

0800de44 <stm32_dma_clear_stream_irq>:
{
 800de44:	b508      	push	{r3, lr}
	dma_stm32_clear_te(dma, id);
 800de46:	f7f7 fbad 	bl	80055a4 <dma_stm32_clear_te>
}
 800de4a:	bd08      	pop	{r3, pc}

0800de4c <stm32_dma_is_unexpected_irq_happened>:
}
 800de4c:	2000      	movs	r0, #0
 800de4e:	4770      	bx	lr

0800de50 <gpio_stm32_isr>:
{
 800de50:	b570      	push	{r4, r5, r6, lr}
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 800de52:	684e      	ldr	r6, [r1, #4]
 800de54:	2501      	movs	r5, #1
 800de56:	4085      	lsls	r5, r0
	return list->head;
 800de58:	6889      	ldr	r1, [r1, #8]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800de5a:	b119      	cbz	r1, 800de64 <gpio_stm32_isr+0x14>
 800de5c:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
 800de5e:	b149      	cbz	r1, 800de74 <gpio_stm32_isr+0x24>
	return node->next;
 800de60:	680c      	ldr	r4, [r1, #0]
 800de62:	e007      	b.n	800de74 <gpio_stm32_isr+0x24>
 800de64:	460c      	mov	r4, r1
 800de66:	e005      	b.n	800de74 <gpio_stm32_isr+0x24>
 800de68:	b164      	cbz	r4, 800de84 <gpio_stm32_isr+0x34>
 800de6a:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800de6c:	b104      	cbz	r4, 800de70 <gpio_stm32_isr+0x20>
	return node->next;
 800de6e:	6823      	ldr	r3, [r4, #0]
 800de70:	4621      	mov	r1, r4
 800de72:	461c      	mov	r4, r3
 800de74:	b141      	cbz	r1, 800de88 <gpio_stm32_isr+0x38>
		if (cb->pin_mask & pins) {
 800de76:	688a      	ldr	r2, [r1, #8]
 800de78:	402a      	ands	r2, r5
 800de7a:	d0f5      	beq.n	800de68 <gpio_stm32_isr+0x18>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 800de7c:	684b      	ldr	r3, [r1, #4]
 800de7e:	4630      	mov	r0, r6
 800de80:	4798      	blx	r3
 800de82:	e7f1      	b.n	800de68 <gpio_stm32_isr+0x18>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800de84:	4623      	mov	r3, r4
 800de86:	e7f3      	b.n	800de70 <gpio_stm32_isr+0x20>
}
 800de88:	bd70      	pop	{r4, r5, r6, pc}

0800de8a <gpio_stm32_flags_to_conf>:
	if ((flags & GPIO_OUTPUT) != 0) {
 800de8a:	f410 7f00 	tst.w	r0, #512	; 0x200
 800de8e:	d01b      	beq.n	800dec8 <gpio_stm32_flags_to_conf+0x3e>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 800de90:	2310      	movs	r3, #16
 800de92:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 800de94:	f010 0f02 	tst.w	r0, #2
 800de98:	d004      	beq.n	800dea4 <gpio_stm32_flags_to_conf+0x1a>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 800de9a:	f010 0f04 	tst.w	r0, #4
 800de9e:	d02c      	beq.n	800defa <gpio_stm32_flags_to_conf+0x70>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 800dea0:	2350      	movs	r3, #80	; 0x50
 800dea2:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800dea4:	f010 0310 	ands.w	r3, r0, #16
 800dea8:	d005      	beq.n	800deb6 <gpio_stm32_flags_to_conf+0x2c>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800deaa:	680b      	ldr	r3, [r1, #0]
 800deac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800deb0:	600b      	str	r3, [r1, #0]
	return 0;
 800deb2:	2000      	movs	r0, #0
 800deb4:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800deb6:	f010 0020 	ands.w	r0, r0, #32
 800deba:	d020      	beq.n	800defe <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800debc:	680a      	ldr	r2, [r1, #0]
 800debe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dec2:	600a      	str	r2, [r1, #0]
	return 0;
 800dec4:	4618      	mov	r0, r3
 800dec6:	4770      	bx	lr
	} else if  ((flags & GPIO_INPUT) != 0) {
 800dec8:	f410 7f80 	tst.w	r0, #256	; 0x100
 800decc:	d011      	beq.n	800def2 <gpio_stm32_flags_to_conf+0x68>
		*pincfg = STM32_PINCFG_MODE_INPUT;
 800dece:	2300      	movs	r3, #0
 800ded0:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800ded2:	f010 0310 	ands.w	r3, r0, #16
 800ded6:	d004      	beq.n	800dee2 <gpio_stm32_flags_to_conf+0x58>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800ded8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dedc:	600b      	str	r3, [r1, #0]
	return 0;
 800dede:	2000      	movs	r0, #0
 800dee0:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800dee2:	f010 0020 	ands.w	r0, r0, #32
 800dee6:	d00a      	beq.n	800defe <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800dee8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800deec:	600a      	str	r2, [r1, #0]
	return 0;
 800deee:	4618      	mov	r0, r3
 800def0:	4770      	bx	lr
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 800def2:	2330      	movs	r3, #48	; 0x30
 800def4:	600b      	str	r3, [r1, #0]
	return 0;
 800def6:	2000      	movs	r0, #0
 800def8:	4770      	bx	lr
				return -ENOTSUP;
 800defa:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800defe:	4770      	bx	lr

0800df00 <gpio_stm32_port_get_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800df00:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800df02:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800df04:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 800df06:	600b      	str	r3, [r1, #0]
}
 800df08:	2000      	movs	r0, #0
 800df0a:	4770      	bx	lr

0800df0c <gpio_stm32_port_set_masked_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800df0c:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800df0e:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 800df10:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 800df12:	4042      	eors	r2, r0
 800df14:	400a      	ands	r2, r1
 800df16:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 800df18:	615a      	str	r2, [r3, #20]
}
 800df1a:	2000      	movs	r0, #0
 800df1c:	4770      	bx	lr

0800df1e <gpio_stm32_port_set_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800df1e:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800df20:	685b      	ldr	r3, [r3, #4]
	WRITE_REG(gpio->BSRR, pins);
 800df22:	6199      	str	r1, [r3, #24]
}
 800df24:	2000      	movs	r0, #0
 800df26:	4770      	bx	lr

0800df28 <gpio_stm32_port_clear_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800df28:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800df2a:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800df2c:	6299      	str	r1, [r3, #40]	; 0x28
}
 800df2e:	2000      	movs	r0, #0
 800df30:	4770      	bx	lr

0800df32 <gpio_stm32_port_toggle_bits>:
	const struct gpio_stm32_config *cfg = dev->config;
 800df32:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800df34:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800df36:	6953      	ldr	r3, [r2, #20]
 800df38:	404b      	eors	r3, r1
 800df3a:	6153      	str	r3, [r2, #20]
}
 800df3c:	2000      	movs	r0, #0
 800df3e:	4770      	bx	lr

0800df40 <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
 800df40:	b410      	push	{r4}
	struct gpio_stm32_data *data = dev->data;
 800df42:	6904      	ldr	r4, [r0, #16]

	return gpio_manage_callback(&data->cb, callback, set);
 800df44:	f104 0c08 	add.w	ip, r4, #8
	return list->head;
 800df48:	68a3      	ldr	r3, [r4, #8]
	if (!sys_slist_is_empty(callbacks)) {
 800df4a:	b1fb      	cbz	r3, 800df8c <gpio_stm32_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800df4c:	2000      	movs	r0, #0
 800df4e:	e00d      	b.n	800df6c <gpio_stm32_manage_callback+0x2c>
	return node->next;
 800df50:	680b      	ldr	r3, [r1, #0]
	list->head = node;
 800df52:	60a3      	str	r3, [r4, #8]
	return list->tail;
 800df54:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800df58:	4281      	cmp	r1, r0
 800df5a:	d112      	bne.n	800df82 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800df5c:	f8cc 3004 	str.w	r3, [ip, #4]
}
 800df60:	e00f      	b.n	800df82 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800df62:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800df66:	e00c      	b.n	800df82 <gpio_stm32_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800df68:	4618      	mov	r0, r3
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	b163      	cbz	r3, 800df88 <gpio_stm32_manage_callback+0x48>
 800df6e:	4299      	cmp	r1, r3
 800df70:	d1fa      	bne.n	800df68 <gpio_stm32_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
 800df72:	2800      	cmp	r0, #0
 800df74:	d0ec      	beq.n	800df50 <gpio_stm32_manage_callback+0x10>
	return node->next;
 800df76:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
 800df78:	6003      	str	r3, [r0, #0]
	return list->tail;
 800df7a:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800df7e:	4299      	cmp	r1, r3
 800df80:	d0ef      	beq.n	800df62 <gpio_stm32_manage_callback+0x22>
	parent->next = child;
 800df82:	2300      	movs	r3, #0
 800df84:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800df86:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
 800df88:	b903      	cbnz	r3, 800df8c <gpio_stm32_manage_callback+0x4c>
			if (!set) {
 800df8a:	b162      	cbz	r2, 800dfa6 <gpio_stm32_manage_callback+0x66>
	if (set) {
 800df8c:	b172      	cbz	r2, 800dfac <gpio_stm32_manage_callback+0x6c>
	return list->head;
 800df8e:	68a3      	ldr	r3, [r4, #8]
	parent->next = child;
 800df90:	600b      	str	r3, [r1, #0]
	list->head = node;
 800df92:	60a1      	str	r1, [r4, #8]
	return list->tail;
 800df94:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
 800df98:	b10b      	cbz	r3, 800df9e <gpio_stm32_manage_callback+0x5e>
	return 0;
 800df9a:	2000      	movs	r0, #0
 800df9c:	e007      	b.n	800dfae <gpio_stm32_manage_callback+0x6e>
	list->tail = node;
 800df9e:	f8cc 1004 	str.w	r1, [ip, #4]
 800dfa2:	2000      	movs	r0, #0
}
 800dfa4:	e003      	b.n	800dfae <gpio_stm32_manage_callback+0x6e>
				return -EINVAL;
 800dfa6:	f06f 0015 	mvn.w	r0, #21
 800dfaa:	e000      	b.n	800dfae <gpio_stm32_manage_callback+0x6e>
	return 0;
 800dfac:	2000      	movs	r0, #0
}
 800dfae:	bc10      	pop	{r4}
 800dfb0:	4770      	bx	lr

0800dfb2 <gpio_stm32_configure_raw>:
{
 800dfb2:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800dfb4:	6840      	ldr	r0, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800dfb6:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 800dfb8:	2001      	movs	r0, #1
 800dfba:	4088      	lsls	r0, r1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 800dfbc:	f002 0c30 	and.w	ip, r2, #48	; 0x30
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 800dfc0:	f3c2 1680 	ubfx	r6, r2, #6, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800dfc4:	6865      	ldr	r5, [r4, #4]
 800dfc6:	ea25 0500 	bic.w	r5, r5, r0
 800dfca:	408e      	lsls	r6, r1
 800dfcc:	4335      	orrs	r5, r6
 800dfce:	6065      	str	r5, [r4, #4]
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 800dfd0:	f3c2 1ec1 	ubfx	lr, r2, #7, #2
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800dfd4:	68a6      	ldr	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dfd6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800dfda:	2d00      	cmp	r5, #0
 800dfdc:	d04a      	beq.n	800e074 <gpio_stm32_configure_raw+0xc2>
  return __builtin_clz(value);
 800dfde:	fab5 f585 	clz	r5, r5
 800dfe2:	006d      	lsls	r5, r5, #1
 800dfe4:	2703      	movs	r7, #3
 800dfe6:	fa07 f505 	lsl.w	r5, r7, r5
 800dfea:	ea26 0605 	bic.w	r6, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dfee:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800dff2:	2d00      	cmp	r5, #0
 800dff4:	d040      	beq.n	800e078 <gpio_stm32_configure_raw+0xc6>
  return __builtin_clz(value);
 800dff6:	fab5 f585 	clz	r5, r5
 800dffa:	006d      	lsls	r5, r5, #1
 800dffc:	fa0e f505 	lsl.w	r5, lr, r5
 800e000:	4335      	orrs	r5, r6
 800e002:	60a5      	str	r5, [r4, #8]
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 800e004:	f3c2 2241 	ubfx	r2, r2, #9, #2
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800e008:	68e6      	ldr	r6, [r4, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e00a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e00e:	b3ad      	cbz	r5, 800e07c <gpio_stm32_configure_raw+0xca>
  return __builtin_clz(value);
 800e010:	fab5 f585 	clz	r5, r5
 800e014:	006d      	lsls	r5, r5, #1
 800e016:	f04f 0e03 	mov.w	lr, #3
 800e01a:	fa0e f505 	lsl.w	r5, lr, r5
 800e01e:	ea26 0e05 	bic.w	lr, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e022:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800e026:	b35d      	cbz	r5, 800e080 <gpio_stm32_configure_raw+0xce>
  return __builtin_clz(value);
 800e028:	fab5 f585 	clz	r5, r5
 800e02c:	006d      	lsls	r5, r5, #1
 800e02e:	fa02 f505 	lsl.w	r5, r2, r5
 800e032:	ea4e 0505 	orr.w	r5, lr, r5
 800e036:	60e5      	str	r5, [r4, #12]
	if (mode == STM32_MODER_ALT_MODE) {
 800e038:	f1bc 0f20 	cmp.w	ip, #32
 800e03c:	d022      	beq.n	800e084 <gpio_stm32_configure_raw+0xd2>
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 800e03e:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800e042:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e044:	fa90 f3a0 	rbit	r3, r0
  if (value == 0U)
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d052      	beq.n	800e0f2 <gpio_stm32_configure_raw+0x140>
  return __builtin_clz(value);
 800e04c:	fab3 f383 	clz	r3, r3
 800e050:	005b      	lsls	r3, r3, #1
 800e052:	2103      	movs	r1, #3
 800e054:	fa01 f303 	lsl.w	r3, r1, r3
 800e058:	ea22 0303 	bic.w	r3, r2, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e05c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800e060:	2800      	cmp	r0, #0
 800e062:	d048      	beq.n	800e0f6 <gpio_stm32_configure_raw+0x144>
  return __builtin_clz(value);
 800e064:	fab0 f080 	clz	r0, r0
 800e068:	0040      	lsls	r0, r0, #1
 800e06a:	fa0c f000 	lsl.w	r0, ip, r0
 800e06e:	4318      	orrs	r0, r3
 800e070:	6020      	str	r0, [r4, #0]
}
 800e072:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 800e074:	2520      	movs	r5, #32
 800e076:	e7b4      	b.n	800dfe2 <gpio_stm32_configure_raw+0x30>
 800e078:	2520      	movs	r5, #32
 800e07a:	e7be      	b.n	800dffa <gpio_stm32_configure_raw+0x48>
 800e07c:	2520      	movs	r5, #32
 800e07e:	e7c9      	b.n	800e014 <gpio_stm32_configure_raw+0x62>
 800e080:	2520      	movs	r5, #32
 800e082:	e7d3      	b.n	800e02c <gpio_stm32_configure_raw+0x7a>
		if (pin < 8) {
 800e084:	2907      	cmp	r1, #7
 800e086:	dc19      	bgt.n	800e0bc <gpio_stm32_configure_raw+0x10a>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800e088:	6a21      	ldr	r1, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e08a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800e08e:	b18a      	cbz	r2, 800e0b4 <gpio_stm32_configure_raw+0x102>
  return __builtin_clz(value);
 800e090:	fab2 f282 	clz	r2, r2
 800e094:	0092      	lsls	r2, r2, #2
 800e096:	250f      	movs	r5, #15
 800e098:	fa05 f202 	lsl.w	r2, r5, r2
 800e09c:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0a0:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800e0a4:	b142      	cbz	r2, 800e0b8 <gpio_stm32_configure_raw+0x106>
  return __builtin_clz(value);
 800e0a6:	fab2 f282 	clz	r2, r2
 800e0aa:	0092      	lsls	r2, r2, #2
 800e0ac:	4093      	lsls	r3, r2
 800e0ae:	430b      	orrs	r3, r1
 800e0b0:	6223      	str	r3, [r4, #32]
}
 800e0b2:	e7c4      	b.n	800e03e <gpio_stm32_configure_raw+0x8c>
    return 32U;
 800e0b4:	2220      	movs	r2, #32
 800e0b6:	e7ed      	b.n	800e094 <gpio_stm32_configure_raw+0xe2>
 800e0b8:	2220      	movs	r2, #32
 800e0ba:	e7f6      	b.n	800e0aa <gpio_stm32_configure_raw+0xf8>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800e0bc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e0be:	0a02      	lsrs	r2, r0, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0c0:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 800e0c4:	b189      	cbz	r1, 800e0ea <gpio_stm32_configure_raw+0x138>
  return __builtin_clz(value);
 800e0c6:	fab1 f181 	clz	r1, r1
 800e0ca:	0089      	lsls	r1, r1, #2
 800e0cc:	260f      	movs	r6, #15
 800e0ce:	fa06 f101 	lsl.w	r1, r6, r1
 800e0d2:	ea25 0101 	bic.w	r1, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0d6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800e0da:	b142      	cbz	r2, 800e0ee <gpio_stm32_configure_raw+0x13c>
  return __builtin_clz(value);
 800e0dc:	fab2 f282 	clz	r2, r2
 800e0e0:	0092      	lsls	r2, r2, #2
 800e0e2:	4093      	lsls	r3, r2
 800e0e4:	430b      	orrs	r3, r1
 800e0e6:	6263      	str	r3, [r4, #36]	; 0x24
}
 800e0e8:	e7a9      	b.n	800e03e <gpio_stm32_configure_raw+0x8c>
    return 32U;
 800e0ea:	2120      	movs	r1, #32
 800e0ec:	e7ed      	b.n	800e0ca <gpio_stm32_configure_raw+0x118>
 800e0ee:	2220      	movs	r2, #32
 800e0f0:	e7f6      	b.n	800e0e0 <gpio_stm32_configure_raw+0x12e>
 800e0f2:	2320      	movs	r3, #32
 800e0f4:	e7ac      	b.n	800e050 <gpio_stm32_configure_raw+0x9e>
 800e0f6:	2020      	movs	r0, #32
 800e0f8:	e7b6      	b.n	800e068 <gpio_stm32_configure_raw+0xb6>

0800e0fa <gpio_stm32_config>:
{
 800e0fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0fc:	b083      	sub	sp, #12
 800e0fe:	4607      	mov	r7, r0
 800e100:	460d      	mov	r5, r1
 800e102:	4614      	mov	r4, r2
	err = gpio_stm32_flags_to_conf(flags, &pincfg);
 800e104:	a901      	add	r1, sp, #4
 800e106:	4610      	mov	r0, r2
 800e108:	f7ff febf 	bl	800de8a <gpio_stm32_flags_to_conf>
	if (err != 0) {
 800e10c:	4606      	mov	r6, r0
 800e10e:	b970      	cbnz	r0, 800e12e <gpio_stm32_config+0x34>
	if ((flags & GPIO_OUTPUT) != 0) {
 800e110:	f414 7f00 	tst.w	r4, #512	; 0x200
 800e114:	d005      	beq.n	800e122 <gpio_stm32_config+0x28>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 800e116:	f414 6f00 	tst.w	r4, #2048	; 0x800
 800e11a:	d10b      	bne.n	800e134 <gpio_stm32_config+0x3a>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 800e11c:	f414 6f80 	tst.w	r4, #1024	; 0x400
 800e120:	d10e      	bne.n	800e140 <gpio_stm32_config+0x46>
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 800e122:	2300      	movs	r3, #0
 800e124:	9a01      	ldr	r2, [sp, #4]
 800e126:	4629      	mov	r1, r5
 800e128:	4638      	mov	r0, r7
 800e12a:	f7ff ff42 	bl	800dfb2 <gpio_stm32_configure_raw>
}
 800e12e:	4630      	mov	r0, r6
 800e130:	b003      	add	sp, #12
 800e132:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 800e134:	2101      	movs	r1, #1
 800e136:	40a9      	lsls	r1, r5
 800e138:	4638      	mov	r0, r7
 800e13a:	f7ff fef0 	bl	800df1e <gpio_stm32_port_set_bits_raw>
 800e13e:	e7f0      	b.n	800e122 <gpio_stm32_config+0x28>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 800e140:	2101      	movs	r1, #1
 800e142:	40a9      	lsls	r1, r5
 800e144:	4638      	mov	r0, r7
 800e146:	f7ff feef 	bl	800df28 <gpio_stm32_port_clear_bits_raw>
 800e14a:	e7ea      	b.n	800e122 <gpio_stm32_config+0x28>

0800e14c <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 800e14c:	b508      	push	{r3, lr}
	struct gpio_stm32_data *data = dev->data;
 800e14e:	6902      	ldr	r2, [r0, #16]
	int ret;

	data->dev = dev;
 800e150:	6050      	str	r0, [r2, #4]
	/* Cf: L4/L5 RM, Chapter "Independent I/O supply rail" */
	LL_PWR_EnableVddIO2();
	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);
#endif
	/* enable port clock (if runtime PM is not enabled) */
	ret = gpio_stm32_clock_request(dev, !IS_ENABLED(CONFIG_PM_DEVICE_RUNTIME));
 800e152:	2101      	movs	r1, #1
 800e154:	f7f7 fb88 	bl	8005868 <gpio_stm32_clock_request>
	if (ret < 0) {
 800e158:	2800      	cmp	r0, #0
 800e15a:	db00      	blt.n	800e15e <gpio_stm32_init+0x12>
	}

	pm_device_runtime_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
 800e15c:	2000      	movs	r0, #0
}
 800e15e:	bd08      	pop	{r3, pc}

0800e160 <gpio_stm32_configure>:
{
 800e160:	b508      	push	{r3, lr}
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 800e162:	f7ff ff26 	bl	800dfb2 <gpio_stm32_configure_raw>
}
 800e166:	2000      	movs	r0, #0
 800e168:	bd08      	pop	{r3, pc}

0800e16a <spi_stm32_transfer_ongoing>:
}

static ALWAYS_INLINE
bool spi_context_tx_on(struct spi_context *ctx)
{
	return !!(ctx->tx_len);
 800e16a:	6d83      	ldr	r3, [r0, #88]	; 0x58
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
 800e16c:	b91b      	cbnz	r3, 800e176 <spi_stm32_transfer_ongoing+0xc>
}

static ALWAYS_INLINE
bool spi_context_rx_on(struct spi_context *ctx)
{
	return !!(ctx->rx_len);
 800e16e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800e170:	b91b      	cbnz	r3, 800e17a <spi_stm32_transfer_ongoing+0x10>
 800e172:	2000      	movs	r0, #0
 800e174:	4770      	bx	lr
 800e176:	2001      	movs	r0, #1
 800e178:	4770      	bx	lr
 800e17a:	2001      	movs	r0, #1
}
 800e17c:	4770      	bx	lr

0800e17e <z_log_msg2_runtime_create>:
{
 800e17e:	b510      	push	{r4, lr}
 800e180:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800e182:	ac0a      	add	r4, sp, #40	; 0x28
 800e184:	9405      	str	r4, [sp, #20]
 800e186:	9402      	str	r4, [sp, #8]
 800e188:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e18a:	9401      	str	r4, [sp, #4]
 800e18c:	9c08      	ldr	r4, [sp, #32]
 800e18e:	9400      	str	r4, [sp, #0]
 800e190:	f7ff fb49 	bl	800d826 <z_impl_z_log_msg2_runtime_vcreate>
}
 800e194:	b006      	add	sp, #24
 800e196:	bd10      	pop	{r4, pc}

0800e198 <spi_stm32_irq_config_func_0>:
		    POST_KERNEL, CONFIG_SPI_INIT_PRIORITY,		\
		    &api_funcs);					\
									\
STM32_SPI_IRQ_HANDLER(id)

DT_INST_FOREACH_STATUS_OKAY(STM32_SPI_INIT)
 800e198:	b508      	push	{r3, lr}
 800e19a:	2200      	movs	r2, #0
 800e19c:	2105      	movs	r1, #5
 800e19e:	2023      	movs	r0, #35	; 0x23
 800e1a0:	f7f5 f9f0 	bl	8003584 <z_arm_irq_priority_set>
 800e1a4:	2023      	movs	r0, #35	; 0x23
 800e1a6:	f7f5 f9df 	bl	8003568 <arch_irq_enable>
 800e1aa:	bd08      	pop	{r3, pc}

0800e1ac <spi_stm32_release>:
{
 800e1ac:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 800e1ae:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 800e1b0:	6823      	ldr	r3, [r4, #0]
 800e1b2:	b1c3      	cbz	r3, 800e1e6 <spi_stm32_release+0x3a>
 800e1b4:	689b      	ldr	r3, [r3, #8]
 800e1b6:	b1b3      	cbz	r3, 800e1e6 <spi_stm32_release+0x3a>
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	b1a2      	cbz	r2, 800e1e6 <spi_stm32_release+0x3a>
			k_busy_wait(ctx->config->cs->delay);
 800e1bc:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 800e1be:	f7fd f831 	bl	800b224 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 800e1c2:	6823      	ldr	r3, [r4, #0]
 800e1c4:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 800e1c6:	6818      	ldr	r0, [r3, #0]
 800e1c8:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 800e1ca:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e1cc:	681a      	ldr	r2, [r3, #0]
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	408b      	lsls	r3, r1
 800e1d2:	421a      	tst	r2, r3
 800e1d4:	d10b      	bne.n	800e1ee <spi_stm32_release+0x42>
 800e1d6:	2300      	movs	r3, #0
	if (value != 0)	{
 800e1d8:	b15b      	cbz	r3, 800e1f2 <spi_stm32_release+0x46>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e1da:	2301      	movs	r3, #1
 800e1dc:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e1e0:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e1e2:	68db      	ldr	r3, [r3, #12]
 800e1e4:	4798      	blx	r3
 800e1e6:	69a3      	ldr	r3, [r4, #24]
	if (!k_sem_count_get(&ctx->lock)) {
 800e1e8:	b153      	cbz	r3, 800e200 <spi_stm32_release+0x54>
}
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	e7f2      	b.n	800e1d8 <spi_stm32_release+0x2c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e1f2:	2301      	movs	r3, #1
 800e1f4:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e1f8:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e1fa:	691b      	ldr	r3, [r3, #16]
 800e1fc:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 800e1fe:	e7f2      	b.n	800e1e6 <spi_stm32_release+0x3a>
		ctx->owner = NULL;
 800e200:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 800e202:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 800e206:	f7fc f8d1 	bl	800a3ac <z_impl_k_sem_give>
}
 800e20a:	e7ee      	b.n	800e1ea <spi_stm32_release+0x3e>

0800e20c <spi_stm32_cs_control>:
{
 800e20c:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 800e20e:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 800e210:	6823      	ldr	r3, [r4, #0]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d034      	beq.n	800e280 <spi_stm32_cs_control+0x74>
 800e216:	689a      	ldr	r2, [r3, #8]
 800e218:	2a00      	cmp	r2, #0
 800e21a:	d031      	beq.n	800e280 <spi_stm32_cs_control+0x74>
 800e21c:	6810      	ldr	r0, [r2, #0]
 800e21e:	2800      	cmp	r0, #0
 800e220:	d02e      	beq.n	800e280 <spi_stm32_cs_control+0x74>
		if (on) {
 800e222:	b9c9      	cbnz	r1, 800e258 <spi_stm32_cs_control+0x4c>
			    ctx->config->operation & SPI_HOLD_ON_CS) {
 800e224:	889b      	ldrh	r3, [r3, #4]
			if (!force_off &&
 800e226:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800e22a:	d129      	bne.n	800e280 <spi_stm32_cs_control+0x74>
			k_busy_wait(ctx->config->cs->delay);
 800e22c:	6890      	ldr	r0, [r2, #8]
	z_impl_k_busy_wait(usec_to_wait);
 800e22e:	f7fc fff9 	bl	800b224 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 800e232:	6823      	ldr	r3, [r4, #0]
 800e234:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 800e236:	6818      	ldr	r0, [r3, #0]
 800e238:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 800e23a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e23c:	681a      	ldr	r2, [r3, #0]
 800e23e:	2301      	movs	r3, #1
 800e240:	408b      	lsls	r3, r1
 800e242:	421a      	tst	r2, r3
 800e244:	d126      	bne.n	800e294 <spi_stm32_cs_control+0x88>
 800e246:	2300      	movs	r3, #0
	if (value != 0)	{
 800e248:	b333      	cbz	r3, 800e298 <spi_stm32_cs_control+0x8c>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e24a:	2301      	movs	r3, #1
 800e24c:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e250:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e252:	68db      	ldr	r3, [r3, #12]
 800e254:	4798      	blx	r3
 800e256:	e013      	b.n	800e280 <spi_stm32_cs_control+0x74>
	return gpio_pin_set(spec->port, spec->pin, value);
 800e258:	7911      	ldrb	r1, [r2, #4]
	const struct gpio_driver_data *const data =
 800e25a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800e25c:	681a      	ldr	r2, [r3, #0]
 800e25e:	2301      	movs	r3, #1
 800e260:	408b      	lsls	r3, r1
 800e262:	421a      	tst	r2, r3
 800e264:	d10d      	bne.n	800e282 <spi_stm32_cs_control+0x76>
 800e266:	2301      	movs	r3, #1
	if (value != 0)	{
 800e268:	b16b      	cbz	r3, 800e286 <spi_stm32_cs_control+0x7a>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e26a:	2301      	movs	r3, #1
 800e26c:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e270:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800e272:	68db      	ldr	r3, [r3, #12]
 800e274:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 800e276:	6823      	ldr	r3, [r4, #0]
 800e278:	689b      	ldr	r3, [r3, #8]
 800e27a:	6898      	ldr	r0, [r3, #8]
 800e27c:	f7fc ffd2 	bl	800b224 <z_impl_k_busy_wait>
}
 800e280:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 800e282:	2300      	movs	r3, #0
 800e284:	e7f0      	b.n	800e268 <spi_stm32_cs_control+0x5c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e286:	2301      	movs	r3, #1
 800e288:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e28c:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e28e:	691b      	ldr	r3, [r3, #16]
 800e290:	4798      	blx	r3
 800e292:	e7f0      	b.n	800e276 <spi_stm32_cs_control+0x6a>
		value = (value != 0) ? 0 : 1;
 800e294:	2301      	movs	r3, #1
 800e296:	e7d7      	b.n	800e248 <spi_stm32_cs_control+0x3c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800e298:	2301      	movs	r3, #1
 800e29a:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800e29e:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800e2a0:	691b      	ldr	r3, [r3, #16]
 800e2a2:	4798      	blx	r3
 800e2a4:	e7ec      	b.n	800e280 <spi_stm32_cs_control+0x74>

0800e2a6 <spi_stm32_complete>:
{
 800e2a6:	b570      	push	{r4, r5, r6, lr}
 800e2a8:	b082      	sub	sp, #8
 800e2aa:	460e      	mov	r6, r1
	const struct spi_stm32_config *cfg = dev->config;
 800e2ac:	6842      	ldr	r2, [r0, #4]
	SPI_TypeDef *spi = cfg->spi;
 800e2ae:	6894      	ldr	r4, [r2, #8]
	struct spi_stm32_data *data = dev->data;
 800e2b0:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800e2b2:	6863      	ldr	r3, [r4, #4]
 800e2b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2b8:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 800e2ba:	6863      	ldr	r3, [r4, #4]
 800e2bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2c0:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 800e2c2:	6863      	ldr	r3, [r4, #4]
 800e2c4:	f023 0320 	bic.w	r3, r3, #32
 800e2c8:	6063      	str	r3, [r4, #4]
	spi_stm32_cs_control(dev, false);
 800e2ca:	2100      	movs	r1, #0
 800e2cc:	f7ff ff9e 	bl	800e20c <spi_stm32_cs_control>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800e2d0:	68a3      	ldr	r3, [r4, #8]
 800e2d2:	f013 0f01 	tst.w	r3, #1
 800e2d6:	d001      	beq.n	800e2dc <spi_stm32_complete+0x36>
  return (uint8_t)(READ_REG(SPIx->DR));
 800e2d8:	68e3      	ldr	r3, [r4, #12]
 800e2da:	e7f9      	b.n	800e2d0 <spi_stm32_complete+0x2a>
  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 800e2dc:	6823      	ldr	r3, [r4, #0]
 800e2de:	f403 7382 	and.w	r3, r3, #260	; 0x104
	if (LL_SPI_GetMode(spi) == LL_SPI_MODE_MASTER) {
 800e2e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e2e6:	d015      	beq.n	800e314 <spi_stm32_complete+0x6e>
  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 800e2e8:	68a3      	ldr	r3, [r4, #8]
 800e2ea:	f013 0f20 	tst.w	r3, #32
 800e2ee:	d006      	beq.n	800e2fe <spi_stm32_complete+0x58>
  tmpreg_sr = SPIx->SR;
 800e2f0:	68a3      	ldr	r3, [r4, #8]
 800e2f2:	9301      	str	r3, [sp, #4]
  (void) tmpreg_sr;
 800e2f4:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800e2f6:	6823      	ldr	r3, [r4, #0]
 800e2f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2fc:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 800e2fe:	6823      	ldr	r3, [r4, #0]
 800e300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e304:	6023      	str	r3, [r4, #0]
	ctx->sync_status = status;
 800e306:	642e      	str	r6, [r5, #64]	; 0x40
	k_sem_give(&ctx->sync);
 800e308:	f105 0028 	add.w	r0, r5, #40	; 0x28
	z_impl_k_sem_give(sem);
 800e30c:	f7fc f84e 	bl	800a3ac <z_impl_k_sem_give>
}
 800e310:	b002      	add	sp, #8
 800e312:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800e314:	68a3      	ldr	r3, [r4, #8]
 800e316:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e31a:	d1fb      	bne.n	800e314 <spi_stm32_complete+0x6e>
 800e31c:	e7e4      	b.n	800e2e8 <spi_stm32_complete+0x42>

0800e31e <spi_stm32_transceive>:
{
 800e31e:	b510      	push	{r4, lr}
 800e320:	b082      	sub	sp, #8
	return transceive(dev, config, tx_bufs, rx_bufs, false, NULL);
 800e322:	2400      	movs	r4, #0
 800e324:	9401      	str	r4, [sp, #4]
 800e326:	9400      	str	r4, [sp, #0]
 800e328:	f7f7 fdb2 	bl	8005e90 <transceive>
}
 800e32c:	b002      	add	sp, #8
 800e32e:	bd10      	pop	{r4, pc}

0800e330 <spi_stm32_shift_m>:
{
 800e330:	b430      	push	{r4, r5}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800e332:	6883      	ldr	r3, [r0, #8]
 800e334:	f013 0f02 	tst.w	r3, #2
 800e338:	d0fb      	beq.n	800e332 <spi_stm32_shift_m+0x2>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e33a:	680b      	ldr	r3, [r1, #0]
 800e33c:	889b      	ldrh	r3, [r3, #4]
 800e33e:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800e342:	2b08      	cmp	r3, #8
 800e344:	d009      	beq.n	800e35a <spi_stm32_shift_m+0x2a>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e346:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d03d      	beq.n	800e3c8 <spi_stm32_shift_m+0x98>
 800e34c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800e34e:	2a00      	cmp	r2, #0
 800e350:	d13c      	bne.n	800e3cc <spi_stm32_shift_m+0x9c>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800e352:	2a00      	cmp	r2, #0
 800e354:	d03c      	beq.n	800e3d0 <spi_stm32_shift_m+0xa0>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800e356:	881b      	ldrh	r3, [r3, #0]
 800e358:	e03b      	b.n	800e3d2 <spi_stm32_shift_m+0xa2>
 800e35a:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e35c:	b18b      	cbz	r3, 800e382 <spi_stm32_shift_m+0x52>
 800e35e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800e360:	b98a      	cbnz	r2, 800e386 <spi_stm32_shift_m+0x56>
		if (spi_context_tx_buf_on(&data->ctx)) {
 800e362:	b192      	cbz	r2, 800e38a <spi_stm32_shift_m+0x5a>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800e364:	781b      	ldrb	r3, [r3, #0]
		LL_SPI_TransmitData8(spi, tx_frame);
 800e366:	b2db      	uxtb	r3, r3
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 800e368:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e36a:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d03a      	beq.n	800e3e6 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 800e370:	3b01      	subs	r3, #1
 800e372:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e374:	b15b      	cbz	r3, 800e38e <spi_stm32_shift_m+0x5e>
	} else if (ctx->tx_buf) {
 800e376:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d034      	beq.n	800e3e6 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 800e37c:	3301      	adds	r3, #1
 800e37e:	654b      	str	r3, [r1, #84]	; 0x54
 800e380:	e031      	b.n	800e3e6 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e382:	2200      	movs	r2, #0
 800e384:	e7ed      	b.n	800e362 <spi_stm32_shift_m+0x32>
 800e386:	2201      	movs	r2, #1
 800e388:	e7eb      	b.n	800e362 <spi_stm32_shift_m+0x32>
	uint16_t tx_frame = SPI_STM32_TX_NOP;
 800e38a:	2300      	movs	r3, #0
 800e38c:	e7eb      	b.n	800e366 <spi_stm32_shift_m+0x36>
		++ctx->current_tx;
 800e38e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e390:	3308      	adds	r3, #8
 800e392:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e394:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e396:	3b01      	subs	r3, #1
 800e398:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e39a:	f101 0444 	add.w	r4, r1, #68	; 0x44
 800e39e:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e3a2:	e004      	b.n	800e3ae <spi_stm32_shift_m+0x7e>
		++(*current);
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	6023      	str	r3, [r4, #0]
		--(*count);
 800e3a8:	6813      	ldr	r3, [r2, #0]
 800e3aa:	3b01      	subs	r3, #1
 800e3ac:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e3ae:	6813      	ldr	r3, [r2, #0]
 800e3b0:	b13b      	cbz	r3, 800e3c2 <spi_stm32_shift_m+0x92>
		if (((*current)->len / dfs) != 0) {
 800e3b2:	6823      	ldr	r3, [r4, #0]
 800e3b4:	685d      	ldr	r5, [r3, #4]
 800e3b6:	2d00      	cmp	r5, #0
 800e3b8:	d0f4      	beq.n	800e3a4 <spi_stm32_shift_m+0x74>
			*buf_len = (*current)->len / dfs;
 800e3ba:	658d      	str	r5, [r1, #88]	; 0x58
			return (*current)->buf;
 800e3bc:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	e000      	b.n	800e3c4 <spi_stm32_shift_m+0x94>
	*buf_len = 0;
 800e3c2:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e3c4:	654b      	str	r3, [r1, #84]	; 0x54
 800e3c6:	e00e      	b.n	800e3e6 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 800e3c8:	2200      	movs	r2, #0
 800e3ca:	e7c2      	b.n	800e352 <spi_stm32_shift_m+0x22>
 800e3cc:	2201      	movs	r2, #1
 800e3ce:	e7c0      	b.n	800e352 <spi_stm32_shift_m+0x22>
 800e3d0:	2300      	movs	r3, #0
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 800e3d2:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e3d4:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e3d6:	b133      	cbz	r3, 800e3e6 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 800e3d8:	3b01      	subs	r3, #1
 800e3da:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e3dc:	b31b      	cbz	r3, 800e426 <spi_stm32_shift_m+0xf6>
	} else if (ctx->tx_buf) {
 800e3de:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e3e0:	b10b      	cbz	r3, 800e3e6 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 800e3e2:	3302      	adds	r3, #2
 800e3e4:	654b      	str	r3, [r1, #84]	; 0x54
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800e3e6:	6883      	ldr	r3, [r0, #8]
 800e3e8:	f013 0f01 	tst.w	r3, #1
 800e3ec:	d0fb      	beq.n	800e3e6 <spi_stm32_shift_m+0xb6>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e3ee:	680b      	ldr	r3, [r1, #0]
 800e3f0:	889b      	ldrh	r3, [r3, #4]
 800e3f2:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800e3f6:	2b08      	cmp	r3, #8
 800e3f8:	d035      	beq.n	800e466 <spi_stm32_shift_m+0x136>
  return (uint16_t)(READ_REG(SPIx->DR));
 800e3fa:	68c3      	ldr	r3, [r0, #12]
 800e3fc:	b29b      	uxth	r3, r3
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
 800e3fe:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800e400:	2a00      	cmp	r2, #0
 800e402:	d065      	beq.n	800e4d0 <spi_stm32_shift_m+0x1a0>
 800e404:	6e08      	ldr	r0, [r1, #96]	; 0x60
 800e406:	2800      	cmp	r0, #0
 800e408:	d164      	bne.n	800e4d4 <spi_stm32_shift_m+0x1a4>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800e40a:	b100      	cbz	r0, 800e40e <spi_stm32_shift_m+0xde>
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800e40c:	8013      	strh	r3, [r2, #0]
	if (!ctx->rx_len) {
 800e40e:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e410:	b13b      	cbz	r3, 800e422 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 800e412:	3b01      	subs	r3, #1
 800e414:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e416:	2b00      	cmp	r3, #0
 800e418:	d05e      	beq.n	800e4d8 <spi_stm32_shift_m+0x1a8>
	} else if (ctx->rx_buf) {
 800e41a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e41c:	b10b      	cbz	r3, 800e422 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 800e41e:	3302      	adds	r3, #2
 800e420:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 800e422:	bc30      	pop	{r4, r5}
 800e424:	4770      	bx	lr
		++ctx->current_tx;
 800e426:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e428:	3308      	adds	r3, #8
 800e42a:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e42c:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e42e:	3b01      	subs	r3, #1
 800e430:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e432:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800e436:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e43a:	e005      	b.n	800e448 <spi_stm32_shift_m+0x118>
		++(*current);
 800e43c:	3308      	adds	r3, #8
 800e43e:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800e442:	6813      	ldr	r3, [r2, #0]
 800e444:	3b01      	subs	r3, #1
 800e446:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e448:	6813      	ldr	r3, [r2, #0]
 800e44a:	b14b      	cbz	r3, 800e460 <spi_stm32_shift_m+0x130>
		if (((*current)->len / dfs) != 0) {
 800e44c:	f8dc 3000 	ldr.w	r3, [ip]
 800e450:	685c      	ldr	r4, [r3, #4]
 800e452:	2c01      	cmp	r4, #1
 800e454:	d9f2      	bls.n	800e43c <spi_stm32_shift_m+0x10c>
			*buf_len = (*current)->len / dfs;
 800e456:	0864      	lsrs	r4, r4, #1
 800e458:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800e45a:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	e000      	b.n	800e462 <spi_stm32_shift_m+0x132>
	*buf_len = 0;
 800e460:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e462:	654b      	str	r3, [r1, #84]	; 0x54
 800e464:	e7bf      	b.n	800e3e6 <spi_stm32_shift_m+0xb6>
  return (uint8_t)(READ_REG(SPIx->DR));
 800e466:	68c3      	ldr	r3, [r0, #12]
 800e468:	b2db      	uxtb	r3, r3
	return !!(ctx->rx_buf && ctx->rx_len);
 800e46a:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800e46c:	b17a      	cbz	r2, 800e48e <spi_stm32_shift_m+0x15e>
 800e46e:	6e08      	ldr	r0, [r1, #96]	; 0x60
 800e470:	b978      	cbnz	r0, 800e492 <spi_stm32_shift_m+0x162>
		if (spi_context_rx_buf_on(&data->ctx)) {
 800e472:	b100      	cbz	r0, 800e476 <spi_stm32_shift_m+0x146>
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800e474:	7013      	strb	r3, [r2, #0]
	if (!ctx->rx_len) {
 800e476:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d0d2      	beq.n	800e422 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 800e47c:	3b01      	subs	r3, #1
 800e47e:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e480:	b14b      	cbz	r3, 800e496 <spi_stm32_shift_m+0x166>
	} else if (ctx->rx_buf) {
 800e482:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e484:	2b00      	cmp	r3, #0
 800e486:	d0cc      	beq.n	800e422 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 800e488:	3301      	adds	r3, #1
 800e48a:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e48c:	e7c9      	b.n	800e422 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 800e48e:	2000      	movs	r0, #0
 800e490:	e7ef      	b.n	800e472 <spi_stm32_shift_m+0x142>
 800e492:	2001      	movs	r0, #1
 800e494:	e7ed      	b.n	800e472 <spi_stm32_shift_m+0x142>
		++ctx->current_rx;
 800e496:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e498:	3308      	adds	r3, #8
 800e49a:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800e49c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800e49e:	3b01      	subs	r3, #1
 800e4a0:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800e4a2:	f101 004c 	add.w	r0, r1, #76	; 0x4c
 800e4a6:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800e4aa:	e004      	b.n	800e4b6 <spi_stm32_shift_m+0x186>
		++(*current);
 800e4ac:	3308      	adds	r3, #8
 800e4ae:	6003      	str	r3, [r0, #0]
		--(*count);
 800e4b0:	6813      	ldr	r3, [r2, #0]
 800e4b2:	3b01      	subs	r3, #1
 800e4b4:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e4b6:	6813      	ldr	r3, [r2, #0]
 800e4b8:	b13b      	cbz	r3, 800e4ca <spi_stm32_shift_m+0x19a>
		if (((*current)->len / dfs) != 0) {
 800e4ba:	6803      	ldr	r3, [r0, #0]
 800e4bc:	685c      	ldr	r4, [r3, #4]
 800e4be:	2c00      	cmp	r4, #0
 800e4c0:	d0f4      	beq.n	800e4ac <spi_stm32_shift_m+0x17c>
			*buf_len = (*current)->len / dfs;
 800e4c2:	660c      	str	r4, [r1, #96]	; 0x60
			return (*current)->buf;
 800e4c4:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	e000      	b.n	800e4cc <spi_stm32_shift_m+0x19c>
	*buf_len = 0;
 800e4ca:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800e4cc:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e4ce:	e7a8      	b.n	800e422 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 800e4d0:	2000      	movs	r0, #0
 800e4d2:	e79a      	b.n	800e40a <spi_stm32_shift_m+0xda>
 800e4d4:	2001      	movs	r0, #1
 800e4d6:	e798      	b.n	800e40a <spi_stm32_shift_m+0xda>
		++ctx->current_rx;
 800e4d8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e4da:	3308      	adds	r3, #8
 800e4dc:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800e4de:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800e4e4:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800e4e8:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800e4ec:	e004      	b.n	800e4f8 <spi_stm32_shift_m+0x1c8>
		++(*current);
 800e4ee:	3308      	adds	r3, #8
 800e4f0:	6023      	str	r3, [r4, #0]
		--(*count);
 800e4f2:	6813      	ldr	r3, [r2, #0]
 800e4f4:	3b01      	subs	r3, #1
 800e4f6:	6013      	str	r3, [r2, #0]
	while (*count) {
 800e4f8:	6813      	ldr	r3, [r2, #0]
 800e4fa:	b143      	cbz	r3, 800e50e <spi_stm32_shift_m+0x1de>
		if (((*current)->len / dfs) != 0) {
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	6858      	ldr	r0, [r3, #4]
 800e500:	2801      	cmp	r0, #1
 800e502:	d9f4      	bls.n	800e4ee <spi_stm32_shift_m+0x1be>
			*buf_len = (*current)->len / dfs;
 800e504:	0840      	lsrs	r0, r0, #1
 800e506:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800e508:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	e000      	b.n	800e510 <spi_stm32_shift_m+0x1e0>
	*buf_len = 0;
 800e50e:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800e510:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e512:	e786      	b.n	800e422 <spi_stm32_shift_m+0xf2>

0800e514 <spi_stm32_shift_s>:
{
 800e514:	b410      	push	{r4}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800e516:	6883      	ldr	r3, [r0, #8]
 800e518:	f013 0f02 	tst.w	r3, #2
 800e51c:	d065      	beq.n	800e5ea <spi_stm32_shift_s+0xd6>
	return !!(ctx->tx_len);
 800e51e:	6d8b      	ldr	r3, [r1, #88]	; 0x58
	if (ll_func_tx_is_empty(spi) && spi_context_tx_on(&data->ctx)) {
 800e520:	2b00      	cmp	r3, #0
 800e522:	d062      	beq.n	800e5ea <spi_stm32_shift_s+0xd6>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e524:	680b      	ldr	r3, [r1, #0]
 800e526:	889b      	ldrh	r3, [r3, #4]
 800e528:	f3c3 1345 	ubfx	r3, r3, #5, #6
 800e52c:	2b08      	cmp	r3, #8
 800e52e:	d00f      	beq.n	800e550 <spi_stm32_shift_s+0x3c>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 800e530:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e532:	881b      	ldrh	r3, [r3, #0]
  *spidr = TxData;
 800e534:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e536:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d05a      	beq.n	800e5f2 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 800e53c:	3b01      	subs	r3, #1
 800e53e:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e540:	2b00      	cmp	r3, #0
 800e542:	d032      	beq.n	800e5aa <spi_stm32_shift_s+0x96>
	} else if (ctx->tx_buf) {
 800e544:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e546:	2b00      	cmp	r3, #0
 800e548:	d053      	beq.n	800e5f2 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 800e54a:	3302      	adds	r3, #2
 800e54c:	654b      	str	r3, [r1, #84]	; 0x54
 800e54e:	e050      	b.n	800e5f2 <spi_stm32_shift_s+0xde>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 800e550:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e552:	781b      	ldrb	r3, [r3, #0]
  *spidr = TxData;
 800e554:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 800e556:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d04a      	beq.n	800e5f2 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 800e55c:	3b01      	subs	r3, #1
 800e55e:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 800e560:	b12b      	cbz	r3, 800e56e <spi_stm32_shift_s+0x5a>
	} else if (ctx->tx_buf) {
 800e562:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800e564:	2b00      	cmp	r3, #0
 800e566:	d044      	beq.n	800e5f2 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 800e568:	3301      	adds	r3, #1
 800e56a:	654b      	str	r3, [r1, #84]	; 0x54
 800e56c:	e041      	b.n	800e5f2 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 800e56e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e570:	3308      	adds	r3, #8
 800e572:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e574:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e576:	3b01      	subs	r3, #1
 800e578:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e57a:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800e57e:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e582:	6813      	ldr	r3, [r2, #0]
 800e584:	b173      	cbz	r3, 800e5a4 <spi_stm32_shift_s+0x90>
		if (((*current)->len / dfs) != 0) {
 800e586:	f8dc 3000 	ldr.w	r3, [ip]
 800e58a:	685c      	ldr	r4, [r3, #4]
 800e58c:	b934      	cbnz	r4, 800e59c <spi_stm32_shift_s+0x88>
		++(*current);
 800e58e:	3308      	adds	r3, #8
 800e590:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800e594:	6813      	ldr	r3, [r2, #0]
 800e596:	3b01      	subs	r3, #1
 800e598:	6013      	str	r3, [r2, #0]
 800e59a:	e7f2      	b.n	800e582 <spi_stm32_shift_s+0x6e>
			*buf_len = (*current)->len / dfs;
 800e59c:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800e59e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	e000      	b.n	800e5a6 <spi_stm32_shift_s+0x92>
	*buf_len = 0;
 800e5a4:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e5a6:	654b      	str	r3, [r1, #84]	; 0x54
 800e5a8:	e023      	b.n	800e5f2 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 800e5aa:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e5ac:	3308      	adds	r3, #8
 800e5ae:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 800e5b0:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800e5b2:	3b01      	subs	r3, #1
 800e5b4:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 800e5b6:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 800e5ba:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 800e5be:	6813      	ldr	r3, [r2, #0]
 800e5c0:	b183      	cbz	r3, 800e5e4 <spi_stm32_shift_s+0xd0>
		if (((*current)->len / dfs) != 0) {
 800e5c2:	f8dc 3000 	ldr.w	r3, [ip]
 800e5c6:	685c      	ldr	r4, [r3, #4]
 800e5c8:	2c01      	cmp	r4, #1
 800e5ca:	d806      	bhi.n	800e5da <spi_stm32_shift_s+0xc6>
		++(*current);
 800e5cc:	3308      	adds	r3, #8
 800e5ce:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 800e5d2:	6813      	ldr	r3, [r2, #0]
 800e5d4:	3b01      	subs	r3, #1
 800e5d6:	6013      	str	r3, [r2, #0]
 800e5d8:	e7f1      	b.n	800e5be <spi_stm32_shift_s+0xaa>
			*buf_len = (*current)->len / dfs;
 800e5da:	0864      	lsrs	r4, r4, #1
 800e5dc:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 800e5de:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	e000      	b.n	800e5e6 <spi_stm32_shift_s+0xd2>
	*buf_len = 0;
 800e5e4:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 800e5e6:	654b      	str	r3, [r1, #84]	; 0x54
 800e5e8:	e003      	b.n	800e5f2 <spi_stm32_shift_s+0xde>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 800e5ea:	6843      	ldr	r3, [r0, #4]
 800e5ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e5f0:	6043      	str	r3, [r0, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800e5f2:	6883      	ldr	r3, [r0, #8]
 800e5f4:	f013 0f01 	tst.w	r3, #1
 800e5f8:	d016      	beq.n	800e628 <spi_stm32_shift_s+0x114>
	return !!(ctx->rx_buf && ctx->rx_len);
 800e5fa:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e5fc:	b1b3      	cbz	r3, 800e62c <spi_stm32_shift_s+0x118>
 800e5fe:	6e0a      	ldr	r2, [r1, #96]	; 0x60
 800e600:	b9b2      	cbnz	r2, 800e630 <spi_stm32_shift_s+0x11c>
	if (ll_func_rx_is_not_empty(spi) &&
 800e602:	b18a      	cbz	r2, 800e628 <spi_stm32_shift_s+0x114>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800e604:	680a      	ldr	r2, [r1, #0]
 800e606:	8892      	ldrh	r2, [r2, #4]
 800e608:	f3c2 1245 	ubfx	r2, r2, #5, #6
 800e60c:	2a08      	cmp	r2, #8
 800e60e:	d011      	beq.n	800e634 <spi_stm32_shift_s+0x120>
  return (uint16_t)(READ_REG(SPIx->DR));
 800e610:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800e612:	801a      	strh	r2, [r3, #0]
	if (!ctx->rx_len) {
 800e614:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e616:	b13b      	cbz	r3, 800e628 <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 800e618:	3b01      	subs	r3, #1
 800e61a:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d033      	beq.n	800e688 <spi_stm32_shift_s+0x174>
	} else if (ctx->rx_buf) {
 800e620:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e622:	b10b      	cbz	r3, 800e628 <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 800e624:	3302      	adds	r3, #2
 800e626:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 800e628:	bc10      	pop	{r4}
 800e62a:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 800e62c:	2200      	movs	r2, #0
 800e62e:	e7e8      	b.n	800e602 <spi_stm32_shift_s+0xee>
 800e630:	2201      	movs	r2, #1
 800e632:	e7e6      	b.n	800e602 <spi_stm32_shift_s+0xee>
  return (uint8_t)(READ_REG(SPIx->DR));
 800e634:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 800e636:	701a      	strb	r2, [r3, #0]
	if (!ctx->rx_len) {
 800e638:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d0f4      	beq.n	800e628 <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 800e63e:	3b01      	subs	r3, #1
 800e640:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 800e642:	b12b      	cbz	r3, 800e650 <spi_stm32_shift_s+0x13c>
	} else if (ctx->rx_buf) {
 800e644:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 800e646:	2b00      	cmp	r3, #0
 800e648:	d0ee      	beq.n	800e628 <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 800e64a:	3301      	adds	r3, #1
 800e64c:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e64e:	e7eb      	b.n	800e628 <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 800e650:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e652:	3308      	adds	r3, #8
 800e654:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800e656:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800e658:	3b01      	subs	r3, #1
 800e65a:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800e65c:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800e660:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800e664:	6813      	ldr	r3, [r2, #0]
 800e666:	b163      	cbz	r3, 800e682 <spi_stm32_shift_s+0x16e>
		if (((*current)->len / dfs) != 0) {
 800e668:	6823      	ldr	r3, [r4, #0]
 800e66a:	6858      	ldr	r0, [r3, #4]
 800e66c:	b928      	cbnz	r0, 800e67a <spi_stm32_shift_s+0x166>
		++(*current);
 800e66e:	3308      	adds	r3, #8
 800e670:	6023      	str	r3, [r4, #0]
		--(*count);
 800e672:	6813      	ldr	r3, [r2, #0]
 800e674:	3b01      	subs	r3, #1
 800e676:	6013      	str	r3, [r2, #0]
 800e678:	e7f4      	b.n	800e664 <spi_stm32_shift_s+0x150>
			*buf_len = (*current)->len / dfs;
 800e67a:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800e67c:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	e000      	b.n	800e684 <spi_stm32_shift_s+0x170>
	*buf_len = 0;
 800e682:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800e684:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e686:	e7cf      	b.n	800e628 <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 800e688:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e68a:	3308      	adds	r3, #8
 800e68c:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 800e68e:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 800e690:	3b01      	subs	r3, #1
 800e692:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 800e694:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 800e698:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 800e69c:	6813      	ldr	r3, [r2, #0]
 800e69e:	b173      	cbz	r3, 800e6be <spi_stm32_shift_s+0x1aa>
		if (((*current)->len / dfs) != 0) {
 800e6a0:	6823      	ldr	r3, [r4, #0]
 800e6a2:	6858      	ldr	r0, [r3, #4]
 800e6a4:	2801      	cmp	r0, #1
 800e6a6:	d805      	bhi.n	800e6b4 <spi_stm32_shift_s+0x1a0>
		++(*current);
 800e6a8:	3308      	adds	r3, #8
 800e6aa:	6023      	str	r3, [r4, #0]
		--(*count);
 800e6ac:	6813      	ldr	r3, [r2, #0]
 800e6ae:	3b01      	subs	r3, #1
 800e6b0:	6013      	str	r3, [r2, #0]
 800e6b2:	e7f3      	b.n	800e69c <spi_stm32_shift_s+0x188>
			*buf_len = (*current)->len / dfs;
 800e6b4:	0840      	lsrs	r0, r0, #1
 800e6b6:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 800e6b8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	e000      	b.n	800e6c0 <spi_stm32_shift_s+0x1ac>
	*buf_len = 0;
 800e6be:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 800e6c0:	65cb      	str	r3, [r1, #92]	; 0x5c
 800e6c2:	e7b1      	b.n	800e628 <spi_stm32_shift_s+0x114>

0800e6c4 <spi_stm32_shift_frames>:
{
 800e6c4:	b510      	push	{r4, lr}
 800e6c6:	4604      	mov	r4, r0
	uint16_t operation = data->ctx.config->operation;
 800e6c8:	680b      	ldr	r3, [r1, #0]
 800e6ca:	889b      	ldrh	r3, [r3, #4]
	if (SPI_OP_MODE_GET(operation) == SPI_OP_MODE_MASTER) {
 800e6cc:	f013 0f01 	tst.w	r3, #1
 800e6d0:	d105      	bne.n	800e6de <spi_stm32_shift_frames+0x1a>
		spi_stm32_shift_m(spi, data);
 800e6d2:	f7ff fe2d 	bl	800e330 <spi_stm32_shift_m>
	return spi_stm32_get_err(spi);
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	f7f7 f956 	bl	8005988 <spi_stm32_get_err>
}
 800e6dc:	bd10      	pop	{r4, pc}
		spi_stm32_shift_s(spi, data);
 800e6de:	f7ff ff19 	bl	800e514 <spi_stm32_shift_s>
 800e6e2:	e7f8      	b.n	800e6d6 <spi_stm32_shift_frames+0x12>

0800e6e4 <spi_stm32_isr>:
{
 800e6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6e6:	4604      	mov	r4, r0
	const struct spi_stm32_config *cfg = dev->config;
 800e6e8:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 800e6ea:	6906      	ldr	r6, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 800e6ec:	689f      	ldr	r7, [r3, #8]
	err = spi_stm32_get_err(spi);
 800e6ee:	4638      	mov	r0, r7
 800e6f0:	f7f7 f94a 	bl	8005988 <spi_stm32_get_err>
	if (err) {
 800e6f4:	4605      	mov	r5, r0
 800e6f6:	b968      	cbnz	r0, 800e714 <spi_stm32_isr+0x30>
	if (spi_stm32_transfer_ongoing(data)) {
 800e6f8:	4630      	mov	r0, r6
 800e6fa:	f7ff fd36 	bl	800e16a <spi_stm32_transfer_ongoing>
 800e6fe:	b970      	cbnz	r0, 800e71e <spi_stm32_isr+0x3a>
	if (err || !spi_stm32_transfer_ongoing(data)) {
 800e700:	b91d      	cbnz	r5, 800e70a <spi_stm32_isr+0x26>
 800e702:	4630      	mov	r0, r6
 800e704:	f7ff fd31 	bl	800e16a <spi_stm32_transfer_ongoing>
 800e708:	b918      	cbnz	r0, 800e712 <spi_stm32_isr+0x2e>
		spi_stm32_complete(dev, err);
 800e70a:	4629      	mov	r1, r5
 800e70c:	4620      	mov	r0, r4
 800e70e:	f7ff fdca 	bl	800e2a6 <spi_stm32_complete>
}
 800e712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		spi_stm32_complete(dev, err);
 800e714:	4601      	mov	r1, r0
 800e716:	4620      	mov	r0, r4
 800e718:	f7ff fdc5 	bl	800e2a6 <spi_stm32_complete>
		return;
 800e71c:	e7f9      	b.n	800e712 <spi_stm32_isr+0x2e>
		err = spi_stm32_shift_frames(spi, data);
 800e71e:	4631      	mov	r1, r6
 800e720:	4638      	mov	r0, r7
 800e722:	f7ff ffcf 	bl	800e6c4 <spi_stm32_shift_frames>
 800e726:	4605      	mov	r5, r0
 800e728:	e7ea      	b.n	800e700 <spi_stm32_isr+0x1c>

0800e72a <timer_work_handler>:
{
 800e72a:	b508      	push	{r3, lr}
	TimerIrqHandler();
 800e72c:	f7f8 fbda 	bl	8006ee4 <TimerIrqHandler>
}
 800e730:	bd08      	pop	{r3, pc}

0800e732 <RtcGetTimerValue>:
{
 800e732:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800e734:	f000 ff01 	bl	800f53a <z_impl_k_uptime_ticks>
 800e738:	220a      	movs	r2, #10
 800e73a:	2300      	movs	r3, #0
 800e73c:	f7f2 f94e 	bl	80009dc <__aeabi_uldivmod>
}
 800e740:	bd08      	pop	{r3, pc}

0800e742 <RtcGetMinimumTimeout>:
}
 800e742:	2001      	movs	r0, #1
 800e744:	4770      	bx	lr

0800e746 <DelayMsMcu>:

void DelayMsMcu(uint32_t ms)
{
 800e746:	b508      	push	{r3, lr}
			return t * ((uint64_t)to_hz / from_hz);
 800e748:	0f81      	lsrs	r1, r0, #30
 800e74a:	0083      	lsls	r3, r0, #2
 800e74c:	1818      	adds	r0, r3, r0
 800e74e:	f141 0100 	adc.w	r1, r1, #0
 800e752:	1800      	adds	r0, r0, r0
 800e754:	4149      	adcs	r1, r1
	return z_impl_k_sleep(timeout);
 800e756:	f7fc fb8b 	bl	800ae70 <z_impl_k_sleep>
	k_sleep(K_MSEC(ms));
}
 800e75a:	bd08      	pop	{r3, pc}

0800e75c <RtcMs2Tick>:

uint32_t RtcMs2Tick(uint32_t milliseconds)
{
	return milliseconds;
}
 800e75c:	4770      	bx	lr

0800e75e <RtcTick2Ms>:

uint32_t RtcTick2Ms(uint32_t tick)
{
	return tick;
}
 800e75e:	4770      	bx	lr

0800e760 <BoardCriticalSectionBegin>:
	__asm__ volatile(
 800e760:	f04f 0210 	mov.w	r2, #16
 800e764:	f3ef 8311 	mrs	r3, BASEPRI
 800e768:	f382 8812 	msr	BASEPRI_MAX, r2
 800e76c:	f3bf 8f6f 	isb	sy

void BoardCriticalSectionBegin(uint32_t *mask)
{
	*mask = irq_lock();
 800e770:	6003      	str	r3, [r0, #0]
}
 800e772:	4770      	bx	lr

0800e774 <BoardCriticalSectionEnd>:

void BoardCriticalSectionEnd(uint32_t *mask)
{
	irq_unlock(*mask);
 800e774:	6803      	ldr	r3, [r0, #0]
	__asm__ volatile(
 800e776:	f383 8811 	msr	BASEPRI, r3
 800e77a:	f3bf 8f6f 	isb	sy
}
 800e77e:	4770      	bx	lr

0800e780 <z_log_msg2_runtime_create>:
{
 800e780:	b510      	push	{r4, lr}
 800e782:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800e784:	ac0a      	add	r4, sp, #40	; 0x28
 800e786:	9405      	str	r4, [sp, #20]
 800e788:	9402      	str	r4, [sp, #8]
 800e78a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e78c:	9401      	str	r4, [sp, #4]
 800e78e:	9c08      	ldr	r4, [sp, #32]
 800e790:	9400      	str	r4, [sp, #0]
 800e792:	f7ff f848 	bl	800d826 <z_impl_z_log_msg2_runtime_vcreate>
}
 800e796:	b006      	add	sp, #24
 800e798:	bd10      	pop	{r4, pc}

0800e79a <clamp_int8>:
	if (x < min) {
 800e79a:	4288      	cmp	r0, r1
 800e79c:	db03      	blt.n	800e7a6 <clamp_int8+0xc>
	} else if (x > max) {
 800e79e:	4290      	cmp	r0, r2
 800e7a0:	dd02      	ble.n	800e7a8 <clamp_int8+0xe>
		return max;
 800e7a2:	4610      	mov	r0, r2
 800e7a4:	4770      	bx	lr
		return min;
 800e7a6:	4608      	mov	r0, r1
}
 800e7a8:	4770      	bx	lr

0800e7aa <SX1276CheckRfFrequency>:
}
 800e7aa:	2001      	movs	r0, #1
 800e7ac:	4770      	bx	lr

0800e7ae <sx127x_antenna_configure>:
}
 800e7ae:	2000      	movs	r0, #0
 800e7b0:	4770      	bx	lr

0800e7b2 <z_log_msg2_runtime_create>:
{
 800e7b2:	b510      	push	{r4, lr}
 800e7b4:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800e7b6:	ac0a      	add	r4, sp, #40	; 0x28
 800e7b8:	9405      	str	r4, [sp, #20]
 800e7ba:	9402      	str	r4, [sp, #8]
 800e7bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e7be:	9401      	str	r4, [sp, #4]
 800e7c0:	9c08      	ldr	r4, [sp, #32]
 800e7c2:	9400      	str	r4, [sp, #0]
 800e7c4:	f7ff f82f 	bl	800d826 <z_impl_z_log_msg2_runtime_vcreate>
}
 800e7c8:	b006      	add	sp, #24
 800e7ca:	bd10      	pop	{r4, pc}

0800e7cc <SX1276GetBoardTcxoWakeupTime>:
}
 800e7cc:	2000      	movs	r0, #0
 800e7ce:	4770      	bx	lr

0800e7d0 <SX1276SetAntSwLowPower>:
}
 800e7d0:	4770      	bx	lr

0800e7d2 <SX1276SetBoardTcxo>:
}
 800e7d2:	4770      	bx	lr

0800e7d4 <SX1276SetAntSw>:
}
 800e7d4:	4770      	bx	lr

0800e7d6 <sx127x_read>:
{
 800e7d6:	b508      	push	{r3, lr}
 800e7d8:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr, false, data, len);
 800e7da:	460a      	mov	r2, r1
 800e7dc:	2100      	movs	r1, #0
 800e7de:	f7f7 ff6f 	bl	80066c0 <sx127x_transceive>
}
 800e7e2:	bd08      	pop	{r3, pc}

0800e7e4 <sx127x_write>:
{
 800e7e4:	b508      	push	{r3, lr}
 800e7e6:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 800e7e8:	460a      	mov	r2, r1
 800e7ea:	2101      	movs	r1, #1
 800e7ec:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800e7f0:	f7f7 ff66 	bl	80066c0 <sx127x_transceive>
}
 800e7f4:	bd08      	pop	{r3, pc}

0800e7f6 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 800e7f6:	e004      	b.n	800e802 <memcpy1+0xc>
    {
        *dst++ = *src++;
 800e7f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7fc:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 800e800:	461a      	mov	r2, r3
 800e802:	1e53      	subs	r3, r2, #1
 800e804:	b29b      	uxth	r3, r3
 800e806:	2a00      	cmp	r2, #0
 800e808:	d1f6      	bne.n	800e7f8 <memcpy1+0x2>
    }
}
 800e80a:	4770      	bx	lr

0800e80c <TimerSetTimeout>:
    // Intentional wrap around. Works Ok if tick duration below 1ms
    return RtcTick2Ms( nowInTicks - pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 800e80c:	b570      	push	{r4, r5, r6, lr}
 800e80e:	4604      	mov	r4, r0
    int32_t minTicks= RtcGetMinimumTimeout( );
 800e810:	f7ff ff97 	bl	800e742 <RtcGetMinimumTimeout>
 800e814:	4605      	mov	r5, r0
    obj->IsNext2Expire = true;
 800e816:	2301      	movs	r3, #1
 800e818:	7263      	strb	r3, [r4, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 800e81a:	6826      	ldr	r6, [r4, #0]
 800e81c:	f7f7 fc22 	bl	8006064 <RtcGetTimerElapsedTime>
 800e820:	4428      	add	r0, r5
 800e822:	4286      	cmp	r6, r0
 800e824:	d303      	bcc.n	800e82e <TimerSetTimeout+0x22>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
    }
    RtcSetAlarm( obj->Timestamp );
 800e826:	6820      	ldr	r0, [r4, #0]
 800e828:	f7f7 fc32 	bl	8006090 <RtcSetAlarm>
}
 800e82c:	bd70      	pop	{r4, r5, r6, pc}
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 800e82e:	f7f7 fc19 	bl	8006064 <RtcGetTimerElapsedTime>
 800e832:	4405      	add	r5, r0
 800e834:	6025      	str	r5, [r4, #0]
 800e836:	e7f6      	b.n	800e826 <TimerSetTimeout+0x1a>

0800e838 <TimerInit>:
    obj->Timestamp = 0;
 800e838:	2300      	movs	r3, #0
 800e83a:	6003      	str	r3, [r0, #0]
    obj->ReloadValue = 0;
 800e83c:	6043      	str	r3, [r0, #4]
    obj->IsStarted = false;
 800e83e:	7203      	strb	r3, [r0, #8]
    obj->IsNext2Expire = false;
 800e840:	7243      	strb	r3, [r0, #9]
    obj->Callback = callback;
 800e842:	60c1      	str	r1, [r0, #12]
    obj->Context = NULL;
 800e844:	6103      	str	r3, [r0, #16]
    obj->Next = NULL;
 800e846:	6143      	str	r3, [r0, #20]
}
 800e848:	4770      	bx	lr

0800e84a <TimerSetValue>:
{
 800e84a:	b538      	push	{r3, r4, r5, lr}
 800e84c:	4604      	mov	r4, r0
    uint32_t ticks = RtcMs2Tick( value );
 800e84e:	4608      	mov	r0, r1
 800e850:	f7ff ff84 	bl	800e75c <RtcMs2Tick>
 800e854:	4605      	mov	r5, r0
    TimerStop( obj );
 800e856:	4620      	mov	r0, r4
 800e858:	f7f8 fb88 	bl	8006f6c <TimerStop>
    minValue = RtcGetMinimumTimeout( );
 800e85c:	f7ff ff71 	bl	800e742 <RtcGetMinimumTimeout>
    if( ticks < minValue )
 800e860:	4285      	cmp	r5, r0
 800e862:	d300      	bcc.n	800e866 <TimerSetValue+0x1c>
    uint32_t ticks = RtcMs2Tick( value );
 800e864:	4628      	mov	r0, r5
    obj->Timestamp = ticks;
 800e866:	6020      	str	r0, [r4, #0]
    obj->ReloadValue = ticks;
 800e868:	6060      	str	r0, [r4, #4]
}
 800e86a:	bd38      	pop	{r3, r4, r5, pc}

0800e86c <TimerGetCurrentTime>:
{
 800e86c:	b508      	push	{r3, lr}
    uint32_t now = RtcGetTimerValue( );
 800e86e:	f7ff ff60 	bl	800e732 <RtcGetTimerValue>
    return  RtcTick2Ms( now );
 800e872:	f7ff ff74 	bl	800e75e <RtcTick2Ms>
}
 800e876:	bd08      	pop	{r3, pc}

0800e878 <TimerGetElapsedTime>:
{
 800e878:	b538      	push	{r3, r4, r5, lr}
    if ( past == 0 )
 800e87a:	4604      	mov	r4, r0
 800e87c:	b908      	cbnz	r0, 800e882 <TimerGetElapsedTime+0xa>
}
 800e87e:	4620      	mov	r0, r4
 800e880:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t nowInTicks = RtcGetTimerValue( );
 800e882:	f7ff ff56 	bl	800e732 <RtcGetTimerValue>
 800e886:	4605      	mov	r5, r0
    uint32_t pastInTicks = RtcMs2Tick( past );
 800e888:	4620      	mov	r0, r4
 800e88a:	f7ff ff67 	bl	800e75c <RtcMs2Tick>
    return RtcTick2Ms( nowInTicks - pastInTicks );
 800e88e:	1a28      	subs	r0, r5, r0
 800e890:	f7ff ff65 	bl	800e75e <RtcTick2Ms>
 800e894:	4604      	mov	r4, r0
 800e896:	e7f2      	b.n	800e87e <TimerGetElapsedTime+0x6>

0800e898 <DelayMs>:
{
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
 800e898:	b508      	push	{r3, lr}
    DelayMsMcu( ms );
 800e89a:	f7ff ff54 	bl	800e746 <DelayMsMcu>
}
 800e89e:	bd08      	pop	{r3, pc}

0800e8a0 <SX1276ConvertPllStepToFreqInHz>:
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 800e8a0:	0a01      	lsrs	r1, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 800e8a2:	f643 5209 	movw	r2, #15625	; 0x3d09
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 800e8a6:	b2c3      	uxtb	r3, r0
 800e8a8:	fb02 f303 	mul.w	r3, r2, r3
 800e8ac:	3380      	adds	r3, #128	; 0x80
 800e8ae:	0a1b      	lsrs	r3, r3, #8
}
 800e8b0:	fb02 3001 	mla	r0, r2, r1, r3
 800e8b4:	4770      	bx	lr

0800e8b6 <SX1276GetGfskTimeOnAirNumerator>:
    return ( preambleLen << 3 ) +
 800e8b6:	00c0      	lsls	r0, r0, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800e8b8:	b941      	cbnz	r1, 800e8cc <SX1276GetGfskTimeOnAirNumerator+0x16>
 800e8ba:	2108      	movs	r1, #8
    return ( preambleLen << 3 ) +
 800e8bc:	4408      	add	r0, r1
           ( ( fixLen == false ) ? 8 : 0 ) +
 800e8be:	3018      	adds	r0, #24
               ( ( crcOn == true ) ? 2 : 0 ) 
 800e8c0:	b133      	cbz	r3, 800e8d0 <SX1276GetGfskTimeOnAirNumerator+0x1a>
 800e8c2:	2302      	movs	r3, #2
               ( 0 ) + // Address filter size
 800e8c4:	441a      	add	r2, r3
}
 800e8c6:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800e8ca:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) +
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	e7f5      	b.n	800e8bc <SX1276GetGfskTimeOnAirNumerator+0x6>
               ( ( crcOn == true ) ? 2 : 0 ) 
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	e7f7      	b.n	800e8c4 <SX1276GetGfskTimeOnAirNumerator+0xe>

0800e8d4 <SX1276GetLoRaTimeOnAirNumerator>:
{
 800e8d4:	b570      	push	{r4, r5, r6, lr}
 800e8d6:	f89d 4010 	ldrb.w	r4, [sp, #16]
 800e8da:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 800e8de:	3204      	adds	r2, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800e8e0:	f1a1 0c05 	sub.w	ip, r1, #5
 800e8e4:	f1bc 0f01 	cmp.w	ip, #1
 800e8e8:	d932      	bls.n	800e950 <SX1276GetLoRaTimeOnAirNumerator+0x7c>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800e8ea:	b918      	cbnz	r0, 800e8f4 <SX1276GetLoRaTimeOnAirNumerator+0x20>
 800e8ec:	f1a1 060b 	sub.w	r6, r1, #11
 800e8f0:	2e01      	cmp	r6, #1
 800e8f2:	d935      	bls.n	800e960 <SX1276GetLoRaTimeOnAirNumerator+0x8c>
 800e8f4:	2801      	cmp	r0, #1
 800e8f6:	d02f      	beq.n	800e958 <SX1276GetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 800e8f8:	2600      	movs	r6, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800e8fa:	f89d e014 	ldrb.w	lr, [sp, #20]
 800e8fe:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 800e902:	b38d      	cbz	r5, 800e968 <SX1276GetLoRaTimeOnAirNumerator+0x94>
 800e904:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800e908:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 800e90a:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 800e90c:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 800e910:	b36c      	cbz	r4, 800e96e <SX1276GetLoRaTimeOnAirNumerator+0x9a>
 800e912:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 800e916:	44f4      	add	ip, lr
    if( datarate <= 6 )
 800e918:	2906      	cmp	r1, #6
 800e91a:	d904      	bls.n	800e926 <SX1276GetLoRaTimeOnAirNumerator+0x52>
        ceilNumerator += 8;
 800e91c:	f10c 0c08 	add.w	ip, ip, #8
        if( lowDatareOptimize == true )
 800e920:	b10e      	cbz	r6, 800e926 <SX1276GetLoRaTimeOnAirNumerator+0x52>
            ceilDenominator = 4 * ( datarate - 2 );
 800e922:	1e88      	subs	r0, r1, #2
 800e924:	0080      	lsls	r0, r0, #2
    if( ceilNumerator < 0 )
 800e926:	f1bc 0f00 	cmp.w	ip, #0
 800e92a:	db23      	blt.n	800e974 <SX1276GetLoRaTimeOnAirNumerator+0xa0>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800e92c:	4484      	add	ip, r0
 800e92e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800e932:	fb9c fcf0 	sdiv	ip, ip, r0
 800e936:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800e93a:	f103 000c 	add.w	r0, r3, #12
    if( datarate <= 6 )
 800e93e:	2906      	cmp	r1, #6
 800e940:	d801      	bhi.n	800e946 <SX1276GetLoRaTimeOnAirNumerator+0x72>
        intermediate += 2;
 800e942:	f103 000e 	add.w	r0, r3, #14
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800e946:	0080      	lsls	r0, r0, #2
 800e948:	3001      	adds	r0, #1
 800e94a:	3902      	subs	r1, #2
}
 800e94c:	4088      	lsls	r0, r1
 800e94e:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 800e950:	2b0b      	cmp	r3, #11
 800e952:	d8ca      	bhi.n	800e8ea <SX1276GetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 800e954:	230c      	movs	r3, #12
 800e956:	e7c8      	b.n	800e8ea <SX1276GetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800e958:	290c      	cmp	r1, #12
 800e95a:	d003      	beq.n	800e964 <SX1276GetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 800e95c:	2600      	movs	r6, #0
 800e95e:	e7cc      	b.n	800e8fa <SX1276GetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 800e960:	2601      	movs	r6, #1
 800e962:	e7ca      	b.n	800e8fa <SX1276GetLoRaTimeOnAirNumerator+0x26>
 800e964:	2601      	movs	r6, #1
 800e966:	e7c8      	b.n	800e8fa <SX1276GetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 800e968:	f04f 0c00 	mov.w	ip, #0
 800e96c:	e7cc      	b.n	800e908 <SX1276GetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 800e96e:	f04f 0c14 	mov.w	ip, #20
 800e972:	e7d0      	b.n	800e916 <SX1276GetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 800e974:	f04f 0c00 	mov.w	ip, #0
 800e978:	e7d8      	b.n	800e92c <SX1276GetLoRaTimeOnAirNumerator+0x58>

0800e97a <SX1276ReadFifo>:
{
 800e97a:	b508      	push	{r3, lr}
 800e97c:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 800e97e:	4601      	mov	r1, r0
 800e980:	2000      	movs	r0, #0
 800e982:	f7f7 ffed 	bl	8006960 <SX1276ReadBuffer>
}
 800e986:	bd08      	pop	{r3, pc}

0800e988 <SX1276WriteFifo>:
{
 800e988:	b508      	push	{r3, lr}
 800e98a:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
 800e98c:	4601      	mov	r1, r0
 800e98e:	2000      	movs	r0, #0
 800e990:	f7f8 f936 	bl	8006c00 <SX1276WriteBuffer>
}
 800e994:	bd08      	pop	{r3, pc}

0800e996 <SX1276GetTimeOnAir>:
{
 800e996:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e998:	b085      	sub	sp, #20
 800e99a:	460e      	mov	r6, r1
 800e99c:	4615      	mov	r5, r2
 800e99e:	461a      	mov	r2, r3
 800e9a0:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 800e9a4:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 800e9a8:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 800e9ac:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    switch( modem )
 800e9b0:	b148      	cbz	r0, 800e9c6 <SX1276GetTimeOnAir+0x30>
 800e9b2:	2801      	cmp	r0, #1
 800e9b4:	d010      	beq.n	800e9d8 <SX1276GetTimeOnAir+0x42>
 800e9b6:	2501      	movs	r5, #1
 800e9b8:	2400      	movs	r4, #0
    return ( numerator + denominator - 1 ) / denominator;
 800e9ba:	1960      	adds	r0, r4, r5
 800e9bc:	3801      	subs	r0, #1
}
 800e9be:	fbb0 f0f5 	udiv	r0, r0, r5
 800e9c2:	b005      	add	sp, #20
 800e9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 800e9c6:	463a      	mov	r2, r7
 800e9c8:	4660      	mov	r0, ip
 800e9ca:	f7ff ff74 	bl	800e8b6 <SX1276GetGfskTimeOnAirNumerator>
 800e9ce:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800e9d2:	fb00 f404 	mul.w	r4, r0, r4
        break;
 800e9d6:	e7f0      	b.n	800e9ba <SX1276GetTimeOnAir+0x24>
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 800e9d8:	9302      	str	r3, [sp, #8]
 800e9da:	9701      	str	r7, [sp, #4]
 800e9dc:	9100      	str	r1, [sp, #0]
 800e9de:	4663      	mov	r3, ip
 800e9e0:	4629      	mov	r1, r5
 800e9e2:	4630      	mov	r0, r6
 800e9e4:	f7ff ff76 	bl	800e8d4 <SX1276GetLoRaTimeOnAirNumerator>
 800e9e8:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800e9ec:	fb00 f404 	mul.w	r4, r0, r4
            denominator = SX1276GetLoRaBandwidthInHz( bandwidth );
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	f7f8 fb37 	bl	8007064 <SX1276GetLoRaBandwidthInHz>
 800e9f6:	4605      	mov	r5, r0
        break;
 800e9f8:	e7df      	b.n	800e9ba <SX1276GetTimeOnAir+0x24>

0800e9fa <SX1276Write>:
{
 800e9fa:	b500      	push	{lr}
 800e9fc:	b083      	sub	sp, #12
 800e9fe:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 800ea02:	2201      	movs	r2, #1
 800ea04:	f10d 0107 	add.w	r1, sp, #7
 800ea08:	f7f8 f8fa 	bl	8006c00 <SX1276WriteBuffer>
}
 800ea0c:	b003      	add	sp, #12
 800ea0e:	f85d fb04 	ldr.w	pc, [sp], #4

0800ea12 <SX1276Read>:
{
 800ea12:	b500      	push	{lr}
 800ea14:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 800ea16:	2201      	movs	r2, #1
 800ea18:	f10d 0107 	add.w	r1, sp, #7
 800ea1c:	f7f7 ffa0 	bl	8006960 <SX1276ReadBuffer>
}
 800ea20:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ea24:	b003      	add	sp, #12
 800ea26:	f85d fb04 	ldr.w	pc, [sp], #4

0800ea2a <SX1276SetOpMode>:
{
 800ea2a:	b510      	push	{r4, lr}
    if( opMode == RF_OPMODE_SLEEP )
 800ea2c:	4604      	mov	r4, r0
 800ea2e:	b970      	cbnz	r0, 800ea4e <SX1276SetOpMode+0x24>
        SX1276SetAntSwLowPower( true );
 800ea30:	2001      	movs	r0, #1
 800ea32:	f7ff fecd 	bl	800e7d0 <SX1276SetAntSwLowPower>
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800ea36:	2001      	movs	r0, #1
 800ea38:	f7ff ffeb 	bl	800ea12 <SX1276Read>
 800ea3c:	b241      	sxtb	r1, r0
 800ea3e:	f021 0107 	bic.w	r1, r1, #7
 800ea42:	4321      	orrs	r1, r4
 800ea44:	b2c9      	uxtb	r1, r1
 800ea46:	2001      	movs	r0, #1
 800ea48:	f7ff ffd7 	bl	800e9fa <SX1276Write>
}
 800ea4c:	bd10      	pop	{r4, pc}
        SX1276SetBoardTcxo( true );
 800ea4e:	2001      	movs	r0, #1
 800ea50:	f7ff febf 	bl	800e7d2 <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 800ea54:	2000      	movs	r0, #0
 800ea56:	f7ff febb 	bl	800e7d0 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 800ea5a:	4620      	mov	r0, r4
 800ea5c:	f7ff feba 	bl	800e7d4 <SX1276SetAntSw>
 800ea60:	e7e9      	b.n	800ea36 <SX1276SetOpMode+0xc>

0800ea62 <SX1276IsChannelFree>:
{
 800ea62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea64:	4607      	mov	r7, r0
 800ea66:	460c      	mov	r4, r1
 800ea68:	4616      	mov	r6, r2
 800ea6a:	461d      	mov	r5, r3
    SX1276SetSleep( );
 800ea6c:	f7f8 fe48 	bl	8007700 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 800ea70:	2000      	movs	r0, #0
 800ea72:	f7f9 f8db 	bl	8007c2c <SX1276SetModem>
    SX1276SetChannel( freq );
 800ea76:	4638      	mov	r0, r7
 800ea78:	f7f8 fb1e 	bl	80070b8 <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f7f8 fac9 	bl	8007014 <GetFskBandwidthRegValue>
 800ea82:	4604      	mov	r4, r0
 800ea84:	4601      	mov	r1, r0
 800ea86:	2012      	movs	r0, #18
 800ea88:	f7ff ffb7 	bl	800e9fa <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 800ea8c:	4621      	mov	r1, r4
 800ea8e:	2013      	movs	r0, #19
 800ea90:	f7ff ffb3 	bl	800e9fa <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800ea94:	2005      	movs	r0, #5
 800ea96:	f7ff ffc8 	bl	800ea2a <SX1276SetOpMode>
    DelayMs( 1 );
 800ea9a:	2001      	movs	r0, #1
 800ea9c:	f7ff fefc 	bl	800e898 <DelayMs>
    carrierSenseTime = TimerGetCurrentTime( );
 800eaa0:	f7ff fee4 	bl	800e86c <TimerGetCurrentTime>
 800eaa4:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f7ff fee6 	bl	800e878 <TimerGetElapsedTime>
 800eaac:	42a8      	cmp	r0, r5
 800eaae:	d206      	bcs.n	800eabe <SX1276IsChannelFree+0x5c>
        rssi = SX1276ReadRssi( MODEM_FSK );
 800eab0:	2000      	movs	r0, #0
 800eab2:	f7f9 f893 	bl	8007bdc <SX1276ReadRssi>
        if( rssi > rssiThresh )
 800eab6:	42b0      	cmp	r0, r6
 800eab8:	ddf5      	ble.n	800eaa6 <SX1276IsChannelFree+0x44>
            status = false;
 800eaba:	2400      	movs	r4, #0
 800eabc:	e000      	b.n	800eac0 <SX1276IsChannelFree+0x5e>
    bool status = true;
 800eabe:	2401      	movs	r4, #1
    SX1276SetSleep( );
 800eac0:	f7f8 fe1e 	bl	8007700 <SX1276SetSleep>
}
 800eac4:	4620      	mov	r0, r4
 800eac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eac8 <SX1276Random>:
{
 800eac8:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 800eaca:	2001      	movs	r0, #1
 800eacc:	f7f9 f8ae 	bl	8007c2c <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800ead0:	21ff      	movs	r1, #255	; 0xff
 800ead2:	2011      	movs	r0, #17
 800ead4:	f7ff ff91 	bl	800e9fa <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800ead8:	2005      	movs	r0, #5
 800eada:	f7ff ffa6 	bl	800ea2a <SX1276SetOpMode>
    uint32_t rnd = 0;
 800eade:	2500      	movs	r5, #0
    for( i = 0; i < 32; i++ )
 800eae0:	462c      	mov	r4, r5
 800eae2:	e00b      	b.n	800eafc <SX1276Random+0x34>
        DelayMs( 1 );
 800eae4:	2001      	movs	r0, #1
 800eae6:	f7ff fed7 	bl	800e898 <DelayMs>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 800eaea:	202c      	movs	r0, #44	; 0x2c
 800eaec:	f7ff ff91 	bl	800ea12 <SX1276Read>
 800eaf0:	f000 0001 	and.w	r0, r0, #1
 800eaf4:	40a0      	lsls	r0, r4
 800eaf6:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 800eaf8:	3401      	adds	r4, #1
 800eafa:	b2e4      	uxtb	r4, r4
 800eafc:	2c1f      	cmp	r4, #31
 800eafe:	d9f1      	bls.n	800eae4 <SX1276Random+0x1c>
    SX1276SetSleep( );
 800eb00:	f7f8 fdfe 	bl	8007700 <SX1276SetSleep>
}
 800eb04:	4628      	mov	r0, r5
 800eb06:	bd38      	pop	{r3, r4, r5, pc}

0800eb08 <SX1276GetWakeupTime>:
{
 800eb08:	b508      	push	{r3, lr}
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800eb0a:	f7ff fe5f 	bl	800e7cc <SX1276GetBoardTcxoWakeupTime>
}
 800eb0e:	3001      	adds	r0, #1
 800eb10:	bd08      	pop	{r3, pc}

0800eb12 <uart_stm32_config_get>:
	struct uart_stm32_data *data = dev->data;
 800eb12:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = data->baud_rate;
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800eb18:	6843      	ldr	r3, [r0, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 800eb22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb26:	d02f      	beq.n	800eb88 <uart_stm32_config_get+0x76>
 800eb28:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800eb2c:	d12e      	bne.n	800eb8c <uart_stm32_config_get+0x7a>
 800eb2e:	2301      	movs	r3, #1
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 800eb30:	710b      	strb	r3, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800eb32:	6843      	ldr	r3, [r0, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 800eb36:	685b      	ldr	r3, [r3, #4]
 800eb38:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 800eb3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eb40:	d028      	beq.n	800eb94 <uart_stm32_config_get+0x82>
 800eb42:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800eb46:	d027      	beq.n	800eb98 <uart_stm32_config_get+0x86>
 800eb48:	b313      	cbz	r3, 800eb90 <uart_stm32_config_get+0x7e>
		return UART_CFG_STOP_BITS_2;
 800eb4a:	2303      	movs	r3, #3
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 800eb4c:	714b      	strb	r3, [r1, #5]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800eb4e:	6843      	ldr	r3, [r0, #4]
 800eb50:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 800eb52:	6813      	ldr	r3, [r2, #0]
 800eb54:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800eb58:	6812      	ldr	r2, [r2, #0]
 800eb5a:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	switch (db) {
 800eb5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eb62:	d01d      	beq.n	800eba0 <uart_stm32_config_get+0x8e>
 800eb64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800eb68:	d11d      	bne.n	800eba6 <uart_stm32_config_get+0x94>
		if (p == LL_USART_PARITY_NONE) {
 800eb6a:	b1ba      	cbz	r2, 800eb9c <uart_stm32_config_get+0x8a>
			return UART_CFG_DATA_BITS_6;
 800eb6c:	2301      	movs	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 800eb6e:	718b      	strb	r3, [r1, #6]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800eb70:	6843      	ldr	r3, [r0, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 800eb74:	689b      	ldr	r3, [r3, #8]
 800eb76:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 800eb7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800eb7e:	d019      	beq.n	800ebb4 <uart_stm32_config_get+0xa2>
	return UART_CFG_FLOW_CTRL_NONE;
 800eb80:	2300      	movs	r3, #0
	cfg->flow_ctrl = uart_stm32_ll2cfg_hwctrl(
 800eb82:	71cb      	strb	r3, [r1, #7]
}
 800eb84:	2000      	movs	r0, #0
 800eb86:	4770      	bx	lr
		return UART_CFG_PARITY_EVEN;
 800eb88:	2302      	movs	r3, #2
 800eb8a:	e7d1      	b.n	800eb30 <uart_stm32_config_get+0x1e>
		return UART_CFG_PARITY_NONE;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	e7cf      	b.n	800eb30 <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_1;
 800eb90:	2301      	movs	r3, #1
 800eb92:	e7db      	b.n	800eb4c <uart_stm32_config_get+0x3a>
	switch (sb) {
 800eb94:	2300      	movs	r3, #0
 800eb96:	e7d9      	b.n	800eb4c <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 800eb98:	2302      	movs	r3, #2
 800eb9a:	e7d7      	b.n	800eb4c <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_7;
 800eb9c:	2302      	movs	r3, #2
 800eb9e:	e7e6      	b.n	800eb6e <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800eba0:	b922      	cbnz	r2, 800ebac <uart_stm32_config_get+0x9a>
			return UART_CFG_DATA_BITS_9;
 800eba2:	2304      	movs	r3, #4
 800eba4:	e7e3      	b.n	800eb6e <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 800eba6:	b91a      	cbnz	r2, 800ebb0 <uart_stm32_config_get+0x9e>
			return UART_CFG_DATA_BITS_8;
 800eba8:	2303      	movs	r3, #3
 800ebaa:	e7e0      	b.n	800eb6e <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 800ebac:	2303      	movs	r3, #3
 800ebae:	e7de      	b.n	800eb6e <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_7;
 800ebb0:	2302      	movs	r3, #2
 800ebb2:	e7dc      	b.n	800eb6e <uart_stm32_config_get+0x5c>
		return UART_CFG_FLOW_CTRL_RTS_CTS;
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	e7e4      	b.n	800eb82 <uart_stm32_config_get+0x70>

0800ebb8 <uart_stm32_poll_in>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800ebb8:	6843      	ldr	r3, [r0, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800ebbc:	69da      	ldr	r2, [r3, #28]
 800ebbe:	f012 0f08 	tst.w	r2, #8
 800ebc2:	d001      	beq.n	800ebc8 <uart_stm32_poll_in+0x10>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800ebc4:	2208      	movs	r2, #8
 800ebc6:	621a      	str	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800ebc8:	69da      	ldr	r2, [r3, #28]
 800ebca:	f012 0f20 	tst.w	r2, #32
 800ebce:	d003      	beq.n	800ebd8 <uart_stm32_poll_in+0x20>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800ebd0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	*c = (unsigned char)LL_USART_ReceiveData8(UartInstance);
 800ebd2:	700b      	strb	r3, [r1, #0]
	return 0;
 800ebd4:	2000      	movs	r0, #0
 800ebd6:	4770      	bx	lr
		return -1;
 800ebd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800ebdc:	4770      	bx	lr

0800ebde <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800ebde:	6843      	ldr	r3, [r0, #4]
 800ebe0:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800ebe2:	69da      	ldr	r2, [r3, #28]
 800ebe4:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ebe8:	d0fb      	beq.n	800ebe2 <uart_stm32_poll_out+0x4>
	__asm__ volatile(
 800ebea:	f04f 0010 	mov.w	r0, #16
 800ebee:	f3ef 8211 	mrs	r2, BASEPRI
 800ebf2:	f380 8812 	msr	BASEPRI_MAX, r0
 800ebf6:	f3bf 8f6f 	isb	sy
 800ebfa:	69d8      	ldr	r0, [r3, #28]
 800ebfc:	f010 0f80 	tst.w	r0, #128	; 0x80
 800ec00:	d104      	bne.n	800ec0c <uart_stm32_poll_out+0x2e>
	__asm__ volatile(
 800ec02:	f382 8811 	msr	BASEPRI, r2
 800ec06:	f3bf 8f6f 	isb	sy
}
 800ec0a:	e7ea      	b.n	800ebe2 <uart_stm32_poll_out+0x4>
  USARTx->TDR = Value;
 800ec0c:	b289      	uxth	r1, r1
 800ec0e:	8519      	strh	r1, [r3, #40]	; 0x28
	__asm__ volatile(
 800ec10:	f382 8811 	msr	BASEPRI, r2
 800ec14:	f3bf 8f6f 	isb	sy
}
 800ec18:	4770      	bx	lr

0800ec1a <uart_stm32_err_check>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800ec1a:	6843      	ldr	r3, [r0, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800ec1e:	69d8      	ldr	r0, [r3, #28]
 800ec20:	f010 0008 	ands.w	r0, r0, #8
 800ec24:	d000      	beq.n	800ec28 <uart_stm32_err_check+0xe>
		err |= UART_ERROR_OVERRUN;
 800ec26:	2001      	movs	r0, #1
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 800ec28:	69da      	ldr	r2, [r3, #28]
 800ec2a:	f012 0f01 	tst.w	r2, #1
 800ec2e:	d001      	beq.n	800ec34 <uart_stm32_err_check+0x1a>
		err |= UART_ERROR_PARITY;
 800ec30:	f040 0002 	orr.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800ec34:	69da      	ldr	r2, [r3, #28]
 800ec36:	f012 0f02 	tst.w	r2, #2
 800ec3a:	d001      	beq.n	800ec40 <uart_stm32_err_check+0x26>
		err |= UART_ERROR_FRAMING;
 800ec3c:	f040 0004 	orr.w	r0, r0, #4
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 800ec40:	69da      	ldr	r2, [r3, #28]
 800ec42:	f412 7f80 	tst.w	r2, #256	; 0x100
 800ec46:	d001      	beq.n	800ec4c <uart_stm32_err_check+0x32>
		err |= UART_BREAK;
 800ec48:	f040 0008 	orr.w	r0, r0, #8
	if (err & UART_BREAK) {
 800ec4c:	f010 0f08 	tst.w	r0, #8
 800ec50:	d002      	beq.n	800ec58 <uart_stm32_err_check+0x3e>
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 800ec52:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ec56:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_OVERRUN) {
 800ec58:	f010 0f01 	tst.w	r0, #1
 800ec5c:	d001      	beq.n	800ec62 <uart_stm32_err_check+0x48>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800ec5e:	2208      	movs	r2, #8
 800ec60:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 800ec62:	f010 0f02 	tst.w	r0, #2
 800ec66:	d001      	beq.n	800ec6c <uart_stm32_err_check+0x52>
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 800ec68:	2201      	movs	r2, #1
 800ec6a:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 800ec6c:	f010 0f04 	tst.w	r0, #4
 800ec70:	d001      	beq.n	800ec76 <uart_stm32_err_check+0x5c>
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 800ec72:	2202      	movs	r2, #2
 800ec74:	621a      	str	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 800ec76:	2204      	movs	r2, #4
 800ec78:	621a      	str	r2, [r3, #32]
}
 800ec7a:	4770      	bx	lr

0800ec7c <uart_stm32_async_callback_set>:
	struct uart_stm32_data *data = dev->data;
 800ec7c:	6903      	ldr	r3, [r0, #16]
	data->async_cb = callback;
 800ec7e:	60d9      	str	r1, [r3, #12]
	data->async_user_data = user_data;
 800ec80:	611a      	str	r2, [r3, #16]
}
 800ec82:	2000      	movs	r0, #0
 800ec84:	4770      	bx	lr

0800ec86 <uart_stm32_dma_tx_cb>:
{
 800ec86:	b530      	push	{r4, r5, lr}
 800ec88:	b083      	sub	sp, #12
	struct uart_stm32_data *data = uart_dev->data;
 800ec8a:	690c      	ldr	r4, [r1, #16]
	__asm__ volatile(
 800ec8c:	f04f 0310 	mov.w	r3, #16
 800ec90:	f3ef 8511 	mrs	r5, BASEPRI
 800ec94:	f383 8812 	msr	BASEPRI_MAX, r3
 800ec98:	f3bf 8f6f 	isb	sy
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800ec9c:	684b      	ldr	r3, [r1, #4]
 800ec9e:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
 800eca0:	6893      	ldr	r3, [r2, #8]
 800eca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eca6:	6093      	str	r3, [r2, #8]
	(void)k_work_cancel_delayable(&data->dma_tx.timeout_work);
 800eca8:	f504 7088 	add.w	r0, r4, #272	; 0x110
 800ecac:	f000 fa2e 	bl	800f10c <k_work_cancel_delayable>
	if (!dma_get_status(data->dma_tx.dma_dev,
 800ecb0:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800ecb4:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
	const struct dma_driver_api *api =
 800ecb8:	6883      	ldr	r3, [r0, #8]
	if (api->get_status) {
 800ecba:	699b      	ldr	r3, [r3, #24]
 800ecbc:	b143      	cbz	r3, 800ecd0 <uart_stm32_dma_tx_cb+0x4a>
		return api->get_status(dev, channel, stat);
 800ecbe:	466a      	mov	r2, sp
 800ecc0:	4798      	blx	r3
 800ecc2:	b928      	cbnz	r0, 800ecd0 <uart_stm32_dma_tx_cb+0x4a>
		data->dma_tx.counter = data->dma_tx.buffer_length -
 800ecc4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
					stat.pending_length;
 800ecc8:	9a01      	ldr	r2, [sp, #4]
		data->dma_tx.counter = data->dma_tx.buffer_length -
 800ecca:	1a9b      	subs	r3, r3, r2
 800eccc:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
	data->dma_tx.buffer_length = 0;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	__asm__ volatile(
 800ecd6:	f385 8811 	msr	BASEPRI, r5
 800ecda:	f3bf 8f6f 	isb	sy
}
 800ecde:	b003      	add	sp, #12
 800ece0:	bd30      	pop	{r4, r5, pc}

0800ece2 <uart_stm32_irq_config_func_0>:
		    PRE_KERNEL_1, CONFIG_SERIAL_INIT_PRIORITY,		\
		    &uart_stm32_driver_api);				\
									\
STM32_UART_IRQ_HANDLER(index)

DT_INST_FOREACH_STATUS_OKAY(STM32_UART_INIT)
 800ece2:	b508      	push	{r3, lr}
 800ece4:	2200      	movs	r2, #0
 800ece6:	4611      	mov	r1, r2
 800ece8:	2025      	movs	r0, #37	; 0x25
 800ecea:	f7f4 fc4b 	bl	8003584 <z_arm_irq_priority_set>
 800ecee:	2025      	movs	r0, #37	; 0x25
 800ecf0:	f7f4 fc3a 	bl	8003568 <arch_irq_enable>
 800ecf4:	bd08      	pop	{r3, pc}

0800ecf6 <uart_stm32_irq_config_func_1>:
 800ecf6:	b508      	push	{r3, lr}
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	4611      	mov	r1, r2
 800ecfc:	2026      	movs	r0, #38	; 0x26
 800ecfe:	f7f4 fc41 	bl	8003584 <z_arm_irq_priority_set>
 800ed02:	2026      	movs	r0, #38	; 0x26
 800ed04:	f7f4 fc30 	bl	8003568 <arch_irq_enable>
 800ed08:	bd08      	pop	{r3, pc}

0800ed0a <uart_stm32_dma_rx_flush>:
{
 800ed0a:	b510      	push	{r4, lr}
 800ed0c:	b082      	sub	sp, #8
	struct uart_stm32_data *data = dev->data;
 800ed0e:	6904      	ldr	r4, [r0, #16]
	if (dma_get_status(data->dma_rx.dma_dev,
 800ed10:	69a0      	ldr	r0, [r4, #24]
 800ed12:	69e1      	ldr	r1, [r4, #28]
	const struct dma_driver_api *api =
 800ed14:	6883      	ldr	r3, [r0, #8]
	if (api->get_status) {
 800ed16:	699b      	ldr	r3, [r3, #24]
 800ed18:	b143      	cbz	r3, 800ed2c <uart_stm32_dma_rx_flush+0x22>
		return api->get_status(dev, channel, stat);
 800ed1a:	466a      	mov	r2, sp
 800ed1c:	4798      	blx	r3
 800ed1e:	b928      	cbnz	r0, 800ed2c <uart_stm32_dma_rx_flush+0x22>
		size_t rx_rcv_len = data->dma_rx.buffer_length -
 800ed20:	6ea3      	ldr	r3, [r4, #104]	; 0x68
					stat.pending_length;
 800ed22:	9a01      	ldr	r2, [sp, #4]
		size_t rx_rcv_len = data->dma_rx.buffer_length -
 800ed24:	1a9b      	subs	r3, r3, r2
		if (rx_rcv_len > data->dma_rx.offset) {
 800ed26:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ed28:	429a      	cmp	r2, r3
 800ed2a:	d301      	bcc.n	800ed30 <uart_stm32_dma_rx_flush+0x26>
}
 800ed2c:	b002      	add	sp, #8
 800ed2e:	bd10      	pop	{r4, pc}
			data->dma_rx.counter = rx_rcv_len;
 800ed30:	6723      	str	r3, [r4, #112]	; 0x70
			async_evt_rx_rdy(data);
 800ed32:	4620      	mov	r0, r4
 800ed34:	f7f9 fffe 	bl	8008d34 <async_evt_rx_rdy>
}
 800ed38:	e7f8      	b.n	800ed2c <uart_stm32_dma_rx_flush+0x22>

0800ed3a <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 800ed3a:	b410      	push	{r4}
	*state = &config->states[0];
 800ed3c:	6803      	ldr	r3, [r0, #0]
 800ed3e:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 800ed40:	e001      	b.n	800ed46 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
 800ed42:	3408      	adds	r4, #8
 800ed44:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 800ed46:	6814      	ldr	r4, [r2, #0]
 800ed48:	7903      	ldrb	r3, [r0, #4]
 800ed4a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800ed4e:	3b01      	subs	r3, #1
 800ed50:	f8d0 c000 	ldr.w	ip, [r0]
 800ed54:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 800ed58:	429c      	cmp	r4, r3
 800ed5a:	d804      	bhi.n	800ed66 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
 800ed5c:	7963      	ldrb	r3, [r4, #5]
 800ed5e:	428b      	cmp	r3, r1
 800ed60:	d1ef      	bne.n	800ed42 <pinctrl_lookup_state+0x8>
			return 0;
 800ed62:	2000      	movs	r0, #0
 800ed64:	e001      	b.n	800ed6a <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
 800ed66:	f06f 0001 	mvn.w	r0, #1
}
 800ed6a:	bc10      	pop	{r4}
 800ed6c:	4770      	bx	lr

0800ed6e <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 800ed6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed70:	4606      	mov	r6, r0
 800ed72:	460f      	mov	r7, r1
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800ed74:	2400      	movs	r4, #0
	uint32_t func = 0;
 800ed76:	4625      	mov	r5, r4
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800ed78:	e012      	b.n	800eda0 <pinctrl_configure_pins+0x32>
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 800ed7a:	f002 031f 	and.w	r3, r2, #31
 800ed7e:	2b10      	cmp	r3, #16
 800ed80:	d01b      	beq.n	800edba <pinctrl_configure_pins+0x4c>
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 800ed82:	0a53      	lsrs	r3, r2, #9
 800ed84:	011b      	lsls	r3, r3, #4
 800ed86:	b2db      	uxtb	r3, r3
 800ed88:	f3c2 1043 	ubfx	r0, r2, #5, #4
			       STM32_DT_PINMUX_LINE(mux));

		ret = stm32_pin_configure(pin, func, STM32_DT_PINMUX_FUNC(mux));
 800ed8c:	f002 021f 	and.w	r2, r2, #31
 800ed90:	4629      	mov	r1, r5
 800ed92:	4318      	orrs	r0, r3
 800ed94:	f7fa fe26 	bl	80099e4 <stm32_pin_configure>
		if (ret < 0) {
 800ed98:	2800      	cmp	r0, #0
 800ed9a:	db11      	blt.n	800edc0 <pinctrl_configure_pins+0x52>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 800ed9c:	3401      	adds	r4, #1
 800ed9e:	b2e4      	uxtb	r4, r4
 800eda0:	42bc      	cmp	r4, r7
 800eda2:	d20c      	bcs.n	800edbe <pinctrl_configure_pins+0x50>
		mux = pins[i].pinmux;
 800eda4:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 800eda8:	f856 2034 	ldr.w	r2, [r6, r4, lsl #3]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 800edac:	f012 0f10 	tst.w	r2, #16
 800edb0:	d1e3      	bne.n	800ed7a <pinctrl_configure_pins+0xc>
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
 800edb2:	685d      	ldr	r5, [r3, #4]
 800edb4:	f045 0520 	orr.w	r5, r5, #32
 800edb8:	e7e3      	b.n	800ed82 <pinctrl_configure_pins+0x14>
			func = STM32_MODER_ANALOG_MODE;
 800edba:	2530      	movs	r5, #48	; 0x30
 800edbc:	e7e1      	b.n	800ed82 <pinctrl_configure_pins+0x14>
			return ret;
		}
	}

	return 0;
 800edbe:	2000      	movs	r0, #0
}
 800edc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800edc2 <LL_DMA_StructInit>:
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800edc2:	2300      	movs	r3, #0
 800edc4:	6003      	str	r3, [r0, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800edc6:	6043      	str	r3, [r0, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800edc8:	6083      	str	r3, [r0, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800edca:	60c3      	str	r3, [r0, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800edcc:	6103      	str	r3, [r0, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800edce:	6143      	str	r3, [r0, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800edd0:	6183      	str	r3, [r0, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800edd2:	61c3      	str	r3, [r0, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800edd4:	6203      	str	r3, [r0, #32]
#if defined(DMAMUX1)
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
#else
  DMA_InitStruct->PeriphRequest          = LL_DMA_REQUEST_0;
 800edd6:	6243      	str	r3, [r0, #36]	; 0x24
#endif /* DMAMUX1 */
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800edd8:	6283      	str	r3, [r0, #40]	; 0x28
}
 800edda:	4770      	bx	lr

0800eddc <UTILS_GetPLLOutputFrequency>:
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800eddc:	680a      	ldr	r2, [r1, #0]
 800edde:	0912      	lsrs	r2, r2, #4
 800ede0:	3201      	adds	r2, #1
 800ede2:	fbb0 f0f2 	udiv	r0, r0, r2
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 800ede6:	684b      	ldr	r3, [r1, #4]
 800ede8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edec:	fb03 f000 	mul.w	r0, r3, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 800edf0:	688b      	ldr	r3, [r1, #8]
 800edf2:	0e5b      	lsrs	r3, r3, #25
 800edf4:	3301      	adds	r3, #1
 800edf6:	005b      	lsls	r3, r3, #1
}
 800edf8:	fbb0 f0f3 	udiv	r0, r0, r3
 800edfc:	4770      	bx	lr

0800edfe <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 800edfe:	b148      	cbz	r0, 800ee14 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 800ee00:	68c3      	ldr	r3, [r0, #12]
 800ee02:	8818      	ldrh	r0, [r3, #0]
 800ee04:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800ee08:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800ee0c:	bf14      	ite	ne
 800ee0e:	2000      	movne	r0, #0
 800ee10:	2001      	moveq	r0, #1
 800ee12:	4770      	bx	lr
		return false;
 800ee14:	2000      	movs	r0, #0
}
 800ee16:	4770      	bx	lr

0800ee18 <z_log_msg2_runtime_create>:
{
 800ee18:	b510      	push	{r4, lr}
 800ee1a:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800ee1c:	ac0a      	add	r4, sp, #40	; 0x28
 800ee1e:	9405      	str	r4, [sp, #20]
 800ee20:	9402      	str	r4, [sp, #8]
 800ee22:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ee24:	9401      	str	r4, [sp, #4]
 800ee26:	9c08      	ldr	r4, [sp, #32]
 800ee28:	9400      	str	r4, [sp, #0]
 800ee2a:	f7fe fcfc 	bl	800d826 <z_impl_z_log_msg2_runtime_vcreate>
}
 800ee2e:	b006      	add	sp, #24
 800ee30:	bd10      	pop	{r4, pc}

0800ee32 <arch_system_halt>:
	__asm__ volatile(
 800ee32:	f04f 0210 	mov.w	r2, #16
 800ee36:	f3ef 8311 	mrs	r3, BASEPRI
 800ee3a:	f382 8812 	msr	BASEPRI_MAX, r2
 800ee3e:	f3bf 8f6f 	isb	sy
	for (;;) {
 800ee42:	e7fe      	b.n	800ee42 <arch_system_halt+0x10>

0800ee44 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
 800ee44:	6902      	ldr	r2, [r0, #16]
 800ee46:	6943      	ldr	r3, [r0, #20]
 800ee48:	431a      	orrs	r2, r3
 800ee4a:	f012 0203 	ands.w	r2, r2, #3
 800ee4e:	d10d      	bne.n	800ee6c <create_free_list+0x28>
	slab->free_list = NULL;
 800ee50:	2100      	movs	r1, #0
 800ee52:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
 800ee54:	e005      	b.n	800ee62 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
 800ee56:	6981      	ldr	r1, [r0, #24]
 800ee58:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
 800ee5a:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
 800ee5c:	6901      	ldr	r1, [r0, #16]
 800ee5e:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
 800ee60:	3201      	adds	r2, #1
 800ee62:	68c1      	ldr	r1, [r0, #12]
 800ee64:	4291      	cmp	r1, r2
 800ee66:	d8f6      	bhi.n	800ee56 <create_free_list+0x12>
	return 0;
 800ee68:	2000      	movs	r0, #0
 800ee6a:	4770      	bx	lr
		return -EINVAL;
 800ee6c:	f06f 0015 	mvn.w	r0, #21
}
 800ee70:	4770      	bx	lr

0800ee72 <setup_thread_stack>:
{
 800ee72:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800ee74:	3207      	adds	r2, #7
 800ee76:	f022 0207 	bic.w	r2, r2, #7
 800ee7a:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 800ee7e:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800ee82:	6684      	str	r4, [r0, #104]	; 0x68
	new_thread->stack_info.size = stack_buf_size;
 800ee84:	66c2      	str	r2, [r0, #108]	; 0x6c
	new_thread->stack_info.delta = delta;
 800ee86:	2200      	movs	r2, #0
 800ee88:	6702      	str	r2, [r0, #112]	; 0x70
}
 800ee8a:	18c8      	adds	r0, r1, r3
 800ee8c:	bc10      	pop	{r4}
 800ee8e:	4770      	bx	lr

0800ee90 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee90:	f3ef 8005 	mrs	r0, IPSR
}
 800ee94:	3800      	subs	r0, #0
 800ee96:	bf18      	it	ne
 800ee98:	2001      	movne	r0, #1
 800ee9a:	4770      	bx	lr

0800ee9c <z_impl_k_thread_name_set>:
}
 800ee9c:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800eea0:	4770      	bx	lr

0800eea2 <k_thread_name_get>:
}
 800eea2:	2000      	movs	r0, #0
 800eea4:	4770      	bx	lr

0800eea6 <z_impl_k_thread_start>:
{
 800eea6:	b508      	push	{r3, lr}
	z_sched_start(thread);
 800eea8:	f7fb fde4 	bl	800aa74 <z_sched_start>
}
 800eeac:	bd08      	pop	{r3, pc}

0800eeae <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
 800eeae:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
 800eeb0:	2400      	movs	r4, #0
 800eeb2:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
 800eeb4:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 800eeb6:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
 800eeb8:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
 800eeba:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
 800eebc:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
 800eebe:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
 800eec0:	bc10      	pop	{r4}
 800eec2:	4770      	bx	lr

0800eec4 <z_impl_k_thread_create>:
{
 800eec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eec6:	b087      	sub	sp, #28
 800eec8:	4604      	mov	r4, r0
 800eeca:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800eecc:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800eece:	2700      	movs	r7, #0
 800eed0:	9705      	str	r7, [sp, #20]
 800eed2:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800eed4:	9704      	str	r7, [sp, #16]
 800eed6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800eed8:	9703      	str	r7, [sp, #12]
 800eeda:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800eedc:	9702      	str	r7, [sp, #8]
 800eede:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800eee0:	9701      	str	r7, [sp, #4]
 800eee2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800eee4:	9700      	str	r7, [sp, #0]
 800eee6:	f7fb f923 	bl	800a130 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
 800eeea:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800eeee:	bf08      	it	eq
 800eef0:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
 800eef4:	d102      	bne.n	800eefc <z_impl_k_thread_create+0x38>
}
 800eef6:	4620      	mov	r0, r4
 800eef8:	b007      	add	sp, #28
 800eefa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
 800eefc:	4632      	mov	r2, r6
 800eefe:	462b      	mov	r3, r5
 800ef00:	4620      	mov	r0, r4
 800ef02:	f7fb f907 	bl	800a114 <schedule_new_thread>
 800ef06:	e7f6      	b.n	800eef6 <z_impl_k_thread_create+0x32>

0800ef08 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 800ef08:	b508      	push	{r3, lr}
 800ef0a:	f04f 0210 	mov.w	r2, #16
 800ef0e:	f3ef 8311 	mrs	r3, BASEPRI
 800ef12:	f382 8812 	msr	BASEPRI_MAX, r2
 800ef16:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 800ef1a:	f7f4 fa29 	bl	8003370 <arch_cpu_idle>
 800ef1e:	e7f4      	b.n	800ef0a <idle+0x2>

0800ef20 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
 800ef20:	4288      	cmp	r0, r1
 800ef22:	da00      	bge.n	800ef26 <new_prio_for_inheritance+0x6>
 800ef24:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
 800ef26:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
 800ef2a:	db01      	blt.n	800ef30 <new_prio_for_inheritance+0x10>
 800ef2c:	4608      	mov	r0, r1
 800ef2e:	4770      	bx	lr
 800ef30:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
 800ef34:	4770      	bx	lr

0800ef36 <adjust_owner_prio>:
{
 800ef36:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
 800ef38:	6880      	ldr	r0, [r0, #8]
 800ef3a:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800ef3e:	428b      	cmp	r3, r1
 800ef40:	d101      	bne.n	800ef46 <adjust_owner_prio+0x10>
	return false;
 800ef42:	2000      	movs	r0, #0
}
 800ef44:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
 800ef46:	f7fb fde3 	bl	800ab10 <z_set_prio>
 800ef4a:	e7fb      	b.n	800ef44 <adjust_owner_prio+0xe>

0800ef4c <z_impl_k_mutex_init>:
{
 800ef4c:	4603      	mov	r3, r0
	mutex->owner = NULL;
 800ef4e:	2000      	movs	r0, #0
 800ef50:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
 800ef52:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
 800ef54:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
 800ef56:	605b      	str	r3, [r3, #4]
}
 800ef58:	4770      	bx	lr

0800ef5a <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
 800ef5a:	b15a      	cbz	r2, 800ef74 <z_impl_k_sem_init+0x1a>
 800ef5c:	428a      	cmp	r2, r1
 800ef5e:	d30c      	bcc.n	800ef7a <z_impl_k_sem_init+0x20>
	sem->count = initial_count;
 800ef60:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
 800ef62:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
 800ef64:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
 800ef66:	6040      	str	r0, [r0, #4]
	sys_dlist_init(&sem->poll_events);
 800ef68:	f100 0310 	add.w	r3, r0, #16
	list->head = (sys_dnode_t *)list;
 800ef6c:	6103      	str	r3, [r0, #16]
	list->tail = (sys_dnode_t *)list;
 800ef6e:	6143      	str	r3, [r0, #20]
	return 0;
 800ef70:	2000      	movs	r0, #0
 800ef72:	4770      	bx	lr
		return -EINVAL;
 800ef74:	f06f 0015 	mvn.w	r0, #21
 800ef78:	4770      	bx	lr
 800ef7a:	f06f 0015 	mvn.w	r0, #21
}
 800ef7e:	4770      	bx	lr

0800ef80 <cancel_async_locked>:
{
 800ef80:	4603      	mov	r3, r0
	return (*flagp & BIT(bit)) != 0U;
 800ef82:	68c2      	ldr	r2, [r0, #12]
	if (!flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800ef84:	f012 0f02 	tst.w	r2, #2
 800ef88:	d009      	beq.n	800ef9e <cancel_async_locked+0x1e>
	return *flagp;
 800ef8a:	68da      	ldr	r2, [r3, #12]
	if (ret != 0) {
 800ef8c:	f012 000f 	ands.w	r0, r2, #15
 800ef90:	d004      	beq.n	800ef9c <cancel_async_locked+0x1c>
	*flagp |= BIT(bit);
 800ef92:	f042 0202 	orr.w	r2, r2, #2
 800ef96:	60da      	str	r2, [r3, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
 800ef98:	f002 000f 	and.w	r0, r2, #15
}
 800ef9c:	4770      	bx	lr
		queue_remove_locked(work->queue, work);
 800ef9e:	6880      	ldr	r0, [r0, #8]
	*flagp &= ~BIT(bit);
 800efa0:	f022 0104 	bic.w	r1, r2, #4
 800efa4:	60d9      	str	r1, [r3, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_QUEUED_BIT)) {
 800efa6:	f012 0f04 	tst.w	r2, #4
 800efaa:	d0ee      	beq.n	800ef8a <cancel_async_locked+0xa>
		(void)sys_slist_find_and_remove(&queue->pending, &work->node);
 800efac:	f100 0c80 	add.w	ip, r0, #128	; 0x80
	return list->head;
 800efb0:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800efb4:	2100      	movs	r1, #0
 800efb6:	2a00      	cmp	r2, #0
 800efb8:	d0e7      	beq.n	800ef8a <cancel_async_locked+0xa>
 800efba:	4293      	cmp	r3, r2
 800efbc:	d002      	beq.n	800efc4 <cancel_async_locked+0x44>
 800efbe:	4611      	mov	r1, r2
 800efc0:	6812      	ldr	r2, [r2, #0]
 800efc2:	e7f8      	b.n	800efb6 <cancel_async_locked+0x36>
Z_GENLIST_REMOVE(slist, snode)
 800efc4:	b141      	cbz	r1, 800efd8 <cancel_async_locked+0x58>
	return node->next;
 800efc6:	681a      	ldr	r2, [r3, #0]
	parent->next = child;
 800efc8:	600a      	str	r2, [r1, #0]
	return list->tail;
 800efca:	f8dc 2004 	ldr.w	r2, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800efce:	4293      	cmp	r3, r2
 800efd0:	d00c      	beq.n	800efec <cancel_async_locked+0x6c>
	parent->next = child;
 800efd2:	2200      	movs	r2, #0
 800efd4:	601a      	str	r2, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
 800efd6:	e7d8      	b.n	800ef8a <cancel_async_locked+0xa>
	return node->next;
 800efd8:	681a      	ldr	r2, [r3, #0]
	list->head = node;
 800efda:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	return list->tail;
 800efde:	f8dc 1004 	ldr.w	r1, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800efe2:	428b      	cmp	r3, r1
 800efe4:	d1f5      	bne.n	800efd2 <cancel_async_locked+0x52>
	list->tail = node;
 800efe6:	f8cc 2004 	str.w	r2, [ip, #4]
}
 800efea:	e7f2      	b.n	800efd2 <cancel_async_locked+0x52>
	list->tail = node;
 800efec:	f8cc 1004 	str.w	r1, [ip, #4]
}
 800eff0:	e7ef      	b.n	800efd2 <cancel_async_locked+0x52>

0800eff2 <work_timeout>:
{
 800eff2:	b510      	push	{r4, lr}
 800eff4:	b082      	sub	sp, #8
 800eff6:	4603      	mov	r3, r0
 800eff8:	f04f 0210 	mov.w	r2, #16
 800effc:	f3ef 8411 	mrs	r4, BASEPRI
 800f000:	f382 8812 	msr	BASEPRI_MAX, r2
 800f004:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
 800f008:	2200      	movs	r2, #0
 800f00a:	9201      	str	r2, [sp, #4]
	return (*flagp & BIT(bit)) != 0U;
 800f00c:	f850 2c04 	ldr.w	r2, [r0, #-4]
	*flagp &= ~BIT(bit);
 800f010:	f022 0108 	bic.w	r1, r2, #8
 800f014:	f840 1c04 	str.w	r1, [r0, #-4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
 800f018:	f012 0f08 	tst.w	r2, #8
 800f01c:	d105      	bne.n	800f02a <work_timeout+0x38>
	__asm__ volatile(
 800f01e:	f384 8811 	msr	BASEPRI, r4
 800f022:	f3bf 8f6f 	isb	sy
}
 800f026:	b002      	add	sp, #8
 800f028:	bd10      	pop	{r4, pc}
 800f02a:	3810      	subs	r0, #16
		queue = dw->queue;
 800f02c:	699b      	ldr	r3, [r3, #24]
 800f02e:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
 800f030:	a901      	add	r1, sp, #4
 800f032:	f7fb fa0b 	bl	800a44c <submit_to_queue_locked>
 800f036:	e7f2      	b.n	800f01e <work_timeout+0x2c>

0800f038 <cancel_delayable_async_locked>:
{
 800f038:	b510      	push	{r4, lr}
 800f03a:	4604      	mov	r4, r0
	return (*flagp & BIT(bit)) != 0U;
 800f03c:	68c3      	ldr	r3, [r0, #12]
	*flagp &= ~BIT(bit);
 800f03e:	f023 0208 	bic.w	r2, r3, #8
 800f042:	60c2      	str	r2, [r0, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
 800f044:	f013 0f08 	tst.w	r3, #8
 800f048:	d103      	bne.n	800f052 <cancel_delayable_async_locked+0x1a>
	return cancel_async_locked(&dwork->work);
 800f04a:	4620      	mov	r0, r4
 800f04c:	f7ff ff98 	bl	800ef80 <cancel_async_locked>
}
 800f050:	bd10      	pop	{r4, pc}
		z_abort_timeout(&dwork->timeout);
 800f052:	3010      	adds	r0, #16
 800f054:	f000 fa24 	bl	800f4a0 <z_abort_timeout>
		ret = true;
 800f058:	e7f7      	b.n	800f04a <cancel_delayable_async_locked+0x12>

0800f05a <k_work_init>:
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
 800f05a:	2300      	movs	r3, #0
 800f05c:	6003      	str	r3, [r0, #0]
 800f05e:	6043      	str	r3, [r0, #4]
 800f060:	6083      	str	r3, [r0, #8]
 800f062:	60c3      	str	r3, [r0, #12]
 800f064:	6041      	str	r1, [r0, #4]
}
 800f066:	4770      	bx	lr

0800f068 <k_work_submit_to_queue>:
{
 800f068:	b530      	push	{r4, r5, lr}
 800f06a:	b083      	sub	sp, #12
 800f06c:	9001      	str	r0, [sp, #4]
 800f06e:	4608      	mov	r0, r1
	__asm__ volatile(
 800f070:	f04f 0310 	mov.w	r3, #16
 800f074:	f3ef 8511 	mrs	r5, BASEPRI
 800f078:	f383 8812 	msr	BASEPRI_MAX, r3
 800f07c:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 800f080:	a901      	add	r1, sp, #4
 800f082:	f7fb f9e3 	bl	800a44c <submit_to_queue_locked>
 800f086:	4604      	mov	r4, r0
	__asm__ volatile(
 800f088:	f385 8811 	msr	BASEPRI, r5
 800f08c:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800f090:	2800      	cmp	r0, #0
 800f092:	dc02      	bgt.n	800f09a <k_work_submit_to_queue+0x32>
}
 800f094:	4620      	mov	r0, r4
 800f096:	b003      	add	sp, #12
 800f098:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 800f09a:	f7fb ff07 	bl	800aeac <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800f09e:	2800      	cmp	r0, #0
 800f0a0:	d0f8      	beq.n	800f094 <k_work_submit_to_queue+0x2c>
	z_impl_k_yield();
 800f0a2:	f7fb fe55 	bl	800ad50 <z_impl_k_yield>
	return ret;
 800f0a6:	e7f5      	b.n	800f094 <k_work_submit_to_queue+0x2c>

0800f0a8 <k_work_init_delayable>:
{
 800f0a8:	b538      	push	{r3, r4, r5, lr}
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
 800f0ae:	2230      	movs	r2, #48	; 0x30
 800f0b0:	2100      	movs	r1, #0
 800f0b2:	f000 faf9 	bl	800f6a8 <memset>
 800f0b6:	6065      	str	r5, [r4, #4]
 800f0b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f0bc:	60e3      	str	r3, [r4, #12]
}
 800f0be:	bd38      	pop	{r3, r4, r5, pc}

0800f0c0 <k_work_reschedule_for_queue>:
{
 800f0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0c2:	b083      	sub	sp, #12
 800f0c4:	9001      	str	r0, [sp, #4]
 800f0c6:	460c      	mov	r4, r1
 800f0c8:	4616      	mov	r6, r2
 800f0ca:	461d      	mov	r5, r3
	__asm__ volatile(
 800f0cc:	f04f 0310 	mov.w	r3, #16
 800f0d0:	f3ef 8711 	mrs	r7, BASEPRI
 800f0d4:	f383 8812 	msr	BASEPRI_MAX, r3
 800f0d8:	f3bf 8f6f 	isb	sy
	return (*flagp & BIT(bit)) != 0U;
 800f0dc:	68cb      	ldr	r3, [r1, #12]
	*flagp &= ~BIT(bit);
 800f0de:	f023 0208 	bic.w	r2, r3, #8
 800f0e2:	60ca      	str	r2, [r1, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
 800f0e4:	f013 0f08 	tst.w	r3, #8
 800f0e8:	d10b      	bne.n	800f102 <k_work_reschedule_for_queue+0x42>
	ret = schedule_for_queue_locked(&queue, dwork, delay);
 800f0ea:	4632      	mov	r2, r6
 800f0ec:	462b      	mov	r3, r5
 800f0ee:	4621      	mov	r1, r4
 800f0f0:	a801      	add	r0, sp, #4
 800f0f2:	f7fb fa17 	bl	800a524 <schedule_for_queue_locked>
	__asm__ volatile(
 800f0f6:	f387 8811 	msr	BASEPRI, r7
 800f0fa:	f3bf 8f6f 	isb	sy
}
 800f0fe:	b003      	add	sp, #12
 800f100:	bdf0      	pop	{r4, r5, r6, r7, pc}
		z_abort_timeout(&dwork->timeout);
 800f102:	f101 0010 	add.w	r0, r1, #16
 800f106:	f000 f9cb 	bl	800f4a0 <z_abort_timeout>
		ret = true;
 800f10a:	e7ee      	b.n	800f0ea <k_work_reschedule_for_queue+0x2a>

0800f10c <k_work_cancel_delayable>:

int k_work_cancel_delayable(struct k_work_delayable *dwork)
{
 800f10c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800f10e:	f04f 0310 	mov.w	r3, #16
 800f112:	f3ef 8411 	mrs	r4, BASEPRI
 800f116:	f383 8812 	msr	BASEPRI_MAX, r3
 800f11a:	f3bf 8f6f 	isb	sy
	__ASSERT_NO_MSG(dwork != NULL);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, cancel_delayable, dwork);

	k_spinlock_key_t key = k_spin_lock(&lock);
	int ret = cancel_delayable_async_locked(dwork);
 800f11e:	f7ff ff8b 	bl	800f038 <cancel_delayable_async_locked>
	__asm__ volatile(
 800f122:	f384 8811 	msr	BASEPRI, r4
 800f126:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable, dwork, ret);

	return ret;
}
 800f12a:	bd10      	pop	{r4, pc}

0800f12c <thread_active_elsewhere>:
}
 800f12c:	2000      	movs	r0, #0
 800f12e:	4770      	bx	lr

0800f130 <pended_on_thread>:
}
 800f130:	6880      	ldr	r0, [r0, #8]
 800f132:	4770      	bx	lr

0800f134 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
 800f134:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 800f138:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
 800f13c:	4283      	cmp	r3, r0
 800f13e:	d001      	beq.n	800f144 <z_sched_prio_cmp+0x10>
		return b2 - b1;
 800f140:	1ac0      	subs	r0, r0, r3
 800f142:	4770      	bx	lr
	return 0;
 800f144:	2000      	movs	r0, #0
}
 800f146:	4770      	bx	lr

0800f148 <z_unpend_thread_no_timeout>:
{
 800f148:	b538      	push	{r3, r4, r5, lr}
 800f14a:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f14c:	2300      	movs	r3, #0
	__asm__ volatile(
 800f14e:	f04f 0210 	mov.w	r2, #16
 800f152:	f3ef 8511 	mrs	r5, BASEPRI
 800f156:	f382 8812 	msr	BASEPRI_MAX, r2
 800f15a:	f3bf 8f6f 	isb	sy
 800f15e:	e010      	b.n	800f182 <z_unpend_thread_no_timeout+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f160:	4620      	mov	r0, r4
 800f162:	f7ff ffe5 	bl	800f130 <pended_on_thread>
 800f166:	4621      	mov	r1, r4
 800f168:	f000 f823 	bl	800f1b2 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f16c:	7b63      	ldrb	r3, [r4, #13]
 800f16e:	f023 0302 	bic.w	r3, r3, #2
 800f172:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f174:	2300      	movs	r3, #0
 800f176:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800f178:	f385 8811 	msr	BASEPRI, r5
 800f17c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f180:	2301      	movs	r3, #1
 800f182:	2b00      	cmp	r3, #0
 800f184:	d0ec      	beq.n	800f160 <z_unpend_thread_no_timeout+0x18>
}
 800f186:	bd38      	pop	{r3, r4, r5, pc}

0800f188 <z_reschedule_irqlock>:
{
 800f188:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800f18a:	4603      	mov	r3, r0
 800f18c:	b920      	cbnz	r0, 800f198 <z_reschedule_irqlock+0x10>
 800f18e:	f3ef 8205 	mrs	r2, IPSR
 800f192:	b942      	cbnz	r2, 800f1a6 <z_reschedule_irqlock+0x1e>
 800f194:	2201      	movs	r2, #1
 800f196:	e000      	b.n	800f19a <z_reschedule_irqlock+0x12>
 800f198:	2200      	movs	r2, #0
	if (resched(key)) {
 800f19a:	b932      	cbnz	r2, 800f1aa <z_reschedule_irqlock+0x22>
 800f19c:	f383 8811 	msr	BASEPRI, r3
 800f1a0:	f3bf 8f6f 	isb	sy
}
 800f1a4:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	e7f7      	b.n	800f19a <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f7f4 fa28 	bl	8003600 <arch_swap>
	return ret;
 800f1b0:	e7f8      	b.n	800f1a4 <z_reschedule_irqlock+0x1c>

0800f1b2 <z_priq_dumb_remove>:
	sys_dnode_t *const prev = node->prev;
 800f1b2:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
 800f1b4:	680b      	ldr	r3, [r1, #0]
	prev->next = next;
 800f1b6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f1b8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
 800f1be:	604b      	str	r3, [r1, #4]
}
 800f1c0:	4770      	bx	lr

0800f1c2 <z_unpend_thread>:
{
 800f1c2:	b538      	push	{r3, r4, r5, lr}
 800f1c4:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f1c6:	2300      	movs	r3, #0
	__asm__ volatile(
 800f1c8:	f04f 0210 	mov.w	r2, #16
 800f1cc:	f3ef 8511 	mrs	r5, BASEPRI
 800f1d0:	f382 8812 	msr	BASEPRI_MAX, r2
 800f1d4:	f3bf 8f6f 	isb	sy
 800f1d8:	e010      	b.n	800f1fc <z_unpend_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f1da:	4620      	mov	r0, r4
 800f1dc:	f7ff ffa8 	bl	800f130 <pended_on_thread>
 800f1e0:	4621      	mov	r1, r4
 800f1e2:	f7ff ffe6 	bl	800f1b2 <z_priq_dumb_remove>
 800f1e6:	7b63      	ldrb	r3, [r4, #13]
 800f1e8:	f023 0302 	bic.w	r3, r3, #2
 800f1ec:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800f1f2:	f385 8811 	msr	BASEPRI, r5
 800f1f6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d0ec      	beq.n	800f1da <z_unpend_thread+0x18>
	return z_abort_timeout(&thread->base.timeout);
 800f200:	f104 0018 	add.w	r0, r4, #24
 800f204:	f000 f94c 	bl	800f4a0 <z_abort_timeout>
}
 800f208:	bd38      	pop	{r3, r4, r5, pc}

0800f20a <z_priq_dumb_best>:
{
 800f20a:	4603      	mov	r3, r0
	return list->head == list;
 800f20c:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f20e:	4283      	cmp	r3, r0
 800f210:	d000      	beq.n	800f214 <z_priq_dumb_best+0xa>
}
 800f212:	4770      	bx	lr
	struct k_thread *thread = NULL;
 800f214:	2000      	movs	r0, #0
	return thread;
 800f216:	e7fc      	b.n	800f212 <z_priq_dumb_best+0x8>

0800f218 <z_ready_thread>:
{
 800f218:	b538      	push	{r3, r4, r5, lr}
 800f21a:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 800f21c:	2300      	movs	r3, #0
	__asm__ volatile(
 800f21e:	f04f 0210 	mov.w	r2, #16
 800f222:	f3ef 8511 	mrs	r5, BASEPRI
 800f226:	f382 8812 	msr	BASEPRI_MAX, r2
 800f22a:	f3bf 8f6f 	isb	sy
 800f22e:	e004      	b.n	800f23a <z_ready_thread+0x22>
	__asm__ volatile(
 800f230:	f385 8811 	msr	BASEPRI, r5
 800f234:	f3bf 8f6f 	isb	sy
 800f238:	2301      	movs	r3, #1
 800f23a:	b943      	cbnz	r3, 800f24e <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
 800f23c:	4620      	mov	r0, r4
 800f23e:	f7ff ff75 	bl	800f12c <thread_active_elsewhere>
 800f242:	2800      	cmp	r0, #0
 800f244:	d1f4      	bne.n	800f230 <z_ready_thread+0x18>
			ready_thread(thread);
 800f246:	4620      	mov	r0, r4
 800f248:	f7fb fbd4 	bl	800a9f4 <ready_thread>
 800f24c:	e7f0      	b.n	800f230 <z_ready_thread+0x18>
}
 800f24e:	bd38      	pop	{r3, r4, r5, pc}

0800f250 <z_thread_timeout>:
{
 800f250:	b570      	push	{r4, r5, r6, lr}
 800f252:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
 800f254:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
 800f258:	2300      	movs	r3, #0
	__asm__ volatile(
 800f25a:	f04f 0210 	mov.w	r2, #16
 800f25e:	f3ef 8611 	mrs	r6, BASEPRI
 800f262:	f382 8812 	msr	BASEPRI_MAX, r2
 800f266:	f3bf 8f6f 	isb	sy
 800f26a:	e011      	b.n	800f290 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800f26c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 800f270:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 800f274:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800f278:	f023 0310 	bic.w	r3, r3, #16
 800f27c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
 800f280:	4628      	mov	r0, r5
 800f282:	f7fb fbb7 	bl	800a9f4 <ready_thread>
	__asm__ volatile(
 800f286:	f386 8811 	msr	BASEPRI, r6
 800f28a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f28e:	2301      	movs	r3, #1
 800f290:	b9ab      	cbnz	r3, 800f2be <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
 800f292:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
 800f296:	f013 0f28 	tst.w	r3, #40	; 0x28
 800f29a:	d1f4      	bne.n	800f286 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
 800f29c:	f854 3c10 	ldr.w	r3, [r4, #-16]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d0e3      	beq.n	800f26c <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	f7ff ff43 	bl	800f130 <pended_on_thread>
 800f2aa:	4629      	mov	r1, r5
 800f2ac:	f7ff ff81 	bl	800f1b2 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f2b0:	7b6b      	ldrb	r3, [r5, #13]
 800f2b2:	f023 0302 	bic.w	r3, r3, #2
 800f2b6:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	60ab      	str	r3, [r5, #8]
}
 800f2bc:	e7d6      	b.n	800f26c <z_thread_timeout+0x1c>
}
 800f2be:	bd70      	pop	{r4, r5, r6, pc}

0800f2c0 <add_to_waitq_locked>:
{
 800f2c0:	b570      	push	{r4, r5, r6, lr}
 800f2c2:	4605      	mov	r5, r0
 800f2c4:	460e      	mov	r6, r1
	unready_thread(thread);
 800f2c6:	f7fb fbf3 	bl	800aab0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
 800f2ca:	7b6b      	ldrb	r3, [r5, #13]
 800f2cc:	f043 0302 	orr.w	r3, r3, #2
 800f2d0:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
 800f2d2:	b1b6      	cbz	r6, 800f302 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
 800f2d4:	60ae      	str	r6, [r5, #8]
	return list->head == list;
 800f2d6:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f2d8:	42a6      	cmp	r6, r4
 800f2da:	d019      	beq.n	800f310 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f2dc:	b164      	cbz	r4, 800f2f8 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800f2de:	4621      	mov	r1, r4
 800f2e0:	4628      	mov	r0, r5
 800f2e2:	f7ff ff27 	bl	800f134 <z_sched_prio_cmp>
 800f2e6:	2800      	cmp	r0, #0
 800f2e8:	dc0c      	bgt.n	800f304 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800f2ea:	b12c      	cbz	r4, 800f2f8 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
 800f2ec:	6873      	ldr	r3, [r6, #4]
 800f2ee:	429c      	cmp	r4, r3
 800f2f0:	d002      	beq.n	800f2f8 <add_to_waitq_locked+0x38>
 800f2f2:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f2f4:	2c00      	cmp	r4, #0
 800f2f6:	d1f1      	bne.n	800f2dc <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
 800f2f8:	6873      	ldr	r3, [r6, #4]
	node->next = list;
 800f2fa:	602e      	str	r6, [r5, #0]
	node->prev = tail;
 800f2fc:	606b      	str	r3, [r5, #4]
	tail->next = node;
 800f2fe:	601d      	str	r5, [r3, #0]
	list->tail = node;
 800f300:	6075      	str	r5, [r6, #4]
}
 800f302:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
 800f304:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800f306:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800f308:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800f30a:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800f30c:	6065      	str	r5, [r4, #4]
}
 800f30e:	e7f8      	b.n	800f302 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800f310:	2400      	movs	r4, #0
 800f312:	e7e3      	b.n	800f2dc <add_to_waitq_locked+0x1c>

0800f314 <pend>:
{
 800f314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f318:	4605      	mov	r5, r0
 800f31a:	460e      	mov	r6, r1
 800f31c:	4691      	mov	r9, r2
 800f31e:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
 800f320:	2400      	movs	r4, #0
	__asm__ volatile(
 800f322:	f04f 0310 	mov.w	r3, #16
 800f326:	f3ef 8711 	mrs	r7, BASEPRI
 800f32a:	f383 8812 	msr	BASEPRI_MAX, r3
 800f32e:	f3bf 8f6f 	isb	sy
 800f332:	e008      	b.n	800f346 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
 800f334:	4631      	mov	r1, r6
 800f336:	4628      	mov	r0, r5
 800f338:	f7ff ffc2 	bl	800f2c0 <add_to_waitq_locked>
	__asm__ volatile(
 800f33c:	f387 8811 	msr	BASEPRI, r7
 800f340:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f344:	2401      	movs	r4, #1
 800f346:	2c00      	cmp	r4, #0
 800f348:	d0f4      	beq.n	800f334 <pend+0x20>
	add_thread_timeout(thread, timeout);
 800f34a:	464a      	mov	r2, r9
 800f34c:	4643      	mov	r3, r8
 800f34e:	4628      	mov	r0, r5
 800f350:	f7fb fa06 	bl	800a760 <add_thread_timeout>
}
 800f354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800f358 <z_unpend1_no_timeout>:
{
 800f358:	b570      	push	{r4, r5, r6, lr}
 800f35a:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800f35c:	2300      	movs	r3, #0
	__asm__ volatile(
 800f35e:	f04f 0210 	mov.w	r2, #16
 800f362:	f3ef 8611 	mrs	r6, BASEPRI
 800f366:	f382 8812 	msr	BASEPRI_MAX, r2
 800f36a:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800f36e:	461c      	mov	r4, r3
 800f370:	e004      	b.n	800f37c <z_unpend1_no_timeout+0x24>
	__asm__ volatile(
 800f372:	f386 8811 	msr	BASEPRI, r6
 800f376:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f37a:	2301      	movs	r3, #1
 800f37c:	b98b      	cbnz	r3, 800f3a2 <z_unpend1_no_timeout+0x4a>
		thread = _priq_wait_best(&wait_q->waitq);
 800f37e:	4628      	mov	r0, r5
 800f380:	f7ff ff43 	bl	800f20a <z_priq_dumb_best>
		if (thread != NULL) {
 800f384:	4604      	mov	r4, r0
 800f386:	2800      	cmp	r0, #0
 800f388:	d0f3      	beq.n	800f372 <z_unpend1_no_timeout+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f38a:	f7ff fed1 	bl	800f130 <pended_on_thread>
 800f38e:	4621      	mov	r1, r4
 800f390:	f7ff ff0f 	bl	800f1b2 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800f394:	7b63      	ldrb	r3, [r4, #13]
 800f396:	f023 0302 	bic.w	r3, r3, #2
 800f39a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f39c:	2300      	movs	r3, #0
 800f39e:	60a3      	str	r3, [r4, #8]
}
 800f3a0:	e7e7      	b.n	800f372 <z_unpend1_no_timeout+0x1a>
}
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	bd70      	pop	{r4, r5, r6, pc}

0800f3a6 <z_unpend_first_thread>:
{
 800f3a6:	b570      	push	{r4, r5, r6, lr}
 800f3a8:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 800f3aa:	2300      	movs	r3, #0
	__asm__ volatile(
 800f3ac:	f04f 0210 	mov.w	r2, #16
 800f3b0:	f3ef 8611 	mrs	r6, BASEPRI
 800f3b4:	f382 8812 	msr	BASEPRI_MAX, r2
 800f3b8:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 800f3bc:	461c      	mov	r4, r3
 800f3be:	e004      	b.n	800f3ca <z_unpend_first_thread+0x24>
	__asm__ volatile(
 800f3c0:	f386 8811 	msr	BASEPRI, r6
 800f3c4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	b9ab      	cbnz	r3, 800f3f8 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
 800f3cc:	4628      	mov	r0, r5
 800f3ce:	f7ff ff1c 	bl	800f20a <z_priq_dumb_best>
		if (thread != NULL) {
 800f3d2:	4604      	mov	r4, r0
 800f3d4:	2800      	cmp	r0, #0
 800f3d6:	d0f3      	beq.n	800f3c0 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f3d8:	f7ff feaa 	bl	800f130 <pended_on_thread>
 800f3dc:	4621      	mov	r1, r4
 800f3de:	f7ff fee8 	bl	800f1b2 <z_priq_dumb_remove>
 800f3e2:	7b63      	ldrb	r3, [r4, #13]
 800f3e4:	f023 0302 	bic.w	r3, r3, #2
 800f3e8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	60a3      	str	r3, [r4, #8]
 800f3ee:	f104 0018 	add.w	r0, r4, #24
 800f3f2:	f000 f855 	bl	800f4a0 <z_abort_timeout>
 800f3f6:	e7e3      	b.n	800f3c0 <z_unpend_first_thread+0x1a>
}
 800f3f8:	4620      	mov	r0, r4
 800f3fa:	bd70      	pop	{r4, r5, r6, pc}

0800f3fc <init_ready_q>:
	sys_dlist_init(&rq->runq);
 800f3fc:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
 800f3fe:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
 800f400:	6083      	str	r3, [r0, #8]
}
 800f402:	4770      	bx	lr

0800f404 <z_sched_wake>:
{
 800f404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f408:	4605      	mov	r5, r0
 800f40a:	4688      	mov	r8, r1
 800f40c:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
 800f40e:	2300      	movs	r3, #0
	__asm__ volatile(
 800f410:	f04f 0210 	mov.w	r2, #16
 800f414:	f3ef 8611 	mrs	r6, BASEPRI
 800f418:	f382 8812 	msr	BASEPRI_MAX, r2
 800f41c:	f3bf 8f6f 	isb	sy
	bool ret = false;
 800f420:	4699      	mov	r9, r3
 800f422:	e004      	b.n	800f42e <z_sched_wake+0x2a>
	__asm__ volatile(
 800f424:	f386 8811 	msr	BASEPRI, r6
 800f428:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800f42c:	2301      	movs	r3, #1
 800f42e:	b9eb      	cbnz	r3, 800f46c <z_sched_wake+0x68>
		thread = _priq_wait_best(&wait_q->waitq);
 800f430:	4628      	mov	r0, r5
 800f432:	f7ff feea 	bl	800f20a <z_priq_dumb_best>
		if (thread != NULL) {
 800f436:	4604      	mov	r4, r0
 800f438:	2800      	cmp	r0, #0
 800f43a:	d0f3      	beq.n	800f424 <z_sched_wake+0x20>
 800f43c:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
 800f440:	6147      	str	r7, [r0, #20]
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800f442:	f7ff fe75 	bl	800f130 <pended_on_thread>
 800f446:	4621      	mov	r1, r4
 800f448:	f7ff feb3 	bl	800f1b2 <z_priq_dumb_remove>
 800f44c:	7b63      	ldrb	r3, [r4, #13]
 800f44e:	f023 0302 	bic.w	r3, r3, #2
 800f452:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800f454:	2300      	movs	r3, #0
 800f456:	60a3      	str	r3, [r4, #8]
 800f458:	f104 0018 	add.w	r0, r4, #24
 800f45c:	f000 f820 	bl	800f4a0 <z_abort_timeout>
			ready_thread(thread);
 800f460:	4620      	mov	r0, r4
 800f462:	f7fb fac7 	bl	800a9f4 <ready_thread>
			ret = true;
 800f466:	f04f 0901 	mov.w	r9, #1
 800f46a:	e7db      	b.n	800f424 <z_sched_wake+0x20>
}
 800f46c:	4648      	mov	r0, r9
 800f46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800f472 <remove_timeout>:
{
 800f472:	b510      	push	{r4, lr}
 800f474:	4604      	mov	r4, r0
	if (next(t) != NULL) {
 800f476:	f7fb fd89 	bl	800af8c <next>
 800f47a:	b148      	cbz	r0, 800f490 <remove_timeout+0x1e>
 800f47c:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
 800f47e:	6920      	ldr	r0, [r4, #16]
 800f480:	6961      	ldr	r1, [r4, #20]
 800f482:	6913      	ldr	r3, [r2, #16]
 800f484:	181b      	adds	r3, r3, r0
 800f486:	6950      	ldr	r0, [r2, #20]
 800f488:	eb41 0100 	adc.w	r1, r1, r0
 800f48c:	6113      	str	r3, [r2, #16]
 800f48e:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
 800f490:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
 800f492:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
 800f494:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f496:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f498:	2300      	movs	r3, #0
 800f49a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
 800f49c:	6063      	str	r3, [r4, #4]
}
 800f49e:	bd10      	pop	{r4, pc}

0800f4a0 <z_abort_timeout>:
{
 800f4a0:	b570      	push	{r4, r5, r6, lr}
 800f4a2:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 800f4a4:	2300      	movs	r3, #0
	__asm__ volatile(
 800f4a6:	f04f 0210 	mov.w	r2, #16
 800f4aa:	f3ef 8611 	mrs	r6, BASEPRI
 800f4ae:	f382 8812 	msr	BASEPRI_MAX, r2
 800f4b2:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
 800f4b6:	f06f 0015 	mvn.w	r0, #21
 800f4ba:	e004      	b.n	800f4c6 <z_abort_timeout+0x26>
	__asm__ volatile(
 800f4bc:	f386 8811 	msr	BASEPRI, r6
 800f4c0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	461d      	mov	r5, r3
 800f4c8:	b93b      	cbnz	r3, 800f4da <z_abort_timeout+0x3a>
	return node->next != NULL;
 800f4ca:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d0f5      	beq.n	800f4bc <z_abort_timeout+0x1c>
			remove_timeout(to);
 800f4d0:	4620      	mov	r0, r4
 800f4d2:	f7ff ffce 	bl	800f472 <remove_timeout>
			ret = 0;
 800f4d6:	4628      	mov	r0, r5
 800f4d8:	e7f0      	b.n	800f4bc <z_abort_timeout+0x1c>
}
 800f4da:	bd70      	pop	{r4, r5, r6, pc}

0800f4dc <z_set_timeout_expiry>:
{
 800f4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4de:	4605      	mov	r5, r0
 800f4e0:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
 800f4e2:	2300      	movs	r3, #0
	__asm__ volatile(
 800f4e4:	f04f 0210 	mov.w	r2, #16
 800f4e8:	f3ef 8611 	mrs	r6, BASEPRI
 800f4ec:	f382 8812 	msr	BASEPRI_MAX, r2
 800f4f0:	f3bf 8f6f 	isb	sy
 800f4f4:	e00a      	b.n	800f50c <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
 800f4f6:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
 800f4f8:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 800f4fc:	2801      	cmp	r0, #1
 800f4fe:	dd00      	ble.n	800f502 <z_set_timeout_expiry+0x26>
 800f500:	b97c      	cbnz	r4, 800f522 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
 800f502:	f386 8811 	msr	BASEPRI, r6
 800f506:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800f50a:	2301      	movs	r3, #1
 800f50c:	461c      	mov	r4, r3
 800f50e:	b97b      	cbnz	r3, 800f530 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
 800f510:	f7fb fd54 	bl	800afbc <next_timeout>
			      || (ticks <= next_to);
 800f514:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800f518:	d0ed      	beq.n	800f4f6 <z_set_timeout_expiry+0x1a>
 800f51a:	42a8      	cmp	r0, r5
 800f51c:	dbec      	blt.n	800f4f8 <z_set_timeout_expiry+0x1c>
 800f51e:	2401      	movs	r4, #1
 800f520:	e7ea      	b.n	800f4f8 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 800f522:	4639      	mov	r1, r7
 800f524:	42a8      	cmp	r0, r5
 800f526:	bfa8      	it	ge
 800f528:	4628      	movge	r0, r5
 800f52a:	f7fa f9a3 	bl	8009874 <sys_clock_set_timeout>
 800f52e:	e7e8      	b.n	800f502 <z_set_timeout_expiry+0x26>
}
 800f530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f532 <sys_clock_tick_get_32>:
{
 800f532:	b508      	push	{r3, lr}
	return (uint32_t)sys_clock_tick_get();
 800f534:	f7fb fe56 	bl	800b1e4 <sys_clock_tick_get>
}
 800f538:	bd08      	pop	{r3, pc}

0800f53a <z_impl_k_uptime_ticks>:
{
 800f53a:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
 800f53c:	f7fb fe52 	bl	800b1e4 <sys_clock_tick_get>
}
 800f540:	bd08      	pop	{r3, pc}

0800f542 <k_timer_init>:
	timer->expiry_fn = expiry_fn;
 800f542:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
 800f544:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
 800f546:	2300      	movs	r3, #0
 800f548:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
 800f54a:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
 800f54e:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
 800f550:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
 800f552:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800f554:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
 800f556:	6343      	str	r3, [r0, #52]	; 0x34
}
 800f558:	4770      	bx	lr

0800f55a <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
 800f55a:	b510      	push	{r4, lr}
 800f55c:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
 800f55e:	f7ff ff9f 	bl	800f4a0 <z_abort_timeout>

	if (inactive) {
 800f562:	b9a0      	cbnz	r0, 800f58e <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
 800f564:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f566:	b10b      	cbz	r3, 800f56c <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
 800f568:	4620      	mov	r0, r4
 800f56a:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
 800f56c:	f104 0018 	add.w	r0, r4, #24
 800f570:	f7ff fef2 	bl	800f358 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
 800f574:	b158      	cbz	r0, 800f58e <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
 800f576:	f7ff fe4f 	bl	800f218 <z_ready_thread>
	__asm__ volatile(
 800f57a:	f04f 0310 	mov.w	r3, #16
 800f57e:	f3ef 8011 	mrs	r0, BASEPRI
 800f582:	f383 8812 	msr	BASEPRI_MAX, r3
 800f586:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800f58a:	f7ff fdfd 	bl	800f188 <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
 800f58e:	bd10      	pop	{r4, pc}

0800f590 <poller_thread>:
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800f590:	b108      	cbz	r0, 800f596 <poller_thread+0x6>
 800f592:	3860      	subs	r0, #96	; 0x60
 800f594:	4770      	bx	lr
}
 800f596:	4770      	bx	lr

0800f598 <signal_poller>:
{
 800f598:	b538      	push	{r3, r4, r5, lr}
 800f59a:	460d      	mov	r5, r1
	struct k_thread *thread = poller_thread(event->poller);
 800f59c:	6880      	ldr	r0, [r0, #8]
 800f59e:	f7ff fff7 	bl	800f590 <poller_thread>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 800f5a2:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_pending(thread)) {
 800f5a4:	f013 0f02 	tst.w	r3, #2
 800f5a8:	d024      	beq.n	800f5f4 <signal_poller+0x5c>
 800f5aa:	4604      	mov	r4, r0
	return thread->base.timeout.dticks == _EXPIRED;
 800f5ac:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800f5ae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if (z_is_thread_timeout_expired(thread)) {
 800f5b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5b4:	bf08      	it	eq
 800f5b6:	f112 0f02 	cmneq.w	r2, #2
 800f5ba:	d01d      	beq.n	800f5f8 <signal_poller+0x60>
	z_unpend_thread(thread);
 800f5bc:	f7ff fe01 	bl	800f1c2 <z_unpend_thread>
	arch_thread_return_value_set(thread,
 800f5c0:	2d08      	cmp	r5, #8
 800f5c2:	d009      	beq.n	800f5d8 <signal_poller+0x40>
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	67e3      	str	r3, [r4, #124]	; 0x7c
	uint8_t state = thread->base.thread_state;
 800f5c8:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800f5ca:	f013 0f1f 	tst.w	r3, #31
 800f5ce:	d108      	bne.n	800f5e2 <signal_poller+0x4a>
	return node->next != NULL;
 800f5d0:	69a3      	ldr	r3, [r4, #24]
 800f5d2:	b123      	cbz	r3, 800f5de <signal_poller+0x46>
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	e005      	b.n	800f5e4 <signal_poller+0x4c>
 800f5d8:	f06f 0303 	mvn.w	r3, #3
 800f5dc:	e7f3      	b.n	800f5c6 <signal_poller+0x2e>
 800f5de:	2301      	movs	r3, #1
 800f5e0:	e000      	b.n	800f5e4 <signal_poller+0x4c>
 800f5e2:	2300      	movs	r3, #0
	if (!z_is_thread_ready(thread)) {
 800f5e4:	b90b      	cbnz	r3, 800f5ea <signal_poller+0x52>
		return 0;
 800f5e6:	2000      	movs	r0, #0
 800f5e8:	e005      	b.n	800f5f6 <signal_poller+0x5e>
	z_ready_thread(thread);
 800f5ea:	4620      	mov	r0, r4
 800f5ec:	f7ff fe14 	bl	800f218 <z_ready_thread>
	return 0;
 800f5f0:	2000      	movs	r0, #0
 800f5f2:	e000      	b.n	800f5f6 <signal_poller+0x5e>
		return 0;
 800f5f4:	2000      	movs	r0, #0
}
 800f5f6:	bd38      	pop	{r3, r4, r5, pc}
		return -EAGAIN;
 800f5f8:	f06f 000a 	mvn.w	r0, #10
 800f5fc:	e7fb      	b.n	800f5f6 <signal_poller+0x5e>

0800f5fe <signal_triggered_work>:
	twork->poll_result = -EAGAIN;
	k_work_submit_to_queue(twork->workq, &twork->work);
}

static int signal_triggered_work(struct k_poll_event *event, uint32_t status)
{
 800f5fe:	b570      	push	{r4, r5, r6, lr}
	struct z_poller *poller = event->poller;
 800f600:	6884      	ldr	r4, [r0, #8]
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
 800f602:	7823      	ldrb	r3, [r4, #0]
 800f604:	b173      	cbz	r3, 800f624 <signal_triggered_work+0x26>
 800f606:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800f60a:	b15d      	cbz	r5, 800f624 <signal_triggered_work+0x26>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
 800f60c:	f1a4 0614 	sub.w	r6, r4, #20
 800f610:	f104 0014 	add.w	r0, r4, #20
 800f614:	f7ff ff44 	bl	800f4a0 <z_abort_timeout>
		twork->poll_result = 0;
 800f618:	2300      	movs	r3, #0
 800f61a:	62e3      	str	r3, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
 800f61c:	4631      	mov	r1, r6
 800f61e:	4628      	mov	r0, r5
 800f620:	f7ff fd22 	bl	800f068 <k_work_submit_to_queue>
	}

	return 0;
}
 800f624:	2000      	movs	r0, #0
 800f626:	bd70      	pop	{r4, r5, r6, pc}

0800f628 <signal_poll_event>:
{
 800f628:	b570      	push	{r4, r5, r6, lr}
 800f62a:	4604      	mov	r4, r0
 800f62c:	460d      	mov	r5, r1
	struct z_poller *poller = event->poller;
 800f62e:	6886      	ldr	r6, [r0, #8]
	if (poller != NULL) {
 800f630:	b1d6      	cbz	r6, 800f668 <signal_poll_event+0x40>
		if (poller->mode == MODE_POLL) {
 800f632:	7873      	ldrb	r3, [r6, #1]
 800f634:	2b01      	cmp	r3, #1
 800f636:	d00d      	beq.n	800f654 <signal_poll_event+0x2c>
		} else if (poller->mode == MODE_TRIGGERED) {
 800f638:	2b02      	cmp	r3, #2
 800f63a:	d012      	beq.n	800f662 <signal_poll_event+0x3a>
		poller->is_polling = false;
 800f63c:	2000      	movs	r0, #0
 800f63e:	7030      	strb	r0, [r6, #0]
	event->poller = NULL;
 800f640:	2300      	movs	r3, #0
 800f642:	60a3      	str	r3, [r4, #8]
	event->state |= state;
 800f644:	68e3      	ldr	r3, [r4, #12]
 800f646:	f3c3 3145 	ubfx	r1, r3, #13, #6
 800f64a:	430d      	orrs	r5, r1
 800f64c:	f365 3352 	bfi	r3, r5, #13, #6
 800f650:	60e3      	str	r3, [r4, #12]
}
 800f652:	bd70      	pop	{r4, r5, r6, pc}
			retcode = signal_poller(event, state);
 800f654:	f7ff ffa0 	bl	800f598 <signal_poller>
		poller->is_polling = false;
 800f658:	2300      	movs	r3, #0
 800f65a:	7033      	strb	r3, [r6, #0]
		if (retcode < 0) {
 800f65c:	4298      	cmp	r0, r3
 800f65e:	daef      	bge.n	800f640 <signal_poll_event+0x18>
 800f660:	e7f7      	b.n	800f652 <signal_poll_event+0x2a>
			retcode = signal_triggered_work(event, state);
 800f662:	f7ff ffcc 	bl	800f5fe <signal_triggered_work>
 800f666:	e7f7      	b.n	800f658 <signal_poll_event+0x30>
	int retcode = 0;
 800f668:	2000      	movs	r0, #0
 800f66a:	e7e9      	b.n	800f640 <signal_poll_event+0x18>

0800f66c <z_handle_obj_poll_events>:
{
 800f66c:	b508      	push	{r3, lr}
 800f66e:	4603      	mov	r3, r0
	return list->head == list;
 800f670:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
 800f672:	4283      	cmp	r3, r0
 800f674:	d009      	beq.n	800f68a <z_handle_obj_poll_events+0x1e>
	sys_dnode_t *const prev = node->prev;
 800f676:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800f678:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800f67a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f67c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f67e:	2300      	movs	r3, #0
 800f680:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800f682:	6043      	str	r3, [r0, #4]
	if (poll_event != NULL) {
 800f684:	b108      	cbz	r0, 800f68a <z_handle_obj_poll_events+0x1e>
		(void) signal_poll_event(poll_event, state);
 800f686:	f7ff ffcf 	bl	800f628 <signal_poll_event>
}
 800f68a:	bd08      	pop	{r3, pc}

0800f68c <memcpy>:
 800f68c:	440a      	add	r2, r1
 800f68e:	4291      	cmp	r1, r2
 800f690:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f694:	d100      	bne.n	800f698 <memcpy+0xc>
 800f696:	4770      	bx	lr
 800f698:	b510      	push	{r4, lr}
 800f69a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f69e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f6a2:	4291      	cmp	r1, r2
 800f6a4:	d1f9      	bne.n	800f69a <memcpy+0xe>
 800f6a6:	bd10      	pop	{r4, pc}

0800f6a8 <memset>:
 800f6a8:	4402      	add	r2, r0
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	d100      	bne.n	800f6b2 <memset+0xa>
 800f6b0:	4770      	bx	lr
 800f6b2:	f803 1b01 	strb.w	r1, [r3], #1
 800f6b6:	e7f9      	b.n	800f6ac <memset+0x4>

0800f6b8 <__cvt>:
 800f6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6bc:	b088      	sub	sp, #32
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	461f      	mov	r7, r3
 800f6c2:	4614      	mov	r4, r2
 800f6c4:	bfb8      	it	lt
 800f6c6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f6ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f6cc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f6ce:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800f6d2:	bfb6      	itet	lt
 800f6d4:	461f      	movlt	r7, r3
 800f6d6:	2300      	movge	r3, #0
 800f6d8:	232d      	movlt	r3, #45	; 0x2d
 800f6da:	7013      	strb	r3, [r2, #0]
 800f6dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f6de:	f023 0820 	bic.w	r8, r3, #32
 800f6e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f6e6:	d005      	beq.n	800f6f4 <__cvt+0x3c>
 800f6e8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f6ec:	d100      	bne.n	800f6f0 <__cvt+0x38>
 800f6ee:	3501      	adds	r5, #1
 800f6f0:	2302      	movs	r3, #2
 800f6f2:	e000      	b.n	800f6f6 <__cvt+0x3e>
 800f6f4:	2303      	movs	r3, #3
 800f6f6:	aa07      	add	r2, sp, #28
 800f6f8:	9204      	str	r2, [sp, #16]
 800f6fa:	aa06      	add	r2, sp, #24
 800f6fc:	e9cd a202 	strd	sl, r2, [sp, #8]
 800f700:	e9cd 3500 	strd	r3, r5, [sp]
 800f704:	4622      	mov	r2, r4
 800f706:	463b      	mov	r3, r7
 800f708:	f7f1 fbae 	bl	8000e68 <_dtoa_r>
 800f70c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f710:	4606      	mov	r6, r0
 800f712:	d102      	bne.n	800f71a <__cvt+0x62>
 800f714:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f716:	07db      	lsls	r3, r3, #31
 800f718:	d522      	bpl.n	800f760 <__cvt+0xa8>
 800f71a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f71e:	eb06 0905 	add.w	r9, r6, r5
 800f722:	d110      	bne.n	800f746 <__cvt+0x8e>
 800f724:	7833      	ldrb	r3, [r6, #0]
 800f726:	2b30      	cmp	r3, #48	; 0x30
 800f728:	d10a      	bne.n	800f740 <__cvt+0x88>
 800f72a:	2200      	movs	r2, #0
 800f72c:	2300      	movs	r3, #0
 800f72e:	4620      	mov	r0, r4
 800f730:	4639      	mov	r1, r7
 800f732:	f7f1 f9c3 	bl	8000abc <__aeabi_dcmpeq>
 800f736:	b918      	cbnz	r0, 800f740 <__cvt+0x88>
 800f738:	f1c5 0501 	rsb	r5, r5, #1
 800f73c:	f8ca 5000 	str.w	r5, [sl]
 800f740:	f8da 3000 	ldr.w	r3, [sl]
 800f744:	4499      	add	r9, r3
 800f746:	2200      	movs	r2, #0
 800f748:	2300      	movs	r3, #0
 800f74a:	4620      	mov	r0, r4
 800f74c:	4639      	mov	r1, r7
 800f74e:	f7f1 f9b5 	bl	8000abc <__aeabi_dcmpeq>
 800f752:	b108      	cbz	r0, 800f758 <__cvt+0xa0>
 800f754:	f8cd 901c 	str.w	r9, [sp, #28]
 800f758:	2230      	movs	r2, #48	; 0x30
 800f75a:	9b07      	ldr	r3, [sp, #28]
 800f75c:	454b      	cmp	r3, r9
 800f75e:	d307      	bcc.n	800f770 <__cvt+0xb8>
 800f760:	9b07      	ldr	r3, [sp, #28]
 800f762:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f764:	1b9b      	subs	r3, r3, r6
 800f766:	4630      	mov	r0, r6
 800f768:	6013      	str	r3, [r2, #0]
 800f76a:	b008      	add	sp, #32
 800f76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f770:	1c59      	adds	r1, r3, #1
 800f772:	9107      	str	r1, [sp, #28]
 800f774:	701a      	strb	r2, [r3, #0]
 800f776:	e7f0      	b.n	800f75a <__cvt+0xa2>

0800f778 <__exponent>:
 800f778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f77a:	4603      	mov	r3, r0
 800f77c:	2900      	cmp	r1, #0
 800f77e:	bfb8      	it	lt
 800f780:	4249      	neglt	r1, r1
 800f782:	f803 2b02 	strb.w	r2, [r3], #2
 800f786:	bfb4      	ite	lt
 800f788:	222d      	movlt	r2, #45	; 0x2d
 800f78a:	222b      	movge	r2, #43	; 0x2b
 800f78c:	2909      	cmp	r1, #9
 800f78e:	7042      	strb	r2, [r0, #1]
 800f790:	dd2a      	ble.n	800f7e8 <__exponent+0x70>
 800f792:	f10d 0407 	add.w	r4, sp, #7
 800f796:	46a4      	mov	ip, r4
 800f798:	270a      	movs	r7, #10
 800f79a:	46a6      	mov	lr, r4
 800f79c:	460a      	mov	r2, r1
 800f79e:	fb91 f6f7 	sdiv	r6, r1, r7
 800f7a2:	fb07 1516 	mls	r5, r7, r6, r1
 800f7a6:	3530      	adds	r5, #48	; 0x30
 800f7a8:	2a63      	cmp	r2, #99	; 0x63
 800f7aa:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800f7ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f7b2:	4631      	mov	r1, r6
 800f7b4:	dcf1      	bgt.n	800f79a <__exponent+0x22>
 800f7b6:	3130      	adds	r1, #48	; 0x30
 800f7b8:	f1ae 0502 	sub.w	r5, lr, #2
 800f7bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f7c0:	1c44      	adds	r4, r0, #1
 800f7c2:	4629      	mov	r1, r5
 800f7c4:	4561      	cmp	r1, ip
 800f7c6:	d30a      	bcc.n	800f7de <__exponent+0x66>
 800f7c8:	f10d 0209 	add.w	r2, sp, #9
 800f7cc:	eba2 020e 	sub.w	r2, r2, lr
 800f7d0:	4565      	cmp	r5, ip
 800f7d2:	bf88      	it	hi
 800f7d4:	2200      	movhi	r2, #0
 800f7d6:	4413      	add	r3, r2
 800f7d8:	1a18      	subs	r0, r3, r0
 800f7da:	b003      	add	sp, #12
 800f7dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f7e6:	e7ed      	b.n	800f7c4 <__exponent+0x4c>
 800f7e8:	2330      	movs	r3, #48	; 0x30
 800f7ea:	3130      	adds	r1, #48	; 0x30
 800f7ec:	7083      	strb	r3, [r0, #2]
 800f7ee:	70c1      	strb	r1, [r0, #3]
 800f7f0:	1d03      	adds	r3, r0, #4
 800f7f2:	e7f1      	b.n	800f7d8 <__exponent+0x60>

0800f7f4 <_printf_common>:
 800f7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7f8:	4616      	mov	r6, r2
 800f7fa:	4699      	mov	r9, r3
 800f7fc:	688a      	ldr	r2, [r1, #8]
 800f7fe:	690b      	ldr	r3, [r1, #16]
 800f800:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f804:	4293      	cmp	r3, r2
 800f806:	bfb8      	it	lt
 800f808:	4613      	movlt	r3, r2
 800f80a:	6033      	str	r3, [r6, #0]
 800f80c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f810:	4607      	mov	r7, r0
 800f812:	460c      	mov	r4, r1
 800f814:	b10a      	cbz	r2, 800f81a <_printf_common+0x26>
 800f816:	3301      	adds	r3, #1
 800f818:	6033      	str	r3, [r6, #0]
 800f81a:	6823      	ldr	r3, [r4, #0]
 800f81c:	0699      	lsls	r1, r3, #26
 800f81e:	bf42      	ittt	mi
 800f820:	6833      	ldrmi	r3, [r6, #0]
 800f822:	3302      	addmi	r3, #2
 800f824:	6033      	strmi	r3, [r6, #0]
 800f826:	6825      	ldr	r5, [r4, #0]
 800f828:	f015 0506 	ands.w	r5, r5, #6
 800f82c:	d106      	bne.n	800f83c <_printf_common+0x48>
 800f82e:	f104 0a19 	add.w	sl, r4, #25
 800f832:	68e3      	ldr	r3, [r4, #12]
 800f834:	6832      	ldr	r2, [r6, #0]
 800f836:	1a9b      	subs	r3, r3, r2
 800f838:	42ab      	cmp	r3, r5
 800f83a:	dc26      	bgt.n	800f88a <_printf_common+0x96>
 800f83c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f840:	1e13      	subs	r3, r2, #0
 800f842:	6822      	ldr	r2, [r4, #0]
 800f844:	bf18      	it	ne
 800f846:	2301      	movne	r3, #1
 800f848:	0692      	lsls	r2, r2, #26
 800f84a:	d42b      	bmi.n	800f8a4 <_printf_common+0xb0>
 800f84c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f850:	4649      	mov	r1, r9
 800f852:	4638      	mov	r0, r7
 800f854:	47c0      	blx	r8
 800f856:	3001      	adds	r0, #1
 800f858:	d01e      	beq.n	800f898 <_printf_common+0xa4>
 800f85a:	6823      	ldr	r3, [r4, #0]
 800f85c:	68e5      	ldr	r5, [r4, #12]
 800f85e:	6832      	ldr	r2, [r6, #0]
 800f860:	f003 0306 	and.w	r3, r3, #6
 800f864:	2b04      	cmp	r3, #4
 800f866:	bf08      	it	eq
 800f868:	1aad      	subeq	r5, r5, r2
 800f86a:	68a3      	ldr	r3, [r4, #8]
 800f86c:	6922      	ldr	r2, [r4, #16]
 800f86e:	bf0c      	ite	eq
 800f870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f874:	2500      	movne	r5, #0
 800f876:	4293      	cmp	r3, r2
 800f878:	bfc4      	itt	gt
 800f87a:	1a9b      	subgt	r3, r3, r2
 800f87c:	18ed      	addgt	r5, r5, r3
 800f87e:	2600      	movs	r6, #0
 800f880:	341a      	adds	r4, #26
 800f882:	42b5      	cmp	r5, r6
 800f884:	d11a      	bne.n	800f8bc <_printf_common+0xc8>
 800f886:	2000      	movs	r0, #0
 800f888:	e008      	b.n	800f89c <_printf_common+0xa8>
 800f88a:	2301      	movs	r3, #1
 800f88c:	4652      	mov	r2, sl
 800f88e:	4649      	mov	r1, r9
 800f890:	4638      	mov	r0, r7
 800f892:	47c0      	blx	r8
 800f894:	3001      	adds	r0, #1
 800f896:	d103      	bne.n	800f8a0 <_printf_common+0xac>
 800f898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f89c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8a0:	3501      	adds	r5, #1
 800f8a2:	e7c6      	b.n	800f832 <_printf_common+0x3e>
 800f8a4:	18e1      	adds	r1, r4, r3
 800f8a6:	1c5a      	adds	r2, r3, #1
 800f8a8:	2030      	movs	r0, #48	; 0x30
 800f8aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f8ae:	4422      	add	r2, r4
 800f8b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f8b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f8b8:	3302      	adds	r3, #2
 800f8ba:	e7c7      	b.n	800f84c <_printf_common+0x58>
 800f8bc:	2301      	movs	r3, #1
 800f8be:	4622      	mov	r2, r4
 800f8c0:	4649      	mov	r1, r9
 800f8c2:	4638      	mov	r0, r7
 800f8c4:	47c0      	blx	r8
 800f8c6:	3001      	adds	r0, #1
 800f8c8:	d0e6      	beq.n	800f898 <_printf_common+0xa4>
 800f8ca:	3601      	adds	r6, #1
 800f8cc:	e7d9      	b.n	800f882 <_printf_common+0x8e>

0800f8ce <strnlen>:
 800f8ce:	b510      	push	{r4, lr}
 800f8d0:	4602      	mov	r2, r0
 800f8d2:	4401      	add	r1, r0
 800f8d4:	428a      	cmp	r2, r1
 800f8d6:	4613      	mov	r3, r2
 800f8d8:	d003      	beq.n	800f8e2 <strnlen+0x14>
 800f8da:	781c      	ldrb	r4, [r3, #0]
 800f8dc:	3201      	adds	r2, #1
 800f8de:	2c00      	cmp	r4, #0
 800f8e0:	d1f8      	bne.n	800f8d4 <strnlen+0x6>
 800f8e2:	1a18      	subs	r0, r3, r0
 800f8e4:	bd10      	pop	{r4, pc}

0800f8e6 <quorem>:
 800f8e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ea:	6903      	ldr	r3, [r0, #16]
 800f8ec:	690c      	ldr	r4, [r1, #16]
 800f8ee:	42a3      	cmp	r3, r4
 800f8f0:	4607      	mov	r7, r0
 800f8f2:	db7d      	blt.n	800f9f0 <quorem+0x10a>
 800f8f4:	3c01      	subs	r4, #1
 800f8f6:	f101 0814 	add.w	r8, r1, #20
 800f8fa:	f100 0514 	add.w	r5, r0, #20
 800f8fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f902:	9301      	str	r3, [sp, #4]
 800f904:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f90c:	3301      	adds	r3, #1
 800f90e:	429a      	cmp	r2, r3
 800f910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f914:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f918:	fbb2 f6f3 	udiv	r6, r2, r3
 800f91c:	d32e      	bcc.n	800f97c <quorem+0x96>
 800f91e:	f04f 0e00 	mov.w	lr, #0
 800f922:	4640      	mov	r0, r8
 800f924:	46ac      	mov	ip, r5
 800f926:	46f2      	mov	sl, lr
 800f928:	f850 2b04 	ldr.w	r2, [r0], #4
 800f92c:	b293      	uxth	r3, r2
 800f92e:	fb06 e303 	mla	r3, r6, r3, lr
 800f932:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f936:	0c12      	lsrs	r2, r2, #16
 800f938:	b29b      	uxth	r3, r3
 800f93a:	fb06 e202 	mla	r2, r6, r2, lr
 800f93e:	ebaa 0303 	sub.w	r3, sl, r3
 800f942:	f8dc a000 	ldr.w	sl, [ip]
 800f946:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f94a:	b292      	uxth	r2, r2
 800f94c:	fa13 f38a 	uxtah	r3, r3, sl
 800f950:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f954:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f958:	b29b      	uxth	r3, r3
 800f95a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f95e:	4581      	cmp	r9, r0
 800f960:	f84c 3b04 	str.w	r3, [ip], #4
 800f964:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f968:	d2de      	bcs.n	800f928 <quorem+0x42>
 800f96a:	f855 300b 	ldr.w	r3, [r5, fp]
 800f96e:	b92b      	cbnz	r3, 800f97c <quorem+0x96>
 800f970:	9b01      	ldr	r3, [sp, #4]
 800f972:	3b04      	subs	r3, #4
 800f974:	429d      	cmp	r5, r3
 800f976:	461a      	mov	r2, r3
 800f978:	d32e      	bcc.n	800f9d8 <quorem+0xf2>
 800f97a:	613c      	str	r4, [r7, #16]
 800f97c:	4638      	mov	r0, r7
 800f97e:	f000 f886 	bl	800fa8e <__mcmp>
 800f982:	2800      	cmp	r0, #0
 800f984:	db24      	blt.n	800f9d0 <quorem+0xea>
 800f986:	3601      	adds	r6, #1
 800f988:	4628      	mov	r0, r5
 800f98a:	f04f 0c00 	mov.w	ip, #0
 800f98e:	f858 2b04 	ldr.w	r2, [r8], #4
 800f992:	f8d0 e000 	ldr.w	lr, [r0]
 800f996:	b293      	uxth	r3, r2
 800f998:	ebac 0303 	sub.w	r3, ip, r3
 800f99c:	0c12      	lsrs	r2, r2, #16
 800f99e:	fa13 f38e 	uxtah	r3, r3, lr
 800f9a2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f9a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f9aa:	b29b      	uxth	r3, r3
 800f9ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9b0:	45c1      	cmp	r9, r8
 800f9b2:	f840 3b04 	str.w	r3, [r0], #4
 800f9b6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f9ba:	d2e8      	bcs.n	800f98e <quorem+0xa8>
 800f9bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f9c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f9c4:	b922      	cbnz	r2, 800f9d0 <quorem+0xea>
 800f9c6:	3b04      	subs	r3, #4
 800f9c8:	429d      	cmp	r5, r3
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	d30a      	bcc.n	800f9e4 <quorem+0xfe>
 800f9ce:	613c      	str	r4, [r7, #16]
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	b003      	add	sp, #12
 800f9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9d8:	6812      	ldr	r2, [r2, #0]
 800f9da:	3b04      	subs	r3, #4
 800f9dc:	2a00      	cmp	r2, #0
 800f9de:	d1cc      	bne.n	800f97a <quorem+0x94>
 800f9e0:	3c01      	subs	r4, #1
 800f9e2:	e7c7      	b.n	800f974 <quorem+0x8e>
 800f9e4:	6812      	ldr	r2, [r2, #0]
 800f9e6:	3b04      	subs	r3, #4
 800f9e8:	2a00      	cmp	r2, #0
 800f9ea:	d1f0      	bne.n	800f9ce <quorem+0xe8>
 800f9ec:	3c01      	subs	r4, #1
 800f9ee:	e7eb      	b.n	800f9c8 <quorem+0xe2>
 800f9f0:	2000      	movs	r0, #0
 800f9f2:	e7ee      	b.n	800f9d2 <quorem+0xec>

0800f9f4 <__hi0bits>:
 800f9f4:	0c02      	lsrs	r2, r0, #16
 800f9f6:	0412      	lsls	r2, r2, #16
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	b9ca      	cbnz	r2, 800fa30 <__hi0bits+0x3c>
 800f9fc:	0403      	lsls	r3, r0, #16
 800f9fe:	2010      	movs	r0, #16
 800fa00:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fa04:	bf04      	itt	eq
 800fa06:	021b      	lsleq	r3, r3, #8
 800fa08:	3008      	addeq	r0, #8
 800fa0a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fa0e:	bf04      	itt	eq
 800fa10:	011b      	lsleq	r3, r3, #4
 800fa12:	3004      	addeq	r0, #4
 800fa14:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fa18:	bf04      	itt	eq
 800fa1a:	009b      	lsleq	r3, r3, #2
 800fa1c:	3002      	addeq	r0, #2
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	db05      	blt.n	800fa2e <__hi0bits+0x3a>
 800fa22:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800fa26:	f100 0001 	add.w	r0, r0, #1
 800fa2a:	bf08      	it	eq
 800fa2c:	2020      	moveq	r0, #32
 800fa2e:	4770      	bx	lr
 800fa30:	2000      	movs	r0, #0
 800fa32:	e7e5      	b.n	800fa00 <__hi0bits+0xc>

0800fa34 <__lo0bits>:
 800fa34:	6803      	ldr	r3, [r0, #0]
 800fa36:	4602      	mov	r2, r0
 800fa38:	f013 0007 	ands.w	r0, r3, #7
 800fa3c:	d00b      	beq.n	800fa56 <__lo0bits+0x22>
 800fa3e:	07d9      	lsls	r1, r3, #31
 800fa40:	d421      	bmi.n	800fa86 <__lo0bits+0x52>
 800fa42:	0798      	lsls	r0, r3, #30
 800fa44:	bf49      	itett	mi
 800fa46:	085b      	lsrmi	r3, r3, #1
 800fa48:	089b      	lsrpl	r3, r3, #2
 800fa4a:	2001      	movmi	r0, #1
 800fa4c:	6013      	strmi	r3, [r2, #0]
 800fa4e:	bf5c      	itt	pl
 800fa50:	6013      	strpl	r3, [r2, #0]
 800fa52:	2002      	movpl	r0, #2
 800fa54:	4770      	bx	lr
 800fa56:	b299      	uxth	r1, r3
 800fa58:	b909      	cbnz	r1, 800fa5e <__lo0bits+0x2a>
 800fa5a:	0c1b      	lsrs	r3, r3, #16
 800fa5c:	2010      	movs	r0, #16
 800fa5e:	b2d9      	uxtb	r1, r3
 800fa60:	b909      	cbnz	r1, 800fa66 <__lo0bits+0x32>
 800fa62:	3008      	adds	r0, #8
 800fa64:	0a1b      	lsrs	r3, r3, #8
 800fa66:	0719      	lsls	r1, r3, #28
 800fa68:	bf04      	itt	eq
 800fa6a:	091b      	lsreq	r3, r3, #4
 800fa6c:	3004      	addeq	r0, #4
 800fa6e:	0799      	lsls	r1, r3, #30
 800fa70:	bf04      	itt	eq
 800fa72:	089b      	lsreq	r3, r3, #2
 800fa74:	3002      	addeq	r0, #2
 800fa76:	07d9      	lsls	r1, r3, #31
 800fa78:	d403      	bmi.n	800fa82 <__lo0bits+0x4e>
 800fa7a:	085b      	lsrs	r3, r3, #1
 800fa7c:	f100 0001 	add.w	r0, r0, #1
 800fa80:	d003      	beq.n	800fa8a <__lo0bits+0x56>
 800fa82:	6013      	str	r3, [r2, #0]
 800fa84:	4770      	bx	lr
 800fa86:	2000      	movs	r0, #0
 800fa88:	4770      	bx	lr
 800fa8a:	2020      	movs	r0, #32
 800fa8c:	4770      	bx	lr

0800fa8e <__mcmp>:
 800fa8e:	690a      	ldr	r2, [r1, #16]
 800fa90:	4603      	mov	r3, r0
 800fa92:	6900      	ldr	r0, [r0, #16]
 800fa94:	1a80      	subs	r0, r0, r2
 800fa96:	b530      	push	{r4, r5, lr}
 800fa98:	d10d      	bne.n	800fab6 <__mcmp+0x28>
 800fa9a:	3314      	adds	r3, #20
 800fa9c:	3114      	adds	r1, #20
 800fa9e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800faa2:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800faa6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800faaa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800faae:	4295      	cmp	r5, r2
 800fab0:	d002      	beq.n	800fab8 <__mcmp+0x2a>
 800fab2:	d304      	bcc.n	800fabe <__mcmp+0x30>
 800fab4:	2001      	movs	r0, #1
 800fab6:	bd30      	pop	{r4, r5, pc}
 800fab8:	42a3      	cmp	r3, r4
 800faba:	d3f4      	bcc.n	800faa6 <__mcmp+0x18>
 800fabc:	e7fb      	b.n	800fab6 <__mcmp+0x28>
 800fabe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fac2:	e7f8      	b.n	800fab6 <__mcmp+0x28>

0800fac4 <_calloc_r>:
 800fac4:	b538      	push	{r3, r4, r5, lr}
 800fac6:	fb02 f501 	mul.w	r5, r2, r1
 800faca:	4629      	mov	r1, r5
 800facc:	f7fb ffae 	bl	800ba2c <_malloc_r>
 800fad0:	4604      	mov	r4, r0
 800fad2:	b118      	cbz	r0, 800fadc <_calloc_r+0x18>
 800fad4:	462a      	mov	r2, r5
 800fad6:	2100      	movs	r1, #0
 800fad8:	f7ff fde6 	bl	800f6a8 <memset>
 800fadc:	4620      	mov	r0, r4
 800fade:	bd38      	pop	{r3, r4, r5, pc}

0800fae0 <__ascii_mbtowc>:
 800fae0:	b082      	sub	sp, #8
 800fae2:	b901      	cbnz	r1, 800fae6 <__ascii_mbtowc+0x6>
 800fae4:	a901      	add	r1, sp, #4
 800fae6:	b142      	cbz	r2, 800fafa <__ascii_mbtowc+0x1a>
 800fae8:	b14b      	cbz	r3, 800fafe <__ascii_mbtowc+0x1e>
 800faea:	7813      	ldrb	r3, [r2, #0]
 800faec:	600b      	str	r3, [r1, #0]
 800faee:	7812      	ldrb	r2, [r2, #0]
 800faf0:	1e10      	subs	r0, r2, #0
 800faf2:	bf18      	it	ne
 800faf4:	2001      	movne	r0, #1
 800faf6:	b002      	add	sp, #8
 800faf8:	4770      	bx	lr
 800fafa:	4610      	mov	r0, r2
 800fafc:	e7fb      	b.n	800faf6 <__ascii_mbtowc+0x16>
 800fafe:	f06f 0001 	mvn.w	r0, #1
 800fb02:	e7f8      	b.n	800faf6 <__ascii_mbtowc+0x16>

0800fb04 <__sfputc_r>:
 800fb04:	6893      	ldr	r3, [r2, #8]
 800fb06:	3b01      	subs	r3, #1
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	b410      	push	{r4}
 800fb0c:	6093      	str	r3, [r2, #8]
 800fb0e:	da07      	bge.n	800fb20 <__sfputc_r+0x1c>
 800fb10:	6994      	ldr	r4, [r2, #24]
 800fb12:	42a3      	cmp	r3, r4
 800fb14:	db01      	blt.n	800fb1a <__sfputc_r+0x16>
 800fb16:	290a      	cmp	r1, #10
 800fb18:	d102      	bne.n	800fb20 <__sfputc_r+0x1c>
 800fb1a:	bc10      	pop	{r4}
 800fb1c:	f7fc bfc4 	b.w	800caa8 <__swbuf_r>
 800fb20:	6813      	ldr	r3, [r2, #0]
 800fb22:	1c58      	adds	r0, r3, #1
 800fb24:	6010      	str	r0, [r2, #0]
 800fb26:	7019      	strb	r1, [r3, #0]
 800fb28:	4608      	mov	r0, r1
 800fb2a:	bc10      	pop	{r4}
 800fb2c:	4770      	bx	lr

0800fb2e <__sfputs_r>:
 800fb2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb30:	4606      	mov	r6, r0
 800fb32:	460f      	mov	r7, r1
 800fb34:	4614      	mov	r4, r2
 800fb36:	18d5      	adds	r5, r2, r3
 800fb38:	42ac      	cmp	r4, r5
 800fb3a:	d101      	bne.n	800fb40 <__sfputs_r+0x12>
 800fb3c:	2000      	movs	r0, #0
 800fb3e:	e007      	b.n	800fb50 <__sfputs_r+0x22>
 800fb40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb44:	463a      	mov	r2, r7
 800fb46:	4630      	mov	r0, r6
 800fb48:	f7ff ffdc 	bl	800fb04 <__sfputc_r>
 800fb4c:	1c43      	adds	r3, r0, #1
 800fb4e:	d1f3      	bne.n	800fb38 <__sfputs_r+0xa>
 800fb50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fb52 <__ascii_wctomb>:
 800fb52:	4603      	mov	r3, r0
 800fb54:	4608      	mov	r0, r1
 800fb56:	b141      	cbz	r1, 800fb6a <__ascii_wctomb+0x18>
 800fb58:	2aff      	cmp	r2, #255	; 0xff
 800fb5a:	d904      	bls.n	800fb66 <__ascii_wctomb+0x14>
 800fb5c:	228a      	movs	r2, #138	; 0x8a
 800fb5e:	601a      	str	r2, [r3, #0]
 800fb60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fb64:	4770      	bx	lr
 800fb66:	700a      	strb	r2, [r1, #0]
 800fb68:	2001      	movs	r0, #1
 800fb6a:	4770      	bx	lr

0800fb6c <abort>:
 800fb6c:	b508      	push	{r3, lr}
 800fb6e:	2006      	movs	r0, #6
 800fb70:	f7fd fa18 	bl	800cfa4 <raise>
 800fb74:	2001      	movs	r0, #1
 800fb76:	f7f4 fd7d 	bl	8004674 <_exit>

0800fb7a <__sfmoreglue>:
 800fb7a:	b570      	push	{r4, r5, r6, lr}
 800fb7c:	2268      	movs	r2, #104	; 0x68
 800fb7e:	1e4d      	subs	r5, r1, #1
 800fb80:	4355      	muls	r5, r2
 800fb82:	460e      	mov	r6, r1
 800fb84:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fb88:	f7fb ff50 	bl	800ba2c <_malloc_r>
 800fb8c:	4604      	mov	r4, r0
 800fb8e:	b140      	cbz	r0, 800fba2 <__sfmoreglue+0x28>
 800fb90:	2100      	movs	r1, #0
 800fb92:	e9c0 1600 	strd	r1, r6, [r0]
 800fb96:	300c      	adds	r0, #12
 800fb98:	60a0      	str	r0, [r4, #8]
 800fb9a:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fb9e:	f7ff fd83 	bl	800f6a8 <memset>
 800fba2:	4620      	mov	r0, r4
 800fba4:	bd70      	pop	{r4, r5, r6, pc}

0800fba6 <_fwalk_reent>:
 800fba6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbaa:	4606      	mov	r6, r0
 800fbac:	4688      	mov	r8, r1
 800fbae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fbb2:	2700      	movs	r7, #0
 800fbb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbb8:	f1b9 0901 	subs.w	r9, r9, #1
 800fbbc:	d505      	bpl.n	800fbca <_fwalk_reent+0x24>
 800fbbe:	6824      	ldr	r4, [r4, #0]
 800fbc0:	2c00      	cmp	r4, #0
 800fbc2:	d1f7      	bne.n	800fbb4 <_fwalk_reent+0xe>
 800fbc4:	4638      	mov	r0, r7
 800fbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbca:	89ab      	ldrh	r3, [r5, #12]
 800fbcc:	2b01      	cmp	r3, #1
 800fbce:	d907      	bls.n	800fbe0 <_fwalk_reent+0x3a>
 800fbd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	d003      	beq.n	800fbe0 <_fwalk_reent+0x3a>
 800fbd8:	4629      	mov	r1, r5
 800fbda:	4630      	mov	r0, r6
 800fbdc:	47c0      	blx	r8
 800fbde:	4307      	orrs	r7, r0
 800fbe0:	3568      	adds	r5, #104	; 0x68
 800fbe2:	e7e9      	b.n	800fbb8 <_fwalk_reent+0x12>

0800fbe4 <__swhatbuf_r>:
 800fbe4:	b570      	push	{r4, r5, r6, lr}
 800fbe6:	460e      	mov	r6, r1
 800fbe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbec:	2900      	cmp	r1, #0
 800fbee:	b096      	sub	sp, #88	; 0x58
 800fbf0:	4614      	mov	r4, r2
 800fbf2:	461d      	mov	r5, r3
 800fbf4:	da08      	bge.n	800fc08 <__swhatbuf_r+0x24>
 800fbf6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	602a      	str	r2, [r5, #0]
 800fbfe:	061a      	lsls	r2, r3, #24
 800fc00:	d410      	bmi.n	800fc24 <__swhatbuf_r+0x40>
 800fc02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fc06:	e00e      	b.n	800fc26 <__swhatbuf_r+0x42>
 800fc08:	466a      	mov	r2, sp
 800fc0a:	f7fd fa07 	bl	800d01c <_fstat_r>
 800fc0e:	2800      	cmp	r0, #0
 800fc10:	dbf1      	blt.n	800fbf6 <__swhatbuf_r+0x12>
 800fc12:	9a01      	ldr	r2, [sp, #4]
 800fc14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fc18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fc1c:	425a      	negs	r2, r3
 800fc1e:	415a      	adcs	r2, r3
 800fc20:	602a      	str	r2, [r5, #0]
 800fc22:	e7ee      	b.n	800fc02 <__swhatbuf_r+0x1e>
 800fc24:	2340      	movs	r3, #64	; 0x40
 800fc26:	2000      	movs	r0, #0
 800fc28:	6023      	str	r3, [r4, #0]
 800fc2a:	b016      	add	sp, #88	; 0x58
 800fc2c:	bd70      	pop	{r4, r5, r6, pc}

0800fc2e <_raise_r>:
 800fc2e:	291f      	cmp	r1, #31
 800fc30:	b538      	push	{r3, r4, r5, lr}
 800fc32:	4604      	mov	r4, r0
 800fc34:	460d      	mov	r5, r1
 800fc36:	d904      	bls.n	800fc42 <_raise_r+0x14>
 800fc38:	2316      	movs	r3, #22
 800fc3a:	6003      	str	r3, [r0, #0]
 800fc3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc40:	bd38      	pop	{r3, r4, r5, pc}
 800fc42:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc44:	b112      	cbz	r2, 800fc4c <_raise_r+0x1e>
 800fc46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc4a:	b94b      	cbnz	r3, 800fc60 <_raise_r+0x32>
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	f000 f816 	bl	800fc7e <_getpid_r>
 800fc52:	462a      	mov	r2, r5
 800fc54:	4601      	mov	r1, r0
 800fc56:	4620      	mov	r0, r4
 800fc58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc5c:	f7fd b9aa 	b.w	800cfb4 <_kill_r>
 800fc60:	2b01      	cmp	r3, #1
 800fc62:	d00a      	beq.n	800fc7a <_raise_r+0x4c>
 800fc64:	1c59      	adds	r1, r3, #1
 800fc66:	d103      	bne.n	800fc70 <_raise_r+0x42>
 800fc68:	2316      	movs	r3, #22
 800fc6a:	6003      	str	r3, [r0, #0]
 800fc6c:	2001      	movs	r0, #1
 800fc6e:	e7e7      	b.n	800fc40 <_raise_r+0x12>
 800fc70:	2400      	movs	r4, #0
 800fc72:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fc76:	4628      	mov	r0, r5
 800fc78:	4798      	blx	r3
 800fc7a:	2000      	movs	r0, #0
 800fc7c:	e7e0      	b.n	800fc40 <_raise_r+0x12>

0800fc7e <_getpid_r>:
 800fc7e:	f7fd bec5 	b.w	800da0c <_getpid>

0800fc82 <__sread>:
 800fc82:	b510      	push	{r4, lr}
 800fc84:	460c      	mov	r4, r1
 800fc86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc8a:	f7fd f9fb 	bl	800d084 <_read_r>
 800fc8e:	2800      	cmp	r0, #0
 800fc90:	bfab      	itete	ge
 800fc92:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fc94:	89a3      	ldrhlt	r3, [r4, #12]
 800fc96:	181b      	addge	r3, r3, r0
 800fc98:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fc9c:	bfac      	ite	ge
 800fc9e:	6563      	strge	r3, [r4, #84]	; 0x54
 800fca0:	81a3      	strhlt	r3, [r4, #12]
 800fca2:	bd10      	pop	{r4, pc}

0800fca4 <__swrite>:
 800fca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fca8:	461f      	mov	r7, r3
 800fcaa:	898b      	ldrh	r3, [r1, #12]
 800fcac:	05db      	lsls	r3, r3, #23
 800fcae:	4605      	mov	r5, r0
 800fcb0:	460c      	mov	r4, r1
 800fcb2:	4616      	mov	r6, r2
 800fcb4:	d505      	bpl.n	800fcc2 <__swrite+0x1e>
 800fcb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcba:	2302      	movs	r3, #2
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	f7fd f9cf 	bl	800d060 <_lseek_r>
 800fcc2:	89a3      	ldrh	r3, [r4, #12]
 800fcc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fccc:	81a3      	strh	r3, [r4, #12]
 800fcce:	4632      	mov	r2, r6
 800fcd0:	463b      	mov	r3, r7
 800fcd2:	4628      	mov	r0, r5
 800fcd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcd8:	f7fd b97e 	b.w	800cfd8 <_write_r>

0800fcdc <__sseek>:
 800fcdc:	b510      	push	{r4, lr}
 800fcde:	460c      	mov	r4, r1
 800fce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce4:	f7fd f9bc 	bl	800d060 <_lseek_r>
 800fce8:	1c43      	adds	r3, r0, #1
 800fcea:	89a3      	ldrh	r3, [r4, #12]
 800fcec:	bf15      	itete	ne
 800fcee:	6560      	strne	r0, [r4, #84]	; 0x54
 800fcf0:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fcf4:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fcf8:	81a3      	strheq	r3, [r4, #12]
 800fcfa:	bf18      	it	ne
 800fcfc:	81a3      	strhne	r3, [r4, #12]
 800fcfe:	bd10      	pop	{r4, pc}

0800fd00 <__sclose>:
 800fd00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd04:	f7fd b97a 	b.w	800cffc <_close_r>
