{"Source Block": ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@262:272@HdlIdDef", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@278:288", "  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@275:285", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@279:289", "  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n  // ethernet transmit clock\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@257:267", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@193:203", "  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@274:284", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@190:200", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@265:275", "  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@184:194", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@260:270", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@276:286", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@189:199", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@263:273", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@191:201", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@272:282", "  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@258:268", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@188:198", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@271:281", "  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@261:271", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@259:269", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@264:274", "  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n  always @(posedge rx_clk) begin\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@273:283", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@277:287", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@256:266", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@185:195", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@192:202", "  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@187:197", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@186:196", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"]], "Diff Content": {"Delete": [[267, "  wire    [  3:0]   rx_cdr_locked_s;\n"]], "Add": []}}