DECL|VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS|macro|VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS
DECL|VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD|macro|VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD
DECL|VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE|macro|VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE
DECL|VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE|macro|VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE
DECL|VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC|macro|VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC
DECL|VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE|macro|VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE
DECL|VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP|macro|VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP
DECL|VL53L0X_DEVICEERROR_ALGOOVERFLOW|macro|VL53L0X_DEVICEERROR_ALGOOVERFLOW
DECL|VL53L0X_DEVICEERROR_ALGOUNDERFLOW|macro|VL53L0X_DEVICEERROR_ALGOUNDERFLOW
DECL|VL53L0X_DEVICEERROR_MINCLIP|macro|VL53L0X_DEVICEERROR_MINCLIP
DECL|VL53L0X_DEVICEERROR_MSRCNOTARGET|macro|VL53L0X_DEVICEERROR_MSRCNOTARGET
DECL|VL53L0X_DEVICEERROR_NONE|macro|VL53L0X_DEVICEERROR_NONE
DECL|VL53L0X_DEVICEERROR_NOVHVVALUEFOUND|macro|VL53L0X_DEVICEERROR_NOVHVVALUEFOUND
DECL|VL53L0X_DEVICEERROR_PHASECONSISTENCY|macro|VL53L0X_DEVICEERROR_PHASECONSISTENCY
DECL|VL53L0X_DEVICEERROR_RANGECOMPLETE|macro|VL53L0X_DEVICEERROR_RANGECOMPLETE
DECL|VL53L0X_DEVICEERROR_RANGEIGNORETHRESHOLD|macro|VL53L0X_DEVICEERROR_RANGEIGNORETHRESHOLD
DECL|VL53L0X_DEVICEERROR_RANGEPHASECHECK|macro|VL53L0X_DEVICEERROR_RANGEPHASECHECK
DECL|VL53L0X_DEVICEERROR_SIGMATHRESHOLDCHECK|macro|VL53L0X_DEVICEERROR_SIGMATHRESHOLDCHECK
DECL|VL53L0X_DEVICEERROR_SNRCHECK|macro|VL53L0X_DEVICEERROR_SNRCHECK
DECL|VL53L0X_DEVICEERROR_TCC|macro|VL53L0X_DEVICEERROR_TCC
DECL|VL53L0X_DEVICEERROR_VCSELCONTINUITYTESTFAILURE|macro|VL53L0X_DEVICEERROR_VCSELCONTINUITYTESTFAILURE
DECL|VL53L0X_DEVICEERROR_VCSELWATCHDOGTESTFAILURE|macro|VL53L0X_DEVICEERROR_VCSELWATCHDOGTESTFAILURE
DECL|VL53L0X_DeviceError|typedef|typedef uint8_t VL53L0X_DeviceError;
DECL|VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY|macro|VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY
DECL|VL53L0X_GPIOFUNCTIONALITY_OFF|macro|VL53L0X_GPIOFUNCTIONALITY_OFF
DECL|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH|macro|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH
DECL|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW|macro|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW
DECL|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT|macro|VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT
DECL|VL53L0X_GpioFunctionality|typedef|typedef uint8_t VL53L0X_GpioFunctionality;
DECL|VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM|macro|VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM
DECL|VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT|macro|VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT
DECL|VL53L0X_REG_ALGO_PHASECAL_LIM|macro|VL53L0X_REG_ALGO_PHASECAL_LIM
DECL|VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS|macro|VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS
DECL|VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD|macro|VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD
DECL|VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET|macro|VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_SNR|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_SNR
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_LO|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_LO
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW
DECL|VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD|macro|VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD
DECL|VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT|macro|VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_1|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_1
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_2|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_2
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_3|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_3
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_4|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_4
DECL|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_5|macro|VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_5
DECL|VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH|macro|VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH
DECL|VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH|macro|VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH
DECL|VL53L0X_REG_HISTOGRAM_CONFIG_INITIAL_PHASE_SELECT|macro|VL53L0X_REG_HISTOGRAM_CONFIG_INITIAL_PHASE_SELECT
DECL|VL53L0X_REG_HISTOGRAM_CONFIG_READOUT_CTRL|macro|VL53L0X_REG_HISTOGRAM_CONFIG_READOUT_CTRL
DECL|VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS|macro|VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS
DECL|VL53L0X_REG_IDENTIFICATION_MODEL_ID|macro|VL53L0X_REG_IDENTIFICATION_MODEL_ID
DECL|VL53L0X_REG_IDENTIFICATION_REVISION_ID|macro|VL53L0X_REG_IDENTIFICATION_REVISION_ID
DECL|VL53L0X_REG_MSRC_CONFIG_CONTROL|macro|VL53L0X_REG_MSRC_CONFIG_CONTROL
DECL|VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP|macro|VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP
DECL|VL53L0X_REG_OSC_CALIBRATE_VAL|macro|VL53L0X_REG_OSC_CALIBRATE_VAL
DECL|VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE|macro|VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_MIN_SNR|macro|VL53L0X_REG_PRE_RANGE_CONFIG_MIN_SNR
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_SIGMA_THRESH_HI|macro|VL53L0X_REG_PRE_RANGE_CONFIG_SIGMA_THRESH_HI
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_SIGMA_THRESH_LO|macro|VL53L0X_REG_PRE_RANGE_CONFIG_SIGMA_THRESH_LO
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI|macro|VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_LO|macro|VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_LO
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH|macro|VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW|macro|VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW
DECL|VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD|macro|VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD
DECL|VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT|macro|VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT
DECL|VL53L0X_REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_REF|macro|VL53L0X_REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_REF
DECL|VL53L0X_REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_RTN|macro|VL53L0X_REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_RTN
DECL|VL53L0X_REG_RESULT_CORE_PAGE|macro|VL53L0X_REG_RESULT_CORE_PAGE
DECL|VL53L0X_REG_RESULT_CORE_RANGING_TOTAL_EVENTS_REF|macro|VL53L0X_REG_RESULT_CORE_RANGING_TOTAL_EVENTS_REF
DECL|VL53L0X_REG_RESULT_CORE_RANGING_TOTAL_EVENTS_RTN|macro|VL53L0X_REG_RESULT_CORE_RANGING_TOTAL_EVENTS_RTN
DECL|VL53L0X_REG_RESULT_INTERRUPT_STATUS|macro|VL53L0X_REG_RESULT_INTERRUPT_STATUS
DECL|VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF|macro|VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF
DECL|VL53L0X_REG_RESULT_RANGE_STATUS|macro|VL53L0X_REG_RESULT_RANGE_STATUS
DECL|VL53L0X_REG_SOFT_RESET_GO2_SOFT_RESET_N|macro|VL53L0X_REG_SOFT_RESET_GO2_SOFT_RESET_N
DECL|VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK|macro|VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
DECL|VL53L0X_REG_SYSRANGE_MODE_HISTOGRAM|macro|VL53L0X_REG_SYSRANGE_MODE_HISTOGRAM
DECL|VL53L0X_REG_SYSRANGE_MODE_MASK|macro|VL53L0X_REG_SYSRANGE_MODE_MASK
DECL|VL53L0X_REG_SYSRANGE_MODE_SINGLESHOT|macro|VL53L0X_REG_SYSRANGE_MODE_SINGLESHOT
DECL|VL53L0X_REG_SYSRANGE_MODE_START_STOP|macro|VL53L0X_REG_SYSRANGE_MODE_START_STOP
DECL|VL53L0X_REG_SYSRANGE_MODE_TIMED|macro|VL53L0X_REG_SYSRANGE_MODE_TIMED
DECL|VL53L0X_REG_SYSRANGE_START|macro|VL53L0X_REG_SYSRANGE_START
DECL|VL53L0X_REG_SYSTEM_HISTOGRAM_BIN|macro|VL53L0X_REG_SYSTEM_HISTOGRAM_BIN
DECL|VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD|macro|VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR|macro|VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO|macro|VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_DISABLED|macro|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_DISABLED
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_LEVEL_HIGH|macro|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_LEVEL_HIGH
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_LEVEL_LOW|macro|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_LEVEL_LOW
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY|macro|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY
DECL|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_OUT_OF_WINDOW|macro|VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_OUT_OF_WINDOW
DECL|VL53L0X_REG_SYSTEM_RANGE_CONFIG|macro|VL53L0X_REG_SYSTEM_RANGE_CONFIG
DECL|VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG|macro|VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG
DECL|VL53L0X_REG_SYSTEM_THRESH_HIGH|macro|VL53L0X_REG_SYSTEM_THRESH_HIGH
DECL|VL53L0X_REG_SYSTEM_THRESH_LOW|macro|VL53L0X_REG_SYSTEM_THRESH_LOW
DECL|VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV|macro|VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV
DECL|VL53L0X_SIGMA_ESTIMATE_MAX_VALUE|macro|VL53L0X_SIGMA_ESTIMATE_MAX_VALUE
DECL|VL53L0X_SPEED_OF_LIGHT_IN_AIR|macro|VL53L0X_SPEED_OF_LIGHT_IN_AIR
DECL|_VL53L0X_DEVICE_H_|macro|_VL53L0X_DEVICE_H_
