# METALFPGA_DISPATCH_TIMING=1
# METALFPGA_DISPATCH_TIMING_DETAIL=1
# METALFPGA_GPU_TIMESTAMPS=1
# METALFPGA_GPU_TIMESTAMPS_PRECISE=1
# METALFPGA_DISPATCH_TIMING_EVERY=1
# METALFPGA_GPU_TIMESTAMPS_EVERY=1
# METALFPGA_SCHED_READY=1
# METALFPGA_SCHED_READY_EVERY=1
# METALFPGA_SCHED_EXEC_READY=1
# METALFPGA_SCHED_WAIT_EVAL=1
# METALFPGA_SCHED_BATCH=1
# METALFPGA_SCHED_READY_BATCH=0
# METALFPGA_BATCH_BARRIERS_DISABLE=0
# METALFPGA_BATCH_BARRIER_ALIAS=1
METALFPGA_PIPELINE_PRECOMPILE=1

# Catalog of optional env vars for Metal FPGA.


# Enable per-dispatch CPU timing log.
# METALFPGA_DISPATCH_TIMING=[0]|1

# Include detailed timing breakdown in dispatch logs.
# METALFPGA_DISPATCH_TIMING_DETAIL=[0]|1

# Log dispatch timing every N dispatches.
# METALFPGA_DISPATCH_TIMING_EVERY=[1]|N

# Enable GPU timestamp profiling.
# METALFPGA_GPU_TIMESTAMPS=[0]|1

# Alias toggle for GPU timestamp profiling.
# METALFPGA_GPU_PROFILE=[0]|1

# Use precise GPU timestamp granularity.
# METALFPGA_GPU_TIMESTAMPS_PRECISE=[0]|1

# Sample GPU timestamps every N dispatches.
# METALFPGA_GPU_TIMESTAMPS_EVERY=[1]|N

# Enable scheduler ready passes (non-diagnostic).
# METALFPGA_SCHED_READY=[0]|1

# Enable scheduler ready list diagnostics (runs extra GPU passes).
# METALFPGA_SCHED_READY_DIAG=[0]|1

# Run scheduler ready diagnostics every N scheduler iterations.
# METALFPGA_SCHED_READY_EVERY=[1]|N

# Enable scheduler exec-ready passes (non-diagnostic).
# METALFPGA_SCHED_EXEC_READY=[0]|1

# Enable scheduler exec-ready diagnostics (runs extra GPU passes).
# METALFPGA_SCHED_EXEC_READY_DIAG=[0]|1

# Override exec-ready threadgroup size (requiredThreadsPerThreadgroup).
# METALFPGA_SCHED_EXEC_READY_TG=[unset]|N

# Drain service records every N scheduler iterations.
# METALFPGA_SCHED_SERVICE_DRAIN_EVERY=[1]|N

# Override threadgroup sizes for scheduler phases.
# METALFPGA_SCHED_READY_RESET_TG=[unset]|N
# METALFPGA_SCHED_WAIT_EVAL_TG=[unset]|N
# METALFPGA_SCHED_READY_FLAGS_TG=[unset]|N
# METALFPGA_SCHED_READY_COMPACT_TG=[unset]|N
# METALFPGA_SCHED_READY_DISPATCH_TG=[unset]|N

# Enable scheduler wait-eval passes (non-diagnostic).
# METALFPGA_SCHED_WAIT_EVAL=[0]|1

# Enable scheduler wait-eval diagnostics (runs extra GPU passes).
# METALFPGA_SCHED_WAIT_EVAL_DIAG=[0]|1

# Batch scheduler ready passes in one command buffer.
# METALFPGA_SCHED_READY_BATCH=[unset]|0|1

# Batch sched_step + ready passes in one command buffer.
# METALFPGA_SCHED_BATCH=[unset]|0|1

# Disable intra-encoder barriers for dispatch batches.
# METALFPGA_BATCH_BARRIERS_DISABLE=[0]|1

# Add .resourceAlias visibility to batch barriers.
# METALFPGA_BATCH_BARRIER_ALIAS=[0]|1

# Add .resourceAlias visibility only when indirect buffers share bindings.
# METALFPGA_BATCH_BARRIER_ALIAS_AUTO=[0]|1

# Override compute threadgroup size (0 uses default).
# METALFPGA_THREADGROUP_SIZE=[0]|N

# Toggle residency set usage.
# METALFPGA_RESIDENCY_SET=[1]|0

# Attach residency set to the queue.
# METALFPGA_RESIDENCY_SET_QUEUE=[1]|0

# Pipeline archive path override.
# METALFPGA_PIPELINE_ARCHIVE=[auto]|/path/to/archive

# Load pipeline archive on startup.
# METALFPGA_PIPELINE_ARCHIVE_LOAD=[0]|1

# Save pipeline archive after compile.
# METALFPGA_PIPELINE_ARCHIVE_SAVE=[0]|1

# Alias to save pipeline archive.
# METALFPGA_PIPELINE_HARVEST=[0]|1

# Enable async pipeline compilation.
# METALFPGA_PIPELINE_ASYNC=[1]|0

# Force pipeline precompile (tri-state).
# METALFPGA_PIPELINE_PRECOMPILE=[unset]|0|1

# Verbose pipeline logging.
# METALFPGA_PIPELINE_LOG=[0]|1

# Emit pipeline trace details.
# METALFPGA_PIPELINE_TRACE=[1]|0

# Emit pipeline progress bar.
# METALFPGA_PIPELINE_PROGRESS=[1]|0

# Verbose SDF timing check matching.
# METALFPGA_SDF_VERBOSE=[unset]|1

# Specify delay select mode.
# METALFPGA_SPECIFY_DELAY_SELECT=[fast]|slow

# Negative setup/hold handling mode.
# METALFPGA_NEGATIVE_SETUP_MODE=[allow]|clamp|error

# Pad byte for string literals.
# METALFPGA_STRING_PAD=[0]|space

# Enable host profiling in generated runner.
# METALFPGA_PROFILE=[0]|1
