#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 31 16:38:00 2024
# Process ID: 25100
# Current directory: C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23852 C:\2024_CA_LAB\LAB\week13_FPGA_seg_student\lab01_seg_2024\sim\xsim\segment_sim\segment_sim.xpr
# Log file: C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/segment_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/segment_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/segment_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/segment_sim.sim/sim_1/behav/xsim'
"xelab -wto f1eaeb26fce241bdac0d959fc5ec12b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f1eaeb26fce241bdac0d959fc5ec12b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/sim/xsim/segment_sim/segment_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.258 ; gain = 0.000
create_project segment_impl C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/fpga/segment_impl -part xc7a75tfgg484-2L
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/fpga/segment_impl'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property simulator_language Verilog [current_project]
add_files -norecurse {C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/SEG7_LUT.v C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/clock_divider.v C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/seg7driver.v C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/segment.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/xdc/FPGA_Starter_Kit_III.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 31 16:42:47 2024] Launched synth_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/fpga/segment_impl/segment_impl.runs/synth_1/runme.log
[Fri May 31 16:42:47 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/fpga/segment_impl/segment_impl.runs/impl_1/runme.log
current_project segment_sim
current_project segment_impl
current_project segment_sim
current_project segment_impl
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 17:42:52 2024...
