// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/22/2018 15:16:36"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \pcplus_D[2]~0_combout ;
wire \always9~0_combout ;
wire \pcplus_A[2]~DUPLICATE_q ;
wire \imem~41_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \PC~0_combout ;
wire \imem~39_combout ;
wire \imem~38_combout ;
wire \imem~40_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \imem~30_combout ;
wire \imem~31_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \imem~32_combout ;
wire \imem~33_combout ;
wire \imem~34_combout ;
wire \imem~36_combout ;
wire \imem~35_combout ;
wire \imem~37_combout ;
wire \Equal9~0_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \imem~21_combout ;
wire \inst_D[26]~DUPLICATE_q ;
wire \Decoder1~1_combout ;
wire \inst_D[27]~DUPLICATE_q ;
wire \Selector48~1_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \wrreg_A~q ;
wire \imem~54_combout ;
wire \imem~53_combout ;
wire \inst_D~12_combout ;
wire \inst_D~13_combout ;
wire \inst_D[24]~DUPLICATE_q ;
wire \imem~58_combout ;
wire \imem~55_combout ;
wire \imem~57_combout ;
wire \imem~56_combout ;
wire \imem~59_combout ;
wire \inst_D~14_combout ;
wire \imem~67_combout ;
wire \imem~66_combout ;
wire \imem~68_combout ;
wire \imem~15_combout ;
wire \imem~16_combout ;
wire \inst_D~6_combout ;
wire \inst_D~7_combout ;
wire \inst_D[19]~DUPLICATE_q ;
wire \Selector42~0_combout ;
wire \wregno_A[5]~DUPLICATE_q ;
wire \imem~14_combout ;
wire \imem~12_combout ;
wire \inst_D~4_combout ;
wire \inst_D~5_combout ;
wire \inst_D[18]~DUPLICATE_q ;
wire \imem~70_combout ;
wire \imem~71_combout ;
wire \imem~69_combout ;
wire \imem~72_combout ;
wire \Selector43~0_combout ;
wire \wregno_A[4]~DUPLICATE_q ;
wire \forw1A_D~3_combout ;
wire \imem~50_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \inst_D~8_combout ;
wire \inst_D~9_combout ;
wire \imem~82_combout ;
wire \imem~75_combout ;
wire \imem~76_combout ;
wire \imem~85_combout ;
wire \imem~10_combout ;
wire \imem~8_combout ;
wire \imem~9_combout ;
wire \imem~7_combout ;
wire \imem~11_combout ;
wire \inst_D~3_combout ;
wire \Selector45~0_combout ;
wire \imem~86_combout ;
wire \imem~81_combout ;
wire \imem~0_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \inst_D~0_combout ;
wire \Selector47~0_combout ;
wire \imem~52_combout ;
wire \imem~51_combout ;
wire \inst_D~10_combout ;
wire \inst_D~11_combout ;
wire \forw1A_D~1_combout ;
wire \forw1A_D~combout ;
wire \flushed_M~q ;
wire \wrreg_M~0_combout ;
wire \wrreg_M~q ;
wire \forw1M_D~0_combout ;
wire \forw1M_D~1_combout ;
wire \forw1M_D~combout ;
wire \inst_D[3]~DUPLICATE_q ;
wire \Selector35~0_combout ;
wire \inst_D[1]~DUPLICATE_q ;
wire \Selector37~0_combout ;
wire \Selector36~0_combout ;
wire \alufunc_A[2]~DUPLICATE_q ;
wire \Selector38~0_combout ;
wire \alufunc_A[0]~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_A~q ;
wire \aluimm_A~DUPLICATE_q ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \inst_D~1_combout ;
wire \inst_D~2_combout ;
wire \forw2A_D~0_combout ;
wire \forw2A_D~1_combout ;
wire \forw2A_D~combout ;
wire \selaluout_A~q ;
wire \selaluout_M~q ;
wire \selaluout_W~q ;
wire \wmemval_M[3]~feeder_combout ;
wire \dmem_rtl_0_bypass[35]~3_combout ;
wire \Selector33~0_combout ;
wire \alufunc_A[1]~DUPLICATE_q ;
wire \Selector6~0_combout ;
wire \Selector0~1_combout ;
wire \inst_D[13]~DUPLICATE_q ;
wire \off_A[31]~DUPLICATE_q ;
wire \wregno_M[4]~DUPLICATE_q ;
wire \forw2M_D~1_combout ;
wire \forw2M_D~0_combout ;
wire \forw2M_D~combout ;
wire \Selector48~5_combout ;
wire \selmemout_A~q ;
wire \selmemout_M~DUPLICATE_q ;
wire \result_A[1]~5_combout ;
wire \wrreg_W~q ;
wire \wregno_W[0]~DUPLICATE_q ;
wire \forw1W_D~0_combout ;
wire \forw1W_D~1_combout ;
wire \forw1W_D~combout ;
wire \pcplus_W[27]~feeder_combout ;
wire \selmemout_W~q ;
wire \dmem_rtl_0_bypass[83]~DUPLICATE_q ;
wire \regs~70_combout ;
wire \regs_rtl_0_bypass[5]~feeder_combout ;
wire \always6~0_combout ;
wire \regs_rtl_0_bypass[0]~feeder_combout ;
wire \regs~69_combout ;
wire \regs~71_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_D~1_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~0_combout ;
wire \wrmem_M~q ;
wire \Add0~9_sumout ;
wire \pcplus_W[5]~feeder_combout ;
wire \dmem_rtl_0_bypass[39]~6_combout ;
wire \pcplus_A[30]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \off_A[8]~feeder_combout ;
wire \imem~79_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \imem~80_combout ;
wire \off_A[7]~feeder_combout ;
wire \Add0~45_sumout ;
wire \pcplus_A[8]~feeder_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \off_A[6]~DUPLICATE_q ;
wire \Add0~41_sumout ;
wire \pcplus_A[7]~DUPLICATE_q ;
wire \off_A[4]~feeder_combout ;
wire \off_A[3]~DUPLICATE_q ;
wire \off_A[2]~DUPLICATE_q ;
wire \off_A[0]~feeder_combout ;
wire \Add3~2 ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~6 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \dmem_rtl_0_bypass[49]~9_combout ;
wire \dmem_rtl_0_bypass[49]~DUPLICATE_q ;
wire \off_A[11]~DUPLICATE_q ;
wire \regs~67_combout ;
wire \regs~66_combout ;
wire \regs~68_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \regval2_A[20]~DUPLICATE_q ;
wire \wmemval_M[20]~feeder_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \aluin2_A[18]~22_combout ;
wire \dmem_rtl_0_bypass[47]~8_combout ;
wire \regval1_A[14]~DUPLICATE_q ;
wire \regval1_A[13]~DUPLICATE_q ;
wire \Add3~62 ;
wire \Add3~17_sumout ;
wire \dmem~48_combout ;
wire \off_A[8]~DUPLICATE_q ;
wire \regval2_A[8]~DUPLICATE_q ;
wire \regval1_A[8]~DUPLICATE_q ;
wire \~GND~combout ;
wire \regval2_A[2]~DUPLICATE_q ;
wire \off_A[0]~DUPLICATE_q ;
wire \bptable_rtl_0_bypass[17]~feeder_combout ;
wire \PC_M[4]~feeder_combout ;
wire \PC_A[6]~feeder_combout ;
wire \PC_W[6]~feeder_combout ;
wire \pcgood_M[1]~DUPLICATE_q ;
wire \pcgood_M[3]~DUPLICATE_q ;
wire \pcgood_W[5]~DUPLICATE_q ;
wire \regval1_A[5]~DUPLICATE_q ;
wire \regval1_A[3]~DUPLICATE_q ;
wire \Add4~2 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~6 ;
wire \Add4~42 ;
wire \Add4~45_sumout ;
wire \Add3~45_sumout ;
wire \pcgood_A[7]~13_combout ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \Add3~49_sumout ;
wire \pcgood_A[8]~14_combout ;
wire \pcgood_M[9]~DUPLICATE_q ;
wire \Add3~57_sumout ;
wire \Add4~50 ;
wire \Add4~54 ;
wire \Add4~57_sumout ;
wire \pcgood_A[10]~16_combout ;
wire \pcgood_M[10]~DUPLICATE_q ;
wire \PC~19_combout ;
wire \Add0~54 ;
wire \Add0~58 ;
wire \Add0~18 ;
wire \Add0~6 ;
wire \Add0~30 ;
wire \Add0~22 ;
wire \Add0~33_sumout ;
wire \Add3~26 ;
wire \Add3~37_sumout ;
wire \pcplus_A[16]~DUPLICATE_q ;
wire \regval1_A[16]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dbusr[16]~59_combout ;
wire \wrmem_M~DUPLICATE_q ;
wire \dbusr[16]~60_combout ;
wire \dbusr[16]~61_combout ;
wire \pcplus_M[29]~feeder_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dbusr[29]~105_combout ;
wire \result_A[29]~18_combout ;
wire \dmem_rtl_0_bypass[41]~DUPLICATE_q ;
wire \aluout_M[7]~DUPLICATE_q ;
wire \Add2~118 ;
wire \Add2~97_sumout ;
wire \Selector23~1_combout ;
wire \aluout_M[10]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dbusr[11]~95_combout ;
wire \dmem_rtl_0_bypass[51]~10_combout ;
wire \dbusr[11]~96_combout ;
wire \dbusr[11]~97_combout ;
wire \Add2~102 ;
wire \Add2~106 ;
wire \Add2~110 ;
wire \Add2~85_sumout ;
wire \aluin2_A[12]~24_combout ;
wire \Selector19~0_combout ;
wire \off_A[12]~DUPLICATE_q ;
wire \regval1_A[12]~DUPLICATE_q ;
wire \Add1~106 ;
wire \Add1~110 ;
wire \Add1~85_sumout ;
wire \Selector19~1_combout ;
wire \aluin2_A[2]~4_combout ;
wire \Selector29~0_combout ;
wire \regval2_A[1]~DUPLICATE_q ;
wire \regval1_A[0]~DUPLICATE_q ;
wire \regs~33feeder_combout ;
wire \regs~33DUPLICATE_q ;
wire \regs~72_combout ;
wire \regs~73_combout ;
wire \regs~34_q ;
wire \dmem_rtl_0_bypass[43]~7_combout ;
wire \switches|ready~0_combout ;
wire \SW[7]~input_o ;
wire \switches|sdata[7]~feeder_combout ;
wire \switches|Add0~125_sumout ;
wire \switches|prev[9]~0_combout ;
wire \switches|prev[9]~1_combout ;
wire \aluin2_A[17]~28_combout ;
wire \Selector14~0_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dbusr[15]~15_combout ;
wire \dmem_rtl_0_bypass[59]~2_combout ;
wire \dbusr[15]~16_combout ;
wire \dbusr[15]~17_combout ;
wire \dmem~45_combout ;
wire \dmem~16_q ;
wire \aluin2_A[4]~21_combout ;
wire \regval1_A[4]~DUPLICATE_q ;
wire \Selector27~0_combout ;
wire \Add1~122 ;
wire \Add1~90 ;
wire \Add1~125_sumout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Add2~122 ;
wire \Add2~90 ;
wire \Add2~126 ;
wire \Add2~114 ;
wire \Add2~93_sumout ;
wire \Add1~126 ;
wire \Add1~114 ;
wire \Add1~93_sumout ;
wire \Selector25~2_combout ;
wire \Add1~109_sumout ;
wire \Add2~109_sumout ;
wire \Selector20~2_combout ;
wire \Selector19~2_combout ;
wire \Add2~1_sumout ;
wire \aluin2_A[13]~0_combout ;
wire \Selector18~0_combout ;
wire \Selector18~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dbusr[15]~126_combout ;
wire \result_A[15]~28_combout ;
wire \result_M[15]~93_combout ;
wire \pcplus_W[15]~feeder_combout ;
wire \dbusr[15]~14_combout ;
wire \dbusr[15]~144_combout ;
wire \wregval_W[15]~3_combout ;
wire \pcplus_M[8]~feeder_combout ;
wire \SW[8]~input_o ;
wire \leds|wrLdata~0_combout ;
wire \leds|wrLdata~combout ;
wire \leds|ldata[8]~_Duplicate_1_q ;
wire \dbusr[0]~145_combout ;
wire \dbusr[8]~174_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dbusr[8]~83_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dbusr[8]~82_combout ;
wire \dbusr[8]~175_combout ;
wire \wregval_W[8]~18_combout ;
wire \dmem~52_combout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dbusr[10]~90_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dbusr[10]~91_combout ;
wire \dbusr[10]~178_combout ;
wire \wregval_W[10]~20_combout ;
wire \aluout_W[11]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem~53_combout ;
wire \dmem~12_q ;
wire \dbusr[11]~94_combout ;
wire \dbusr[11]~179_combout ;
wire \pcplus_M[11]~feeder_combout ;
wire \wregval_W[11]~21_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dbusr[13]~6_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dbusr[13]~7_combout ;
wire \dbusr[13]~142_combout ;
wire \pcplus_M[13]~feeder_combout ;
wire \wregval_W[13]~1_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dbusr[14]~11_combout ;
wire \dmem_rtl_0_bypass[57]~1_combout ;
wire \dbusr[14]~12_combout ;
wire \dbusr[14]~13_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem~44_combout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dbusr[14]~10_combout ;
wire \dbusr[14]~143_combout ;
wire \wregval_W[14]~2_combout ;
wire \dbusr[16]~161_combout ;
wire \Add2~81_sumout ;
wire \Add1~86 ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~81_sumout ;
wire \Selector15~0_combout ;
wire \wregval_W[16]~12_combout ;
wire \Add4~62 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~34 ;
wire \Add4~26 ;
wire \Add4~38 ;
wire \Add4~29_sumout ;
wire \Add3~38 ;
wire \Add3~29_sumout ;
wire \pcgood_A[17]~9_combout ;
wire \pcgood_M[18]~DUPLICATE_q ;
wire \pcgood_M[21]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~26 ;
wire \Add0~73_sumout ;
wire \pcplus_A[18]~feeder_combout ;
wire \Add3~30 ;
wire \Add3~78 ;
wire \Add3~82 ;
wire \Add3~86 ;
wire \Add3~90 ;
wire \Add3~94 ;
wire \Add3~98 ;
wire \Add3~101_sumout ;
wire \result_A[24]~24_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dbusr[24]~116_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dbusr[24]~115_combout ;
wire \dmem_rtl_0_bypass[77]~DUPLICATE_q ;
wire \dbusr[24]~186_combout ;
wire \dmem_rtl_0_bypass[75]~feeder_combout ;
wire \hexes|hdata[23]~DUPLICATE_q ;
wire \dbusr[23]~112_combout ;
wire \dbusr[23]~113_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dbusr[23]~111_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dbusr[23]~110_combout ;
wire \dbusr[23]~114_combout ;
wire \aluout_W[23]~feeder_combout ;
wire \wregval_W[23]~28_combout ;
wire \dbusr[23]~139_combout ;
wire \result_A[23]~42_combout ;
wire \result_M[23]~41_combout ;
wire \aluout_W[18]~feeder_combout ;
wire \pcplus_M[18]~feeder_combout ;
wire \dbusr[18]~52_combout ;
wire \dbusr[18]~53_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dbusr[18]~50_combout ;
wire \dbusr[18]~159_combout ;
wire \wregval_W[18]~10_combout ;
wire \wregval_W[20]~8_combout ;
wire \aluout_W[21]~feeder_combout ;
wire \pcplus_W[21]~feeder_combout ;
wire \result_A[21]~31_combout ;
wire \dbusr[21]~47_combout ;
wire \dbusr[21]~48_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dbusr[21]~46_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~22_q ;
wire \dbusr[21]~129_combout ;
wire \result_M[21]~81_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dbusr[22]~118_combout ;
wire \dmem_rtl_0_bypass[73]~feeder_combout ;
wire \dbusr[22]~119_combout ;
wire \dbusr[22]~120_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dbusr[22]~117_combout ;
wire \dbusr[22]~121_combout ;
wire \aluout_M[22]~DUPLICATE_q ;
wire \wregval_W[22]~30_combout ;
wire \result_A[25]~26_combout ;
wire \result_A[26]~12_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dbusr[26]~99_combout ;
wire \pcplus_W[28]~feeder_combout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dbusr[28]~102_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dbusr[28]~103_combout ;
wire \dbusr[28]~182_combout ;
wire \wregval_W[28]~24_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dbusr[30]~107_combout ;
wire \aluin2_A[30]~7_combout ;
wire \Selector1~0_combout ;
wire \result_A[30]~48_combout ;
wire \regval1_A[29]~DUPLICATE_q ;
wire \regval2_A[29]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \regs~0feeder_combout ;
wire \regs~0DUPLICATE_q ;
wire \regs~32_q ;
wire \regval1_D[31]~61_combout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \regval1_A[31]~DUPLICATE_q ;
wire \regval1_A[28]~DUPLICATE_q ;
wire \Add4~90 ;
wire \Add4~94 ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~106 ;
wire \Add4~110 ;
wire \Add4~114 ;
wire \Add4~118 ;
wire \Add4~66 ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \pcgood_A[31]~20_combout ;
wire \pcgood_M[27]~DUPLICATE_q ;
wire \pcgood_W[28]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a31 ;
wire \bptable~24_combout ;
wire \PC~22_combout ;
wire \PC[31]~DUPLICATE_q ;
wire \Add0~98 ;
wire \Add0~102 ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~114 ;
wire \Add0~62 ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \result_A[31]~22_combout ;
wire \regval1_A[20]~DUPLICATE_q ;
wire \regval2_A[19]~DUPLICATE_q ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~70 ;
wire \Add2~66 ;
wire \Add2~62 ;
wire \Add2~58 ;
wire \Add2~54 ;
wire \Add2~50 ;
wire \Add2~46 ;
wire \Add2~42 ;
wire \Add2~38 ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \result_A[31]~21_combout ;
wire \regval1_D[31]~34_combout ;
wire \aluin2_A[31]~8_combout ;
wire \Selector0~2_combout ;
wire \result_A[31]~49_combout ;
wire \result_A[31]~41_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dbusr[31]~109_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dbusr[31]~108_combout ;
wire \result_M[31]~33_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a31 ;
wire \regs~33_q ;
wire \regs~65feeder_combout ;
wire \regs~65_q ;
wire \regval2_D[31]~61_combout ;
wire \regval2_D[31]~38_combout ;
wire \regval2_A[31]~DUPLICATE_q ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Selector0~3_combout ;
wire \pcplus_M[31]~feeder_combout ;
wire \dbusr[31]~185_combout ;
wire \wregval_W[31]~27_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \Add2~33_sumout ;
wire \aluin2_A[28]~12_combout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \result_A[28]~38_combout ;
wire \result_M[28]~30_combout ;
wire \regs~29feeder_combout ;
wire \regs~29_q ;
wire \regval1_D[28]~73_combout ;
wire \result_A[28]~15_combout ;
wire \regval1_D[28]~31_combout ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \result_A[30]~40_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dbusr[30]~106_combout ;
wire \result_M[30]~32_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a30 ;
wire \regs~64feeder_combout ;
wire \regs~64_q ;
wire \regval2_D[30]~65_combout ;
wire \result_A[30]~19_combout ;
wire \regval2_D[30]~37_combout ;
wire \dbusr[30]~184_combout ;
wire \wregval_W[30]~26_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \regs~0_q ;
wire \regs~27_q ;
wire \regval1_D[26]~81_combout ;
wire \Add1~41_sumout ;
wire \result_A[26]~11_combout ;
wire \regval1_D[26]~29_combout ;
wire \aluin2_A[26]~10_combout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \result_A[26]~36_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dbusr[26]~98_combout ;
wire \result_M[26]~28_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a26 ;
wire \regs~60feeder_combout ;
wire \regs~60_q ;
wire \regval2_D[26]~81_combout ;
wire \regval2_D[26]~33_combout ;
wire \Add2~41_sumout ;
wire \Selector5~1_combout ;
wire \aluout_W[26]~feeder_combout ;
wire \pcplus_M[26]~feeder_combout ;
wire \pcplus_W[26]~feeder_combout ;
wire \dbusr[26]~180_combout ;
wire \wregval_W[26]~22_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a25 ;
wire \regs~59feeder_combout ;
wire \regs~59_q ;
wire \regval2_D[25]~45_combout ;
wire \regval2_D[25]~44_combout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \result_A[25]~25_combout ;
wire \result_A[25]~45_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dbusr[25]~123_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dbusr[25]~122_combout ;
wire \result_M[25]~35_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \regs~26feeder_combout ;
wire \regs~26_q ;
wire \regval1_D[25]~45_combout ;
wire \regval1_D[25]~40_combout ;
wire \regval1_A[25]~DUPLICATE_q ;
wire \aluin2_A[25]~9_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \aluout_M[25]~DUPLICATE_q ;
wire \dbusr[25]~187_combout ;
wire \wregval_W[25]~31_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a21 ;
wire \regs~55feeder_combout ;
wire \regs~55_q ;
wire \regval2_D[21]~133_combout ;
wire \regval2_D[21]~15_combout ;
wire \regval2_D[21]~16_combout ;
wire \dbusr[21]~45_combout ;
wire \dbusr[21]~49_combout ;
wire \wregval_W[21]~9_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \regs~24_q ;
wire \regval1_D[23]~57_combout ;
wire \regval1_D[23]~35_combout ;
wire \regval1_D[23]~36_combout ;
wire \aluin2_A[23]~14_combout ;
wire \Selector8~0_combout ;
wire \Add1~82 ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~70 ;
wire \Add1~66 ;
wire \Add1~62 ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Add2~53_sumout ;
wire \Selector8~1_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a23 ;
wire \regs~57_q ;
wire \regval2_D[23]~57_combout ;
wire \regval2_D[23]~39_combout ;
wire \regval2_D[23]~40_combout ;
wire \regval2_A[23]~DUPLICATE_q ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \Add2~49_sumout ;
wire \Selector7~1_combout ;
wire \pcplus_W[24]~feeder_combout ;
wire \wregval_W[24]~29_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a24 ;
wire \regs~58feeder_combout ;
wire \regs~58_q ;
wire \regval2_D[24]~53_combout ;
wire \regval2_D[24]~41_combout ;
wire \aluin2_A[24]~15_combout ;
wire \Selector7~0_combout ;
wire \result_A[24]~23_combout ;
wire \result_A[24]~43_combout ;
wire \result_M[24]~34_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \regs~25_q ;
wire \regval1_D[24]~53_combout ;
wire \regval1_D[24]~37_combout ;
wire \Add4~101_sumout ;
wire \pcgood_A[24]~27_combout ;
wire \pcgood_M[24]~DUPLICATE_q ;
wire \pcgood_W[24]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a17 ;
wire \bptable~20_combout ;
wire \PC~18_combout ;
wire \Add0~25_sumout ;
wire \Add1~77_sumout ;
wire \Selector14~1_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dbusr[17]~63_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dbusr[17]~62_combout ;
wire \dbusr[17]~162_combout ;
wire \wregval_W[17]~13_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a15 ;
wire \regs~49_q ;
wire \regval2_D[15]~157_combout ;
wire \result_M[15]~5_combout ;
wire \regval2_D[15]~6_combout ;
wire \result_M[15]~4_combout ;
wire \regval2_D[15]~7_combout ;
wire \regval2_A[15]~DUPLICATE_q ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~82 ;
wire \Add2~77_sumout ;
wire \Selector14~2_combout ;
wire \result_A[17]~51_combout ;
wire \result_M[17]~17_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a17 ;
wire \regs~51_q ;
wire \regval2_D[17]~117_combout ;
wire \dmem_rtl_0_bypass[63]~DUPLICATE_q ;
wire \result_M[17]~16_combout ;
wire \regval2_D[17]~20_combout ;
wire \regval2_A[17]~DUPLICATE_q ;
wire \dbusr[17]~64_combout ;
wire \dbusr[17]~65_combout ;
wire \dbusr[17]~133_combout ;
wire \result_M[17]~65_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \regs~18_q ;
wire \regval1_D[17]~117_combout ;
wire \regval1_D[17]~16_combout ;
wire \regval1_A[17]~DUPLICATE_q ;
wire \Add4~30 ;
wire \Add4~77_sumout ;
wire \Add3~77_sumout ;
wire \pcgood_A[18]~21_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a18 ;
wire \bptable~25_combout ;
wire \PC~23_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \pcplus_A[19]~feeder_combout ;
wire \pcplus_A[19]~DUPLICATE_q ;
wire \Add3~81_sumout ;
wire \Add4~78 ;
wire \Add4~81_sumout ;
wire \pcgood_A[19]~22_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a19 ;
wire \bptable~26_combout ;
wire \PC~24_combout ;
wire \Add0~78 ;
wire \Add0~82 ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \result_A[22]~44_combout ;
wire \dbusr[22]~140_combout ;
wire \result_M[22]~37_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a22 ;
wire \regs~56_q ;
wire \regval2_D[22]~49_combout ;
wire \regval2_D[22]~42_combout ;
wire \regval2_D[22]~43_combout ;
wire \Add2~57_sumout ;
wire \aluin2_A[22]~13_combout ;
wire \Selector9~0_combout ;
wire \Add1~57_sumout ;
wire \Selector9~1_combout ;
wire \result_W[22]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \regs~23feeder_combout ;
wire \regs~23_q ;
wire \regval1_D[22]~49_combout ;
wire \regval1_D[22]~38_combout ;
wire \regval1_D[22]~39_combout ;
wire \regval1_A[22]~DUPLICATE_q ;
wire \Add4~93_sumout ;
wire \Add3~93_sumout ;
wire \pcgood_A[22]~25_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a22 ;
wire \bptable_rtl_0_bypass[39]~feeder_combout ;
wire \bptable~29_combout ;
wire \PC~27_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \Add3~97_sumout ;
wire \Add4~97_sumout ;
wire \pcgood_A[23]~26_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a23 ;
wire \bptable_rtl_0_bypass[40]~feeder_combout ;
wire \bptable~30_combout ;
wire \PC~28_combout ;
wire \PC[23]~DUPLICATE_q ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \Add3~102 ;
wire \Add3~105_sumout ;
wire \Add4~105_sumout ;
wire \pcgood_A[25]~28_combout ;
wire \pcgood_M[25]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a25 ;
wire \bptable~32_combout ;
wire \PC~30_combout ;
wire \Add0~101_sumout ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \Add4~109_sumout ;
wire \pcgood_A[26]~29_combout ;
wire \pcgood_W[26]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a26 ;
wire \bptable~33_combout ;
wire \PC~31_combout ;
wire \Add0~105_sumout ;
wire \Add3~110 ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \Add4~117_sumout ;
wire \pcgood_A[28]~31_combout ;
wire \pcgood_M[28]~DUPLICATE_q ;
wire \bptable_rtl_0_bypass[45]~feeder_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a28 ;
wire \bptable~35_combout ;
wire \PC~33_combout ;
wire \Add0~113_sumout ;
wire \result_A[28]~16_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a28 ;
wire \regs~62feeder_combout ;
wire \regs~62_q ;
wire \regval2_D[28]~73_combout ;
wire \regval2_D[28]~35_combout ;
wire \Add1~33_sumout ;
wire \Selector3~1_combout ;
wire \hexes|Equal0~5_combout ;
wire \hexes|Equal0~6_combout ;
wire \SW[9]~input_o ;
wire \SW[6]~input_o ;
wire \switches|Equal2~0_combout ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \switches|bounceTimer[31]~2_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \switches|bounceTimer[31]~0_combout ;
wire \switches|bounceTimer[31]~3_combout ;
wire \switches|bounceTimer[8]~DUPLICATE_q ;
wire \switches|LessThan0~2_combout ;
wire \switches|bounceTimer[19]~DUPLICATE_q ;
wire \switches|bounceTimer[16]~DUPLICATE_q ;
wire \switches|LessThan0~0_combout ;
wire \switches|LessThan0~1_combout ;
wire \switches|LessThan0~3_combout ;
wire \switches|bounceTimer[31]~1_combout ;
wire \switches|bouncing~0_combout ;
wire \switches|bouncing~q ;
wire \switches|Add0~126 ;
wire \switches|Add0~121_sumout ;
wire \switches|Add0~122 ;
wire \switches|Add0~117_sumout ;
wire \switches|Add0~118 ;
wire \switches|Add0~113_sumout ;
wire \switches|Add0~114 ;
wire \switches|Add0~109_sumout ;
wire \switches|Add0~110 ;
wire \switches|Add0~105_sumout ;
wire \switches|Add0~106 ;
wire \switches|Add0~53_sumout ;
wire \switches|Add0~54 ;
wire \switches|Add0~49_sumout ;
wire \switches|Add0~50 ;
wire \switches|Add0~45_sumout ;
wire \switches|Add0~46 ;
wire \switches|Add0~41_sumout ;
wire \switches|Add0~42 ;
wire \switches|Add0~37_sumout ;
wire \switches|Add0~38 ;
wire \switches|Add0~33_sumout ;
wire \switches|Add0~34 ;
wire \switches|Add0~29_sumout ;
wire \switches|Add0~30 ;
wire \switches|Add0~9_sumout ;
wire \switches|Add0~10 ;
wire \switches|Add0~25_sumout ;
wire \switches|Add0~26 ;
wire \switches|Add0~21_sumout ;
wire \switches|Add0~22 ;
wire \switches|Add0~5_sumout ;
wire \switches|Add0~6 ;
wire \switches|Add0~17_sumout ;
wire \switches|Add0~18 ;
wire \switches|Add0~13_sumout ;
wire \switches|Add0~14 ;
wire \switches|Add0~1_sumout ;
wire \switches|Add0~2 ;
wire \switches|Add0~101_sumout ;
wire \switches|Add0~102 ;
wire \switches|Add0~97_sumout ;
wire \switches|Add0~98 ;
wire \switches|Add0~69_sumout ;
wire \switches|Add0~70 ;
wire \switches|Add0~65_sumout ;
wire \switches|Add0~66 ;
wire \switches|Add0~93_sumout ;
wire \switches|Add0~94 ;
wire \switches|Add0~89_sumout ;
wire \switches|Add0~90 ;
wire \switches|Add0~85_sumout ;
wire \switches|Add0~86 ;
wire \switches|Add0~81_sumout ;
wire \switches|Add0~82 ;
wire \switches|Add0~77_sumout ;
wire \switches|Add0~78 ;
wire \switches|Add0~73_sumout ;
wire \switches|LessThan0~4_combout ;
wire \switches|bounceTimer[21]~DUPLICATE_q ;
wire \switches|LessThan0~5_combout ;
wire \switches|bounceTimer[23]~DUPLICATE_q ;
wire \switches|Add0~74 ;
wire \switches|Add0~61_sumout ;
wire \switches|Add0~62 ;
wire \switches|Add0~57_sumout ;
wire \switches|bounceTimer[31]~DUPLICATE_q ;
wire \switches|LessThan0~6_combout ;
wire \switches|sdata[0]~0_combout ;
wire \leds|ldata[7]~_Duplicate_1_q ;
wire \dbusr[7]~172_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dbusr[7]~79_combout ;
wire \dmem~50_combout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dbusr[7]~78_combout ;
wire \dbusr[7]~173_combout ;
wire \wregval_W[7]~17_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regval2_D[0]~1_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dbusr[0]~2_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem~43_combout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dbusr[0]~1_combout ;
wire \dbusr[0]~3_combout ;
wire \Selector31~0_combout ;
wire \aluin2_A[5]~20_combout ;
wire \LessThan0~8_combout ;
wire \aluout_A~2_combout ;
wire \aluout_A~3_combout ;
wire \LessThan1~8_combout ;
wire \aluin2_A[7]~19_combout ;
wire \aluin2_A[6]~18_combout ;
wire \LessThan0~9_combout ;
wire \aluin2_A[9]~17_combout ;
wire \LessThan0~7_combout ;
wire \Equal1~7_combout ;
wire \Equal1~4_combout ;
wire \Equal1~8_combout ;
wire \LessThan1~0_combout ;
wire \Equal1~14_combout ;
wire \aluin2_A[3]~5_combout ;
wire \aluin2_A[0]~6_combout ;
wire \aluin2_A[1]~3_combout ;
wire \LessThan0~5_combout ;
wire \Equal1~16_combout ;
wire \Equal1~15_combout ;
wire \Equal1~2_combout ;
wire \LessThan0~6_combout ;
wire \aluout_A~1_combout ;
wire \Equal1~1_combout ;
wire \LessThan0~1_combout ;
wire \regval1_A[21]~DUPLICATE_q ;
wire \LessThan0~0_combout ;
wire \aluout_A~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \Equal1~13_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \Equal1~6_combout ;
wire \Equal1~5_combout ;
wire \Equal1~12_combout ;
wire \aluin2_A[27]~11_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~19_combout ;
wire \LessThan1~2_combout ;
wire \LessThan0~20_combout ;
wire \aluin2_A[29]~25_combout ;
wire \Selector31~8_combout ;
wire \Selector31~9_combout ;
wire \Selector31~10_combout ;
wire \Selector31~11_combout ;
wire \Add1~17_sumout ;
wire \Add2~130_cout ;
wire \Add2~17_sumout ;
wire \Selector31~13_combout ;
wire \result_A[0]~50_combout ;
wire \result_A[0]~27_combout ;
wire \result_M[0]~36_combout ;
wire \regval2_D[0]~2_combout ;
wire \regval2_D[0]~0_combout ;
wire \regval2_D[0]~3_combout ;
wire \regval2_A[0]~DUPLICATE_q ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~121_sumout ;
wire \Selector29~2_combout ;
wire \Selector29~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem~12DUPLICATE_q ;
wire \dbusr[11]~138_combout ;
wire \result_M[11]~45_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a11 ;
wire \regs~45_q ;
wire \regval2_D[11]~85_combout ;
wire \selmemout_M~q ;
wire \result_M[11]~26_combout ;
wire \regval2_D[11]~32_combout ;
wire \regval2_A[11]~DUPLICATE_q ;
wire \aluin2_A[11]~30_combout ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dbusr[6]~169_combout ;
wire \leds|ldata[6]~_Duplicate_1_q ;
wire \dbusr[6]~170_combout ;
wire \dbusr[6]~171_combout ;
wire \wregval_W[6]~16_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a4 ;
wire \regs~38_q ;
wire \regval2_D[4]~97_combout ;
wire \regval2_D[4]~22_combout ;
wire \regval2_D[4]~23_combout ;
wire \regval2_A[4]~DUPLICATE_q ;
wire \switches|sdata[4]~feeder_combout ;
wire \leds|ldata[4]~_Duplicate_1_q ;
wire \dbusr[4]~167_combout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dbusr[4]~166_combout ;
wire \dbusr[4]~168_combout ;
wire \wregval_W[4]~15_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a29 ;
wire \result_A[29]~47_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \result_A[29]~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dbusr[29]~104_combout ;
wire \result_M[29]~31_combout ;
wire \regs~63_q ;
wire \regval2_D[29]~69_combout ;
wire \result_A[29]~17_combout ;
wire \regval2_D[29]~36_combout ;
wire \dbusr[29]~183_combout ;
wire \wregval_W[29]~25_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \regs~30feeder_combout ;
wire \regs~30_q ;
wire \regval1_D[29]~69_combout ;
wire \regval1_D[29]~32_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \aluout_M[29]~DUPLICATE_q ;
wire \WideNor0~3_combout ;
wire \Add2~69_sumout ;
wire \Add1~69_sumout ;
wire \Selector12~1_combout ;
wire \aluout_M[19]~DUPLICATE_q ;
wire \WideNor0~2_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dbusr[16]~58_combout ;
wire \result_M[16]~14_combout ;
wire \dbusr[16]~132_combout ;
wire \result_M[16]~69_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a16 ;
wire \regs~50_q ;
wire \regval2_D[16]~121_combout ;
wire \regval2_D[16]~19_combout ;
wire \regval2_A[16]~DUPLICATE_q ;
wire \Selector15~3_combout ;
wire \Selector15~2_combout ;
wire \Selector15~1_combout ;
wire \result_A[16]~55_combout ;
wire \result_M[16]~15_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \regs~17feeder_combout ;
wire \regs~17_q ;
wire \regval1_D[16]~121_combout ;
wire \regval1_D[16]~15_combout ;
wire \Add4~37_sumout ;
wire \pcgood_A[16]~11_combout ;
wire \pcgood_M[16]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bptable~18_combout ;
wire \PC~16_combout ;
wire \regs~1_q ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regval1_D[0]~42_combout ;
wire \regval1_D[0]~43_combout ;
wire \regval1_D[0]~41_combout ;
wire \regval1_D[0]~44_combout ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~121_sumout ;
wire \Selector29~1_combout ;
wire \aluout_M[2]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[33]~4_combout ;
wire \keys|ready~0_combout ;
wire \dbusr[2]~34_combout ;
wire \leds|ldata[2]~_Duplicate_1_q ;
wire \dbusr[2]~155_combout ;
wire \KEY[2]~input_o ;
wire \dbusr[2]~156_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem~47_combout ;
wire \dmem~3DUPLICATE_q ;
wire \dbusr[2]~154_combout ;
wire \dbusr[2]~157_combout ;
wire \wregval_W[2]~6_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a1 ;
wire \regs~35_q ;
wire \regval2_D[1]~153_combout ;
wire \regval2_D[1]~8_combout ;
wire \Add1~13_sumout ;
wire \Add2~13_sumout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \result_A[1]~2_combout ;
wire \wmemval_M[1]~feeder_combout ;
wire \keys|wrKctrl~0_combout ;
wire \keys|wrKctrl~combout ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \keys|prev[0]~3_combout ;
wire \keys|prev[3]~0_combout ;
wire \KEY[3]~input_o ;
wire \keys|prev[2]~5_combout ;
wire \keys|prev[3]~6_combout ;
wire \keys|Equal2~1_combout ;
wire \keys|prev[3]~2_combout ;
wire \keys|prev[1]~4_combout ;
wire \keys|Equal2~0_combout ;
wire \keys|Equal2~2_combout ;
wire \keys|prev[3]~1_combout ;
wire \keys|ready~1_combout ;
wire \keys|ready~2_combout ;
wire \keys|ready~q ;
wire \keys|overrun~0_combout ;
wire \keys|overrun~q ;
wire \switches|wrSctrl~0_combout ;
wire \switches|wrSctrl~combout ;
wire \switches|prev[9]~2_combout ;
wire \switches|Equal3~2_combout ;
wire \switches|Equal3~1_combout ;
wire \switches|prev[0]~feeder_combout ;
wire \switches|sdata[0]~DUPLICATE_q ;
wire \switches|Equal3~0_combout ;
wire \switches|Equal3~3_combout ;
wire \switches|Equal3~4_combout ;
wire \switches|ready~1_combout ;
wire \switches|ready~q ;
wire \switches|overrun~0_combout ;
wire \switches|overrun~q ;
wire \dbusr[1]~22_combout ;
wire \dbusr[1]~21_combout ;
wire \dbusr[1]~23_combout ;
wire \leds|ldata[1]~_Duplicate_1_q ;
wire \dmem~39_combout ;
wire \dbusr[1]~24_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dbusr[1]~19_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dbusr[1]~18_combout ;
wire \dbusr[1]~20_combout ;
wire \result_M[1]~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \regs~2feeder_combout ;
wire \regs~2_q ;
wire \regval1_D[1]~153_combout ;
wire \regval1_D[1]~4_combout ;
wire \regval1_A[1]~DUPLICATE_q ;
wire \pcgood_A[1]~3_combout ;
wire \bptable_rtl_0_bypass[18]~feeder_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a1 ;
wire \bptable~19_combout ;
wire \PC~17_combout ;
wire \PC_M[1]~feeder_combout ;
wire \dbusr[1]~147_combout ;
wire \dbusr[1]~146_combout ;
wire \dbusr[1]~148_combout ;
wire \dbusr[1]~149_combout ;
wire \wregval_W[1]~4_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a6 ;
wire \regs~40_q ;
wire \regval2_D[6]~105_combout ;
wire \result_A[6]~8_combout ;
wire \regval2_D[6]~24_combout ;
wire \regval2_A[6]~DUPLICATE_q ;
wire \Add2~94 ;
wire \Add2~117_sumout ;
wire \Add1~94 ;
wire \Add1~117_sumout ;
wire \Selector24~3_combout ;
wire \result_A[7]~33_combout ;
wire \result_M[7]~19_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a7 ;
wire \dbusr[7]~80_combout ;
wire \dbusr[7]~81_combout ;
wire \dbusr[7]~134_combout ;
wire \result_M[7]~53_combout ;
wire \regs~41_q ;
wire \regval2_D[7]~101_combout ;
wire \Selector24~2_combout ;
wire \regval2_D[7]~25_combout ;
wire \result_M[7]~18_combout ;
wire \regval2_D[7]~26_combout ;
wire \Add1~118 ;
wire \Add1~97_sumout ;
wire \Selector23~2_combout ;
wire \regval2_D[8]~27_combout ;
wire \dbusr[8]~84_combout ;
wire \dbusr[8]~85_combout ;
wire \dbusr[8]~135_combout ;
wire \result_M[8]~61_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a8 ;
wire \regs~42_q ;
wire \regval2_D[8]~113_combout ;
wire \result_M[8]~20_combout ;
wire \regval2_D[8]~28_combout ;
wire \aluin2_A[8]~16_combout ;
wire \Selector23~0_combout ;
wire \Selector23~3_combout ;
wire \result_A[8]~34_combout ;
wire \result_M[8]~21_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \regs~9_q ;
wire \regval1_D[8]~113_combout ;
wire \regval1_D[8]~23_combout ;
wire \regval1_D[8]~24_combout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \Selector22~1_combout ;
wire \aluout_M[8]~DUPLICATE_q ;
wire \aluout_M[11]~DUPLICATE_q ;
wire \dmem~33_combout ;
wire \WideNor0~combout ;
wire \dmem~40_combout ;
wire \dmem~41_combout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dbusr[12]~36_combout ;
wire \dbusr[12]~38_combout ;
wire \dbusr[12]~39_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dbusr[12]~37_combout ;
wire \dmem_rtl_0_bypass[53]~5_combout ;
wire \dbusr[12]~158_combout ;
wire \wregval_W[12]~7_combout ;
wire \dbusr[12]~127_combout ;
wire \result_M[12]~89_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \regs~13feeder_combout ;
wire \regs~13_q ;
wire \regval1_D[12]~141_combout ;
wire \result_M[12]~8_combout ;
wire \regval1_D[12]~8_combout ;
wire \Add4~17_sumout ;
wire \pcgood_A[12]~6_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a12 ;
wire \pcgood_W[12]~DUPLICATE_q ;
wire \bptable~14_combout ;
wire \PC~12_combout ;
wire \Add0~17_sumout ;
wire \pcplus_A[12]~feeder_combout ;
wire \result_A[12]~4_combout ;
wire \result_M[12]~9_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a12 ;
wire \regs~46_q ;
wire \regval2_D[12]~141_combout ;
wire \regval2_D[12]~12_combout ;
wire \regval2_A[12]~DUPLICATE_q ;
wire \Add2~86 ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \Selector17~2_combout ;
wire \result_A[14]~1_combout ;
wire \result_M[14]~3_combout ;
wire \dbusr[14]~125_combout ;
wire \result_M[14]~97_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a14 ;
wire \regs~48_q ;
wire \regval2_D[14]~161_combout ;
wire \regval2_D[14]~5_combout ;
wire \regval2_A[14]~DUPLICATE_q ;
wire \aluin2_A[14]~1_combout ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dbusr[4]~70_combout ;
wire \dbusr[4]~72_combout ;
wire \dbusr[4]~73_combout ;
wire \dbusr[4]~71_combout ;
wire \result_A[4]~32_combout ;
wire \result_M[4]~105_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \regs~5_q ;
wire \regval1_D[4]~93_combout ;
wire \regval1_D[4]~18_combout ;
wire \regval1_D[4]~19_combout ;
wire \Add2~125_sumout ;
wire \Selector27~1_combout ;
wire \aluout_M[4]~DUPLICATE_q ;
wire \hexes|wrHdata~0_combout ;
wire \hexes|wrHdata~combout ;
wire \leds|ldata[9]~_Duplicate_1_q ;
wire \dbusr[9]~176_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dbusr[9]~87_combout ;
wire \dmem~51_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dbusr[9]~86_combout ;
wire \dbusr[9]~177_combout ;
wire \wregval_W[9]~19_combout ;
wire \dbusr[9]~136_combout ;
wire \hexes|hdata[9]~DUPLICATE_q ;
wire \dbusr[9]~88_combout ;
wire \dbusr[9]~89_combout ;
wire \result_M[9]~57_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \regs~10_q ;
wire \regval1_D[9]~109_combout ;
wire \Selector22~2_combout ;
wire \regval1_D[9]~25_combout ;
wire \result_M[9]~22_combout ;
wire \regval1_D[9]~26_combout ;
wire \Selector22~0_combout ;
wire \Selector22~3_combout ;
wire \result_A[9]~35_combout ;
wire \result_M[9]~23_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a9 ;
wire \regs~43_q ;
wire \regval2_D[9]~109_combout ;
wire \regval2_D[9]~29_combout ;
wire \regval2_D[9]~30_combout ;
wire \regval2_A[9]~DUPLICATE_q ;
wire \Add1~102 ;
wire \Add1~105_sumout ;
wire \aluin2_A[10]~29_combout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \dmem_rtl_0_bypass[21]~feeder_combout ;
wire \dmem~34_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dbusr[6]~74_combout ;
wire \dbusr[6]~76_combout ;
wire \dbusr[6]~77_combout ;
wire \dbusr[6]~75_combout ;
wire \result_M[6]~109_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \regs~7_q ;
wire \regval1_D[6]~101_combout ;
wire \regval1_D[6]~20_combout ;
wire \regval1_A[6]~DUPLICATE_q ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \aluout_M[6]~DUPLICATE_q ;
wire \dmem~36_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dbusr[18]~51_combout ;
wire \dbusr[18]~130_combout ;
wire \dmem_rtl_0_bypass[65]~DUPLICATE_q ;
wire \result_M[18]~77_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \regs~19_q ;
wire \regval1_D[18]~129_combout ;
wire \result_M[18]~10_combout ;
wire \regval1_D[18]~13_combout ;
wire \Selector13~0_combout ;
wire \Add1~73_sumout ;
wire \Selector13~2_combout ;
wire \result_A[18]~59_combout ;
wire \result_M[18]~11_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a18 ;
wire \regs~52_q ;
wire \regval2_D[18]~129_combout ;
wire \regval2_D[18]~17_combout ;
wire \Add2~73_sumout ;
wire \Selector13~1_combout ;
wire \aluout_M[18]~DUPLICATE_q ;
wire \aluout_M[17]~DUPLICATE_q ;
wire \hexes|Equal0~3_combout ;
wire \hexes|hdata[20]~DUPLICATE_q ;
wire \dbusr[20]~42_combout ;
wire \dbusr[20]~43_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dbusr[20]~40_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dbusr[20]~41_combout ;
wire \dbusr[20]~44_combout ;
wire \result_A[20]~30_combout ;
wire \dbusr[20]~128_combout ;
wire \result_M[20]~85_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a20 ;
wire \regs~54_q ;
wire \regval2_D[20]~137_combout ;
wire \regval2_D[20]~13_combout ;
wire \regval2_D[20]~14_combout ;
wire \aluin2_A[20]~27_combout ;
wire \Selector11~0_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector11~1_combout ;
wire \WideNor0~0_combout ;
wire \MemWE~0_combout ;
wire \dmem~42_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dbusr[19]~54_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dbusr[19]~55_combout ;
wire \dbusr[19]~56_combout ;
wire \dbusr[19]~57_combout ;
wire \dbusr[19]~160_combout ;
wire \wregval_W[19]~11_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a19 ;
wire \dbusr[19]~131_combout ;
wire \result_M[19]~73_combout ;
wire \regs~53_q ;
wire \regval2_D[19]~125_combout ;
wire \result_M[19]~12_combout ;
wire \regval2_D[19]~18_combout ;
wire \aluin2_A[19]~23_combout ;
wire \Selector12~0_combout ;
wire \result_A[19]~46_combout ;
wire \result_A[19]~6_combout ;
wire \result_M[19]~13_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \regs~20feeder_combout ;
wire \regs~20_q ;
wire \regval1_D[19]~125_combout ;
wire \regval1_D[19]~14_combout ;
wire \regval1_A[19]~DUPLICATE_q ;
wire \Add4~82 ;
wire \Add4~85_sumout ;
wire \Add3~85_sumout ;
wire \pcgood_A[20]~23_combout ;
wire \pcgood_M[20]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a20 ;
wire \pcgood_W[20]~DUPLICATE_q ;
wire \bptable_rtl_0_bypass[37]~feeder_combout ;
wire \bptable~27_combout ;
wire \PC~25_combout ;
wire \Add0~81_sumout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \regs~21feeder_combout ;
wire \regs~21_q ;
wire \regval1_D[20]~137_combout ;
wire \regval1_D[20]~9_combout ;
wire \regval1_D[20]~10_combout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \Add3~89_sumout ;
wire \pcgood_A[21]~24_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a21 ;
wire \bptable_rtl_0_bypass[38]~feeder_combout ;
wire \bptable~28_combout ;
wire \PC~26_combout ;
wire \Add0~85_sumout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \regs~22feeder_combout ;
wire \regs~22_q ;
wire \regval1_D[21]~133_combout ;
wire \regval1_D[21]~11_combout ;
wire \regval1_D[21]~12_combout ;
wire \aluin2_A[21]~26_combout ;
wire \Selector10~0_combout ;
wire \Add2~61_sumout ;
wire \Add1~61_sumout ;
wire \Selector10~1_combout ;
wire \hexes|Equal0~2_combout ;
wire \dbusr[13]~8_combout ;
wire \dbusr[13]~9_combout ;
wire \dbusr[13]~124_combout ;
wire \result_M[13]~101_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \regs~14feeder_combout ;
wire \regs~14_q ;
wire \regval1_D[13]~165_combout ;
wire \result_M[13]~0_combout ;
wire \regval1_D[13]~0_combout ;
wire \Add4~21_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \pcgood_A[13]~7_combout ;
wire \pcgood_M[13]~DUPLICATE_q ;
wire \bptable_rtl_0_bypass[30]~feeder_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a13 ;
wire \bptable~15_combout ;
wire \PC~13_combout ;
wire \Add0~5_sumout ;
wire \pcplus_A[13]~feeder_combout ;
wire \result_A[13]~0_combout ;
wire \result_M[13]~1_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a13 ;
wire \regs~47_q ;
wire \regval2_D[13]~165_combout ;
wire \regval2_D[13]~4_combout ;
wire \Add1~1_sumout ;
wire \Selector18~1_combout ;
wire \hexes|Equal0~0_combout ;
wire \dbusr[10]~92_combout ;
wire \dbusr[10]~93_combout ;
wire \result_M[10]~24_combout ;
wire \dbusr[10]~137_combout ;
wire \result_M[10]~49_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a10 ;
wire \regs~44_q ;
wire \regval2_D[10]~89_combout ;
wire \result_M[10]~25_combout ;
wire \regval2_D[10]~31_combout ;
wire \Add2~105_sumout ;
wire \Selector21~2_combout ;
wire \result_A[10]~9_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \regs~11_q ;
wire \regval1_D[10]~89_combout ;
wire \regval1_D[10]~27_combout ;
wire \regval1_A[10]~DUPLICATE_q ;
wire \Add4~58 ;
wire \Add4~61_sumout ;
wire \pcgood_A[11]~17_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a11 ;
wire \bptable~13_combout ;
wire \PC~11_combout ;
wire \Add0~57_sumout ;
wire \result_A[11]~10_combout ;
wire \result_M[11]~27_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \regs~12_q ;
wire \regval1_D[11]~85_combout ;
wire \regval1_D[11]~28_combout ;
wire \regval1_A[11]~DUPLICATE_q ;
wire \Equal1~3_combout ;
wire \Equal1~0_combout ;
wire \Equal1~10_combout ;
wire \Equal1~9_combout ;
wire \Equal1~11_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~3_combout ;
wire \Selector31~3_combout ;
wire \Selector31~1_combout ;
wire \LessThan1~1_combout ;
wire \Selector31~2_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~15_combout ;
wire \Selector31~4_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~11_combout ;
wire \Selector31~5_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \Selector31~6_combout ;
wire \Selector31~7_combout ;
wire \Selector31~12_combout ;
wire \Add3~118 ;
wire \Add3~65_sumout ;
wire \Add4~65_sumout ;
wire \pcgood_A[29]~18_combout ;
wire \pcgood_M[29]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a29 ;
wire \bptable~22_combout ;
wire \PC~20_combout ;
wire \PC[29]~DUPLICATE_q ;
wire \Add0~61_sumout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add4~69_sumout ;
wire \pcgood_A[30]~19_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a30 ;
wire \bptable~23_combout ;
wire \PC~21_combout ;
wire \Add0~65_sumout ;
wire \result_A[30]~20_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \regs~31_q ;
wire \regval1_D[30]~65_combout ;
wire \regval1_D[30]~33_combout ;
wire \Add2~25_sumout ;
wire \Selector1~1_combout ;
wire \hexes|Equal0~1_combout ;
wire \hexes|Equal0~4_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dbusr[5]~66_combout ;
wire \leds|ldata[5]~_Duplicate_1_q ;
wire \dbusr[5]~164_combout ;
wire \dmem~49_combout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dbusr[5]~163_combout ;
wire \dbusr[5]~165_combout ;
wire \wregval_W[5]~14_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a5 ;
wire \dbusr[5]~68_combout ;
wire \dbusr[5]~69_combout ;
wire \dbusr[5]~67_combout ;
wire \result_M[5]~113_combout ;
wire \regs~39_q ;
wire \regval2_D[5]~93_combout ;
wire \regval2_D[5]~21_combout ;
wire \regval2_A[5]~DUPLICATE_q ;
wire \Add1~113_sumout ;
wire \Selector26~0_combout ;
wire \Selector26~2_combout ;
wire \result_A[5]~7_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \regs~6feeder_combout ;
wire \regs~6_q ;
wire \regval1_D[5]~105_combout ;
wire \regval1_D[5]~17_combout ;
wire \Add2~113_sumout ;
wire \Selector26~1_combout ;
wire \leds|ldata[0]~_Duplicate_1_q ;
wire \dbusr[0]~4_combout ;
wire \dbusr[0]~188_combout ;
wire \dbusr[0]~5_combout ;
wire \dbusr[0]~141_combout ;
wire \wregval_W[0]~0_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \regs~8_q ;
wire \regval1_D[7]~97_combout ;
wire \regval1_D[7]~21_combout ;
wire \regval1_D[7]~22_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dbusr[27]~101_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dbusr[27]~100_combout ;
wire \dbusr[27]~181_combout ;
wire \wregval_W[27]~23_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \regs~28_q ;
wire \regval1_D[27]~77_combout ;
wire \Selector4~0_combout ;
wire \Add2~37_sumout ;
wire \result_A[27]~13_combout ;
wire \regval1_D[27]~30_combout ;
wire \regval1_A[27]~DUPLICATE_q ;
wire \Add4~113_sumout ;
wire \Add3~113_sumout ;
wire \pcgood_A[27]~30_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a27 ;
wire \bptable~34_combout ;
wire \PC~32_combout ;
wire \Add0~109_sumout ;
wire \result_A[27]~14_combout ;
wire \Selector4~2_combout ;
wire \result_A[27]~37_combout ;
wire \result_M[27]~29_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a27 ;
wire \regs~61_q ;
wire \regval2_D[27]~77_combout ;
wire \regval2_D[27]~34_combout ;
wire \Add1~37_sumout ;
wire \Selector4~1_combout ;
wire \WideNor0~1_combout ;
wire \dbusr~0_combout ;
wire \result_M[14]~2_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \regs~15_q ;
wire \regval1_D[14]~161_combout ;
wire \regval1_D[14]~1_combout ;
wire \Add4~33_sumout ;
wire \Add3~22 ;
wire \Add3~33_sumout ;
wire \pcgood_A[14]~10_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a14 ;
wire \bptable~16_combout ;
wire \PC~14_combout ;
wire \Add0~29_sumout ;
wire \pcplus_A[14]~feeder_combout ;
wire \Add3~34 ;
wire \Add3~25_sumout ;
wire \Add4~25_sumout ;
wire \pcgood_A[15]~8_combout ;
wire \pcgood_M[15]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a15 ;
wire \bptable_rtl_0_bypass[32]~feeder_combout ;
wire \bptable~17_combout ;
wire \PC~15_combout ;
wire \Add0~21_sumout ;
wire \pcplus_A[15]~feeder_combout ;
wire \regval1_D[15]~2_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \regs~16_q ;
wire \regval1_D[15]~157_combout ;
wire \regval1_D[15]~3_combout ;
wire \regval1_A[15]~DUPLICATE_q ;
wire \aluin2_A[15]~2_combout ;
wire \Selector16~0_combout ;
wire \Add2~9_sumout ;
wire \Add1~9_sumout ;
wire \Selector16~1_combout ;
wire \Selector16~2_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~46_combout ;
wire \dmem~4_q ;
wire \dbusr[3]~25_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dbusr[3]~26_combout ;
wire \switches|ie~0_combout ;
wire \switches|ie~q ;
wire \dbusr[3]~29_combout ;
wire \leds|ldata[3]~_Duplicate_1_q ;
wire \dbusr[3]~150_combout ;
wire \keys|ie~0_combout ;
wire \keys|ie~q ;
wire \dbusr[3]~151_combout ;
wire \dbusr[3]~152_combout ;
wire \dbusr[3]~153_combout ;
wire \aluout_W[3]~feeder_combout ;
wire \wregval_W[3]~5_combout ;
wire \dbusr[3]~30_combout ;
wire \dbusr[3]~28_combout ;
wire \dmem_rtl_0_bypass[35]~DUPLICATE_q ;
wire \dbusr[3]~27_combout ;
wire \result_M[3]~7_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a3 ;
wire \regs~37feeder_combout ;
wire \regs~37_q ;
wire \regval2_D[3]~145_combout ;
wire \regval2_D[3]~11_combout ;
wire \Add1~89_sumout ;
wire \Selector28~0_combout ;
wire \Selector28~2_combout ;
wire \result_A[3]~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \regs~4_q ;
wire \regval1_D[3]~149_combout ;
wire \regval1_D[3]~5_combout ;
wire \Add2~89_sumout ;
wire \Selector28~1_combout ;
wire \dmem~35_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dbusr[2]~31_combout ;
wire \dbusr[2]~33_combout ;
wire \dbusr[2]~35_combout ;
wire \dmem~3_q ;
wire \dbusr[2]~32_combout ;
wire \result_A[2]~29_combout ;
wire \result_M[2]~117_combout ;
wire \regs_rtl_0_bypass[15]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \regs~3feeder_combout ;
wire \regs~3_q ;
wire \regval1_D[2]~145_combout ;
wire \regval1_D[2]~6_combout ;
wire \regval1_D[2]~7_combout ;
wire \regval1_A[2]~DUPLICATE_q ;
wire \Add4~1_sumout ;
wire \Add3~1_sumout ;
wire \pcgood_A[2]~0_combout ;
wire \PC_W[4]~DUPLICATE_q ;
wire \bptable~2_combout ;
wire \bptable_rtl_0_bypass[13]~feeder_combout ;
wire \bptable~0_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a2 ;
wire \bptable~4_combout ;
wire \PC~2_combout ;
wire \Add0~1_sumout ;
wire \pcplus_A[3]~feeder_combout ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \pcgood_A[3]~4_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a3 ;
wire \bptable~5_combout ;
wire \PC~3_combout ;
wire \Add0~2 ;
wire \Add0~13_sumout ;
wire \Add4~13_sumout ;
wire \Add3~13_sumout ;
wire \pcgood_A[4]~5_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a4 ;
wire \bptable~6_combout ;
wire \PC~4_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~37_sumout ;
wire \Add3~41_sumout ;
wire \Add4~41_sumout ;
wire \pcgood_A[6]~12_combout ;
wire \pcgood_M[6]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a6 ;
wire \bptable~8_combout ;
wire \PC~6_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add3~53_sumout ;
wire \Add4~53_sumout ;
wire \pcgood_A[9]~15_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a9 ;
wire \bptable~3_combout ;
wire \PC~1_combout ;
wire \imem~13_combout ;
wire \imem~23_combout ;
wire \imem~22_combout ;
wire \imem~24_combout ;
wire \inst_D[30]~DUPLICATE_q ;
wire \Decoder1~0_combout ;
wire \Selector44~0_combout ;
wire \forw1A_D~2_combout ;
wire \Selector49~1_combout ;
wire \stall_D~3_combout ;
wire \Selector49~0_combout ;
wire \stall_D~2_combout ;
wire \stall_D~1_combout ;
wire \Selector50~0_combout ;
wire \forw1A_D~0_combout ;
wire \Selector48~0_combout ;
wire \stall_D~0_combout ;
wire \stall_D~4_combout ;
wire \stall_D~5_combout ;
wire \flushed_D~0_combout ;
wire \flushed_D~q ;
wire \flushed_A~0_combout ;
wire \flushed_A~q ;
wire \flushed_M~0_combout ;
wire \flushed_M~DUPLICATE_q ;
wire \isjump_D~0_combout ;
wire \isjump_A~q ;
wire \pcgood_A[0]~2_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a24 ;
wire \bptable~31_combout ;
wire \Equal2~12_combout ;
wire \pcpred_M[31]~feeder_combout ;
wire \Equal2~9_combout ;
wire \Equal2~11_combout ;
wire \pcpred_M[28]~feeder_combout ;
wire \Equal2~13_combout ;
wire \pcpred_M[18]~feeder_combout ;
wire \pcpred_M[20]~feeder_combout ;
wire \Equal2~10_combout ;
wire \Equal2~14_combout ;
wire \flush_A~combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a5 ;
wire \bptable~7_combout ;
wire \PC~5_combout ;
wire \imem~60_combout ;
wire \imem~87_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \selaluout_D~0_combout ;
wire \selaluout_A~DUPLICATE_q ;
wire \stall_D~6_combout ;
wire \stall_D~8_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a7 ;
wire \bptable~9_combout ;
wire \PC~7_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~65_combout ;
wire \inst_D[31]~DUPLICATE_q ;
wire \isbranch_D~0_combout ;
wire \isbranch_D~1_combout ;
wire \isbranch_A~q ;
wire \Add4~5_sumout ;
wire \Add3~5_sumout ;
wire \pcgood_A[5]~1_combout ;
wire \pcpred_A[4]~feeder_combout ;
wire \Equal2~1_combout ;
wire \pcpred_A[0]~feeder_combout ;
wire \Equal2~0_combout ;
wire \Equal2~2_combout ;
wire \PC~29_combout ;
wire \PC_D[24]~feeder_combout ;
wire \PC_M[24]~feeder_combout ;
wire \PC_D[21]~feeder_combout ;
wire \PC_D[23]~feeder_combout ;
wire \PC_A[23]~feeder_combout ;
wire \PC_A[22]~feeder_combout ;
wire \PC_D[20]~feeder_combout ;
wire \Equal0~1_combout ;
wire \PC_D[26]~feeder_combout ;
wire \PC_A[26]~feeder_combout ;
wire \PC_D[28]~feeder_combout ;
wire \PC_A[29]~feeder_combout ;
wire \PC_D[27]~feeder_combout ;
wire \PC_A[27]~feeder_combout ;
wire \Equal0~0_combout ;
wire \PC[30]~DUPLICATE_q ;
wire \PC_D[30]~feeder_combout ;
wire \PC_A[30]~feeder_combout ;
wire \PC_A[25]~feeder_combout ;
wire \PC_M[25]~feeder_combout ;
wire \Equal0~2_combout ;
wire \PC_D[16]~feeder_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \flushed_W~q ;
wire \PC_D[13]~feeder_combout ;
wire \Equal0~4_combout ;
wire \PC_D[11]~feeder_combout ;
wire \PC_A[11]~feeder_combout ;
wire \PC_A[10]~feeder_combout ;
wire \Equal0~3_combout ;
wire \Equal0~5_combout ;
wire \always1~0_combout ;
wire \bptable_rtl_0_bypass[3]~feeder_combout ;
wire \bptable~1_combout ;
wire \bptable~11_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a16 ;
wire \bptable_rtl_0_bypass[33]~feeder_combout ;
wire \bptable~21_combout ;
wire \pcpred_M[16]~feeder_combout ;
wire \Equal2~5_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a10 ;
wire \bptable~12_combout ;
wire \pcpred_M[10]~feeder_combout ;
wire \pcgood_M[11]~DUPLICATE_q ;
wire \Equal2~7_combout ;
wire \Equal2~4_combout ;
wire \pcpred_A[6]~feeder_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a8 ;
wire \bptable~10_combout ;
wire \pcpred_A[8]~feeder_combout ;
wire \pcpred_M[8]~feeder_combout ;
wire \Equal2~6_combout ;
wire \pcpred_M[13]~feeder_combout ;
wire \Equal2~3_combout ;
wire \Equal2~8_combout ;
wire \PC~10_combout ;
wire \imem~2_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \inst_D[29]~DUPLICATE_q ;
wire \Selector48~4_combout ;
wire \selpcplus_A~q ;
wire \stall_D~7_combout ;
wire \PC~8_combout ;
wire \PC~9_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \imem~83_combout ;
wire \imem~84_combout ;
wire \Selector46~0_combout ;
wire \forw2W_D~0_combout ;
wire \forw2W_D~1_combout ;
wire \forw2W_D~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a2 ;
wire \regs~36_q ;
wire \regval2_D[2]~149_combout ;
wire \regval2_D[2]~9_combout ;
wire \regval2_D[2]~10_combout ;
wire \hexes|ss0|OUT~0_combout ;
wire \hexes|ss0|OUT~1_combout ;
wire \hexes|ss0|OUT~2_combout ;
wire \hexes|ss0|OUT~3_combout ;
wire \hexes|ss0|OUT~4_combout ;
wire \hexes|ss0|OUT~5_combout ;
wire \hexes|ss0|OUT~6_combout ;
wire \hexes|ss1|OUT~0_combout ;
wire \hexes|ss1|OUT~1_combout ;
wire \hexes|ss1|OUT~2_combout ;
wire \hexes|ss1|OUT~3_combout ;
wire \hexes|ss1|OUT~4_combout ;
wire \hexes|ss1|OUT~5_combout ;
wire \hexes|ss1|OUT~6_combout ;
wire \hexes|ss2|OUT~0_combout ;
wire \hexes|ss2|OUT~1_combout ;
wire \hexes|ss2|OUT~2_combout ;
wire \hexes|ss2|OUT~3_combout ;
wire \hexes|ss2|OUT~4_combout ;
wire \hexes|ss2|OUT~5_combout ;
wire \hexes|ss2|OUT~6_combout ;
wire \hexes|ss3|OUT~0_combout ;
wire \hexes|ss3|OUT~1_combout ;
wire \hexes|ss3|OUT~2_combout ;
wire \hexes|ss3|OUT~3_combout ;
wire \hexes|ss3|OUT~4_combout ;
wire \hexes|ss3|OUT~5_combout ;
wire \hexes|ss3|OUT~6_combout ;
wire \hexes|ss4|OUT~0_combout ;
wire \hexes|ss4|OUT~1_combout ;
wire \hexes|ss4|OUT~2_combout ;
wire \hexes|ss4|OUT~3_combout ;
wire \hexes|ss4|OUT~4_combout ;
wire \hexes|ss4|OUT~5_combout ;
wire \hexes|ss4|OUT~6_combout ;
wire \hexes|hdata[21]~DUPLICATE_q ;
wire \hexes|ss5|OUT~0_combout ;
wire \hexes|ss5|OUT~1_combout ;
wire \hexes|ss5|OUT~2_combout ;
wire \hexes|ss5|OUT~3_combout ;
wire \hexes|ss5|OUT~4_combout ;
wire \hexes|ss5|OUT~5_combout ;
wire \hexes|ss5|OUT~6_combout ;
wire [31:0] PC;
wire [31:0] aluout_M;
wire [31:0] \keys|prev ;
wire [31:0] \switches|bounceTimer ;
wire [31:0] pcgood_M;
wire [31:0] pcplus_A;
wire [0:92] dmem_rtl_0_bypass;
wire [31:0] inst_D;
wire [6:0] \hexes|hdata5 ;
wire [6:0] \hexes|hdata4 ;
wire [31:0] restmp_M;
wire [6:0] \hexes|hdata3 ;
wire [6:0] \hexes|hdata2 ;
wire [31:0] regval2_A;
wire [6:0] \hexes|hdata1 ;
wire [6:0] \hexes|hdata0 ;
wire [31:0] regval1_A;
wire [23:0] \hexes|hdata ;
wire [31:0] wmemval_M;
wire [5:0] alufunc_A;
wire [31:0] off_A;
wire [31:0] pcpred_M;
wire [31:0] PC_A;
wire [5:0] wregno_A;
wire [31:0] pcplus_M;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \switches|sdata ;
wire [5:0] wregno_M;
wire [31:0] result_W;
wire [31:0] PC_M;
wire [0:44] regs_rtl_1_bypass;
wire [9:0] \leds|ldata ;
wire [5:0] wregno_W;
wire [0:44] regs_rtl_0_bypass;
wire [31:0] pcpred_A;
wire [31:0] PC_D;
wire [31:0] pcgood_W;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [31:0] pcplus_D;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [31:0] \switches|prev ;
wire [31:0] aluout_W;
wire [31:0] memout_W;
wire [0:48] bptable_rtl_0_bypass;
wire [31:0] PC_W;
wire [31:0] pcplus_W;
wire [31:0] pcpred_D;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_1|auto_generated|ram_block1a1  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_1|auto_generated|ram_block1a2  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_1|auto_generated|ram_block1a3  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_1|auto_generated|ram_block1a4  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_1|auto_generated|ram_block1a5  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_1|auto_generated|ram_block1a6  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_1|auto_generated|ram_block1a7  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_1|auto_generated|ram_block1a8  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_1|auto_generated|ram_block1a9  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_1|auto_generated|ram_block1a10  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_1|auto_generated|ram_block1a11  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_1|auto_generated|ram_block1a12  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_1|auto_generated|ram_block1a13  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_1|auto_generated|ram_block1a14  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_1|auto_generated|ram_block1a15  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_1|auto_generated|ram_block1a16  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_1|auto_generated|ram_block1a17  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_1|auto_generated|ram_block1a18  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_1|auto_generated|ram_block1a19  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_1|auto_generated|ram_block1a20  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_1|auto_generated|ram_block1a21  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_1|auto_generated|ram_block1a22  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_1|auto_generated|ram_block1a23  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_1|auto_generated|ram_block1a24  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_1|auto_generated|ram_block1a25  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_1|auto_generated|ram_block1a26  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_1|auto_generated|ram_block1a27  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_1|auto_generated|ram_block1a28  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_1|auto_generated|ram_block1a29  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_1|auto_generated|ram_block1a30  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_1|auto_generated|ram_block1a31  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \bptable_rtl_0|auto_generated|ram_block1a1  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \bptable_rtl_0|auto_generated|ram_block1a2  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \bptable_rtl_0|auto_generated|ram_block1a3  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \bptable_rtl_0|auto_generated|ram_block1a4  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \bptable_rtl_0|auto_generated|ram_block1a5  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \bptable_rtl_0|auto_generated|ram_block1a6  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \bptable_rtl_0|auto_generated|ram_block1a7  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \bptable_rtl_0|auto_generated|ram_block1a8  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \bptable_rtl_0|auto_generated|ram_block1a9  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \bptable_rtl_0|auto_generated|ram_block1a10  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \bptable_rtl_0|auto_generated|ram_block1a11  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \bptable_rtl_0|auto_generated|ram_block1a12  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \bptable_rtl_0|auto_generated|ram_block1a13  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \bptable_rtl_0|auto_generated|ram_block1a14  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \bptable_rtl_0|auto_generated|ram_block1a15  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \bptable_rtl_0|auto_generated|ram_block1a16  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \bptable_rtl_0|auto_generated|ram_block1a17  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \bptable_rtl_0|auto_generated|ram_block1a18  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \bptable_rtl_0|auto_generated|ram_block1a19  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \bptable_rtl_0|auto_generated|ram_block1a20  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \bptable_rtl_0|auto_generated|ram_block1a21  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \bptable_rtl_0|auto_generated|ram_block1a22  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \bptable_rtl_0|auto_generated|ram_block1a23  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \bptable_rtl_0|auto_generated|ram_block1a24  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \bptable_rtl_0|auto_generated|ram_block1a25  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \bptable_rtl_0|auto_generated|ram_block1a26  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \bptable_rtl_0|auto_generated|ram_block1a27  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \bptable_rtl_0|auto_generated|ram_block1a28  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \bptable_rtl_0|auto_generated|ram_block1a29  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \bptable_rtl_0|auto_generated|ram_block1a30  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \bptable_rtl_0|auto_generated|ram_block1a31  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hexes|hdata5 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hexes|hdata5 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\hexes|hdata5 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hexes|hdata5 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hexes|hdata5 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hexes|hdata5 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\hexes|hdata5 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hexes|hdata4 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hexes|hdata4 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\hexes|hdata4 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hexes|hdata4 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hexes|hdata4 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hexes|hdata4 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\hexes|hdata4 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\hexes|hdata3 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\hexes|hdata3 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\hexes|hdata3 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\hexes|hdata3 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\hexes|hdata3 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\hexes|hdata3 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\hexes|hdata3 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\hexes|hdata2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\hexes|hdata2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\hexes|hdata2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\hexes|hdata2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\hexes|hdata2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\hexes|hdata2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\hexes|hdata2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\hexes|hdata1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\hexes|hdata1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\hexes|hdata1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\hexes|hdata1 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\hexes|hdata1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\hexes|hdata1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\hexes|hdata1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\hexes|hdata0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\hexes|hdata0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\hexes|hdata0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\hexes|hdata0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\hexes|hdata0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\hexes|hdata0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\hexes|hdata0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\leds|ldata [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\leds|ldata [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\leds|ldata [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\leds|ldata [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\leds|ldata [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\leds|ldata [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\leds|ldata [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\leds|ldata [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\leds|ldata [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\leds|ldata [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "620.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 31;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 31;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 7;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "124.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X48_Y6_N23
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \pcplus_D[2]~0 (
// Equation(s):
// \pcplus_D[2]~0_combout  = ( !PC[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_D[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_D[2]~0 .extended_lut = "off";
defparam \pcplus_D[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \pcplus_D[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N18
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \stall_D~5_combout  & ( (\flush_A~combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall_D~6_combout ))) ) ) # ( !\stall_D~5_combout  & ( \flush_A~combout  ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\stall_D~6_combout ),
	.datad(!\flush_A~combout ),
	.datae(gnd),
	.dataf(!\stall_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h00FF00FF00FA00FA;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N31
dffeas \pcplus_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_D[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[2] .is_wysiwyg = "true";
defparam \pcplus_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N46
dffeas \pcplus_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N46
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[3])))) # (PC[2] & (!\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( 
// (\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((!PC[2]) # (PC[3])))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[7]~DUPLICATE_q  & ((!PC[3]))) # (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )))) # (PC[2] & (\PC[7]~DUPLICATE_q  & 
// (\PC[4]~DUPLICATE_q  & PC[3]))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & PC[3]))) # (PC[2] & (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h1008A8210203A480;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( ((!PC[2] & (!\PC[4]~DUPLICATE_q  $ (!PC[3])))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( ((PC[2] & !\PC[4]~DUPLICATE_q )) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( ((PC[2] & (!\PC[4]~DUPLICATE_q  & PC[3]))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h337373733BB3FFFF;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~42_combout  & ( ((!PC[8]) # ((!\imem~2_combout ) # (\imem~41_combout ))) # (PC[9]) ) ) # ( !\imem~42_combout  & ( (!\imem~2_combout ) # ((!PC[9] & ((!PC[8]) # (\imem~41_combout ))) # (PC[9] & (PC[8]))) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~41_combout ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'hF9FBF9FBFDFFFDFF;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N18
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \stall_D~5_combout  & ( \flush_A~combout  & ( (!\stall_D~6_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\stall_D~5_combout  & ( \flush_A~combout  ) ) # ( \stall_D~5_combout  & ( !\flush_A~combout  ) ) # ( 
// !\stall_D~5_combout  & ( !\flush_A~combout  ) )

	.dataa(!\stall_D~6_combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\stall_D~5_combout ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'hFFFFFFFFFFFFFAFA;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N56
dffeas \inst_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[0] .is_wysiwyg = "true";
defparam \inst_D[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N6
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( PC[3] & ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & (\imem~13_combout  & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) ) ) ) # ( !PC[3] & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (\imem~13_combout  & PC[2]))) ) ) ) # ( PC[3] & ( 
// !PC[5] & ( (\imem~13_combout  & (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\imem~13_combout ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000060000080408;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N3
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC[3] & ( PC[5] & ( (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!PC[2] $ (!\PC[6]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & ((!PC[2] & (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) # (PC[2] & (\PC[4]~DUPLICATE_q  & 
// \PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( PC[5] & ( (!PC[2] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[7]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )))) # (PC[2] & (((\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !PC[5] & ( (\PC[4]~DUPLICATE_q  & 
// \PC[6]~DUPLICATE_q ) ) ) ) # ( !PC[3] & ( !PC[5] & ( (!PC[2] & ((!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h8004000FC8C36081;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N9
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( PC[8] & ( \imem~38_combout  & ( (\imem~2_combout  & !PC[9]) ) ) ) # ( !PC[8] & ( \imem~38_combout  & ( (\imem~39_combout  & (\imem~2_combout  & PC[9])) ) ) ) # ( PC[8] & ( !\imem~38_combout  & ( (\imem~39_combout  & (\imem~2_combout  
// & !PC[9])) ) ) ) # ( !PC[8] & ( !\imem~38_combout  & ( (\imem~39_combout  & (\imem~2_combout  & PC[9])) ) ) )

	.dataa(!\imem~39_combout ),
	.datab(!\imem~2_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!PC[8]),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h0101101001013030;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N11
dffeas \inst_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[1] .is_wysiwyg = "true";
defparam \inst_D[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N48
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (\PC[4]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[2])))) # (PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[2])))) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & 
// (!PC[2] & ((\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) # (PC[5] & ((!\PC[4]~DUPLICATE_q  & ((!PC[2]))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & PC[2])))) ) ) ) # ( PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & ((!PC[2] & ((!\PC[4]~DUPLICATE_q 
// ))) # (PC[2] & (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) # (PC[5] & (\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & PC[2]))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h088150447A044A0C;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N33
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & !\PC[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h3030303000000000;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N24
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~29_combout  & ( (!PC[5] & (PC[3] & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0000000000600060;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \imem~2_combout  & ( \imem~30_combout  & ( !PC[9] $ (!PC[8]) ) ) ) # ( \imem~2_combout  & ( !\imem~30_combout  & ( (\imem~28_combout  & (!PC[9] & PC[8])) ) ) )

	.dataa(!\imem~28_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0000040400003C3C;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N20
dffeas \inst_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[4] .is_wysiwyg = "true";
defparam \inst_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N0
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[3] & (!PC[2] & ((!\PC[7]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) # (PC[3] & (((!\PC[7]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q 
//  & (!PC[2] & ((!\PC[7]~DUPLICATE_q ) # (!PC[3])))) # (\PC[4]~DUPLICATE_q  & (!PC[2] $ (((!PC[3]))))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (PC[3] & ((!\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( 
// !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (((\PC[7]~DUPLICATE_q  & PC[3]))))) # (PC[2] & (\PC[4]~DUPLICATE_q  & ((!PC[3]) # (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'hA58300A2A58AA8C0;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (PC[5]) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (PC[5]) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & !PC[5])) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( ((\PC[4]~DUPLICATE_q  & (PC[3] & !PC[5]))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h1F0FAF0F0FFF0FFF;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N45
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[8] & ( \imem~26_combout  & ( ((!\imem~2_combout ) # (PC[9])) # (\imem~25_combout ) ) ) ) # ( !PC[8] & ( \imem~26_combout  ) ) # ( PC[8] & ( !\imem~26_combout  & ( ((!\imem~2_combout ) # (PC[9])) # (\imem~25_combout ) ) ) ) # ( 
// !PC[8] & ( !\imem~26_combout  & ( (!\imem~2_combout ) # (!PC[9]) ) ) )

	.dataa(!\imem~25_combout ),
	.datab(!\imem~2_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!PC[8]),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'hFCFCDFDFFFFFDFDF;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N47
dffeas \inst_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[5] .is_wysiwyg = "true";
defparam \inst_D[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[3])))) # (PC[2] & (!\PC[7]~DUPLICATE_q  & ((PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[3] & 
// (!PC[2] $ (((!\PC[7]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))))) # (PC[3] & ((!PC[2] & (!\PC[7]~DUPLICATE_q )) # (PC[2] & ((\PC[4]~DUPLICATE_q ))))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[3] & (!PC[2])) # (PC[3] & 
// ((!\PC[7]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & (!PC[2] $ (((PC[3]) # (\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q ))) # (PC[2] & (((!\PC[4]~DUPLICATE_q  & !PC[3])))) ) 
// ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h5808A9C56A8D8464;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( ((!PC[2] & (!\PC[4]~DUPLICATE_q  $ (!PC[3])))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( ((PC[2] & (!\PC[4]~DUPLICATE_q  & !PC[3]))) 
// # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( ((PC[3] & (!PC[2] $ (!\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h337B73333BB3FFFF;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N57
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \imem~33_combout  & ( ((!PC[8]) # ((!\imem~2_combout ) # (\imem~32_combout ))) # (PC[9]) ) ) # ( !\imem~33_combout  & ( (!\imem~2_combout ) # ((!PC[9] & ((!PC[8]) # (\imem~32_combout ))) # (PC[9] & (PC[8]))) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!\imem~32_combout ),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hFF9BFF9BFFDFFFDF;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N59
dffeas \inst_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[3] .is_wysiwyg = "true";
defparam \inst_D[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N54
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (\imem~13_combout  & ((!PC[5]) # (!\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (\imem~13_combout  & ((!PC[5] & ((!PC[2]) # (\PC[6]~DUPLICATE_q ))) # (PC[5] & 
// (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!PC[5] & (\PC[6]~DUPLICATE_q  & (\imem~13_combout  & !PC[2]))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (\imem~13_combout  & ((!\PC[6]~DUPLICATE_q ) # ((!PC[5] & !PC[2])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\imem~13_combout ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h0E0C02000E060E0E;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N48
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] $ (((\PC[7]~DUPLICATE_q ) # (PC[5]))))) # (\PC[6]~DUPLICATE_q  & (((!\PC[7]~DUPLICATE_q  & PC[2])))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!PC[5] & (!PC[2] & 
// ((!\PC[7]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) # (PC[5] & (!\PC[7]~DUPLICATE_q  $ (((PC[2]) # (\PC[6]~DUPLICATE_q ))))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[5] $ (((!\PC[7]~DUPLICATE_q ) # (!PC[2]))))) # 
// (\PC[6]~DUPLICATE_q  & (!PC[2] $ (((PC[5] & !\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] $ (((\PC[7]~DUPLICATE_q ) # (PC[5]))))) # (\PC[6]~DUPLICATE_q  & (!PC[2] & ((\PC[7]~DUPLICATE_q ) # 
// (PC[5])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h934C6758E305807C;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC[8] & ( \imem~35_combout  & ( (!\imem~36_combout ) # ((!\imem~2_combout ) # (PC[9])) ) ) ) # ( !PC[8] & ( \imem~35_combout  & ( (!\imem~36_combout ) # ((!\imem~2_combout ) # (!PC[9])) ) ) ) # ( PC[8] & ( !\imem~35_combout  & ( 
// (!\imem~2_combout ) # (PC[9]) ) ) ) # ( !PC[8] & ( !\imem~35_combout  & ( (!\imem~36_combout ) # ((!\imem~2_combout ) # (!PC[9])) ) ) )

	.dataa(!\imem~36_combout ),
	.datab(!\imem~2_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!PC[8]),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'hFEFECFCFFEFEEFEF;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N35
dffeas \inst_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[2] .is_wysiwyg = "true";
defparam \inst_D[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( !inst_D[3] & ( !inst_D[2] & ( (!inst_D[0] & (!inst_D[1] & (!inst_D[4] & !inst_D[5]))) ) ) )

	.dataa(!inst_D[0]),
	.datab(!inst_D[1]),
	.datac(!inst_D[4]),
	.datad(!inst_D[5]),
	.datae(!inst_D[3]),
	.dataf(!inst_D[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h8000000000000000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N11
dffeas \inst_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[29] .is_wysiwyg = "true";
defparam \inst_D[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N9
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!PC[3])))) # (PC[5] & (!PC[3] $ (((\PC[7]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & 
// (\PC[4]~DUPLICATE_q  & (!PC[3] & !\PC[7]~DUPLICATE_q ))) # (PC[5] & (!\PC[4]~DUPLICATE_q  $ (!PC[3] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] & (!\PC[7]~DUPLICATE_q  & !PC[5]))) # 
// (\PC[4]~DUPLICATE_q  & ((!PC[3] & ((PC[5]))) # (PC[3] & (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[3])) # (\PC[4]~DUPLICATE_q  & (!PC[5] & ((!PC[3]) # (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h6722905440690E93;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (PC[5] & (\imem~13_combout  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (\imem~13_combout  & (!\PC[6]~DUPLICATE_q  & ((!PC[2]) # (PC[5])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & 
// ( !PC[3] & ( (!PC[5] & (\imem~13_combout  & !PC[2])) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~13_combout ),
	.datac(!PC[2]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h2020310000001100;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N3
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~2_combout  & ( (!PC[8] & (PC[9] & ((\imem~18_combout )))) # (PC[8] & (!PC[9] & ((\imem~18_combout ) # (\imem~17_combout )))) ) )

	.dataa(!PC[8]),
	.datab(!PC[9]),
	.datac(!\imem~17_combout ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0000000004660466;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N4
dffeas \inst_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[27] .is_wysiwyg = "true";
defparam \inst_D[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N5
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N24
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( !PC[2] & ( !PC[3] $ (((!PC[6]) # (!\PC[7]~DUPLICATE_q ))) ) )

	.dataa(!PC[6]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h1E1E1E1E00000000;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N0
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \imem~2_combout  & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (PC[8] & (\imem~20_combout  & !PC[9]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\imem~20_combout ),
	.datad(!PC[9]),
	.datae(!\imem~2_combout ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0000000000000200;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N1
dffeas \inst_D[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[26]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N57
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\inst_D[30]~DUPLICATE_q  & ( (!inst_D[29] & (!inst_D[27] & !\inst_D[26]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!inst_D[29]),
	.datac(!inst_D[27]),
	.datad(!\inst_D[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst_D[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'hC000C00000000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N5
dffeas \inst_D[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[27]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( \inst_D[27]~DUPLICATE_q  & ( inst_D[28] & ( (!\inst_D[29]~DUPLICATE_q  & (!\inst_D[26]~DUPLICATE_q  & (!\inst_D[30]~DUPLICATE_q  & \inst_D[31]~DUPLICATE_q ))) ) ) ) # ( !\inst_D[27]~DUPLICATE_q  & ( inst_D[28] & ( 
// (!\inst_D[30]~DUPLICATE_q  & ((!\inst_D[29]~DUPLICATE_q  & ((\inst_D[31]~DUPLICATE_q ))) # (\inst_D[29]~DUPLICATE_q  & (!\inst_D[26]~DUPLICATE_q  & !\inst_D[31]~DUPLICATE_q )))) ) ) ) # ( \inst_D[27]~DUPLICATE_q  & ( !inst_D[28] & ( 
// (!\inst_D[29]~DUPLICATE_q  & (!\inst_D[26]~DUPLICATE_q  & (\inst_D[30]~DUPLICATE_q  & !\inst_D[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[26]~DUPLICATE_q ),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!\inst_D[31]~DUPLICATE_q ),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0000080040A00080;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N6
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \Selector48~1_combout  ) # ( !\Selector48~1_combout  & ( (\Decoder1~1_combout  & (((!\Equal9~0_combout  & !inst_D[28])) # (\inst_D[31]~DUPLICATE_q ))) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(!inst_D[28]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\Selector48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h00B300B3FFFFFFFF;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Selector48~2_combout  & ( ((\Equal2~8_combout  & (\Equal2~2_combout  & \Equal2~14_combout ))) # (\flushed_M~DUPLICATE_q ) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~14_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h0000000000005557;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N1
dffeas wrreg_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always9~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N49
dffeas \inst_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24] .is_wysiwyg = "true";
defparam \inst_D[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N18
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (PC[2] & (!PC[3] $ (\PC[7]~DUPLICATE_q )))) # (PC[5] & (\PC[7]~DUPLICATE_q  & ((!PC[3]) # (!PC[2])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( 
// (!\PC[7]~DUPLICATE_q  & (!PC[2] & ((!PC[3]) # (PC[5])))) # (\PC[7]~DUPLICATE_q  & ((!PC[2]) # (!PC[5] $ (PC[3])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & ((!PC[3] & (!\PC[7]~DUPLICATE_q  & !PC[2])) # (PC[3] & 
// (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[5] & (!PC[3] & !PC[2]))) # (\PC[7]~DUPLICATE_q  & ((!PC[2]) # ((PC[5] & !PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h4F044101DF090586;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N15
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[5] & ((PC[3]))) # (PC[5] & ((!PC[3]) # (PC[2]))) ) ) # ( !\PC[4]~DUPLICATE_q  & ( ((PC[5] & PC[3])) # (PC[2]) ) )

	.dataa(!PC[5]),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h37375B5B37375B5B;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \inst_D~12 (
// Equation(s):
// \inst_D~12_combout  = ( \PC[8]~DUPLICATE_q  & ( \imem~53_combout  & ( (\imem~2_combout  & (!PC[9] & \imem~54_combout )) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( !\imem~53_combout  & ( (\imem~2_combout  & (!PC[9] & ((\imem~54_combout ) # (\imem~29_combout )))) ) 
// ) ) # ( !\PC[8]~DUPLICATE_q  & ( !\imem~53_combout  & ( (\imem~2_combout  & (PC[9] & \imem~29_combout )) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[9]),
	.datac(!\imem~29_combout ),
	.datad(!\imem~54_combout ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~12 .extended_lut = "off";
defparam \inst_D~12 .lut_mask = 64'h0101044400000044;
defparam \inst_D~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N36
cyclonev_lcell_comb \inst_D~13 (
// Equation(s):
// \inst_D~13_combout  = ( inst_D[24] & ( \inst_D~12_combout  & ( \flush_A~combout  ) ) ) # ( !inst_D[24] & ( \inst_D~12_combout  & ( (\flush_A~combout  & ((!\stall_D~5_combout ) # ((!\stall_D~6_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])))) 
// ) ) ) # ( inst_D[24] & ( !\inst_D~12_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & (\stall_D~6_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~combout ),
	.datac(!\stall_D~6_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!inst_D[24]),
	.dataf(!\inst_D~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~13 .extended_lut = "off";
defparam \inst_D~13 .lut_mask = 64'h0000000133323333;
defparam \inst_D~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \inst_D[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N42
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[9] & (PC[8] & (PC[5] & PC[2]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000000000000002;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N3
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[9] & ( PC[3] & ( (PC[5] & (!PC[8] & ((!\PC[4]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( !PC[9] & ( PC[3] & ( (PC[8] & ((!PC[5] & (PC[2] & \PC[4]~DUPLICATE_q )) # (PC[5] & (!PC[2] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !PC[3] & 
// ( (!PC[8] & ((!\PC[4]~DUPLICATE_q  & ((PC[2]))) # (\PC[4]~DUPLICATE_q  & (PC[5])))) ) ) ) # ( !PC[9] & ( !PC[3] & ( (PC[8] & (!PC[5] $ (((!PC[2]) # (!\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[2]),
	.datac(!PC[8]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0506305004025010;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N17
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N36
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( PC[2] & ( PC[3] & ( (!PC[9] & (PC[8] & (!PC[5] $ (PC[4])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0000000000002002;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N6
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[9] & (PC[8] & (PC[5] & !PC[2]))) # (PC[9] & (!PC[8] & (!PC[5] & PC[2]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!PC[9] & (PC[8] & (PC[5] & !PC[2]))) # (PC[9] & (!PC[8] & (!PC[5]))) ) ) 
// )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h4240000002400000;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N48
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~57_combout  & ( \imem~56_combout  & ( (!PC[6] & (((\PC[7]~DUPLICATE_q ) # (\imem~55_combout )))) # (PC[6] & (((!\PC[7]~DUPLICATE_q )) # (\imem~58_combout ))) ) ) ) # ( !\imem~57_combout  & ( \imem~56_combout  & ( (!PC[6] & 
// (((\imem~55_combout  & !\PC[7]~DUPLICATE_q )))) # (PC[6] & (((!\PC[7]~DUPLICATE_q )) # (\imem~58_combout ))) ) ) ) # ( \imem~57_combout  & ( !\imem~56_combout  & ( (!PC[6] & (((\PC[7]~DUPLICATE_q ) # (\imem~55_combout )))) # (PC[6] & (\imem~58_combout  & 
// ((\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\imem~57_combout  & ( !\imem~56_combout  & ( (!PC[6] & (((\imem~55_combout  & !\PC[7]~DUPLICATE_q )))) # (PC[6] & (\imem~58_combout  & ((\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\imem~58_combout ),
	.datac(!\imem~55_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~57_combout ),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N0
cyclonev_lcell_comb \inst_D~14 (
// Equation(s):
// \inst_D~14_combout  = ( \imem~2_combout  & ( \imem~59_combout  & ( (\flush_A~combout  & ((!\stall_D~5_combout ) # ((!\stall_D~7_combout ) # (inst_D[25])))) ) ) ) # ( !\imem~2_combout  & ( \imem~59_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & 
// (inst_D[25] & \stall_D~7_combout ))) ) ) ) # ( \imem~2_combout  & ( !\imem~59_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & (inst_D[25] & \stall_D~7_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\imem~59_combout  & ( (\stall_D~5_combout  & 
// (\flush_A~combout  & (inst_D[25] & \stall_D~7_combout ))) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~combout ),
	.datac(!inst_D[25]),
	.datad(!\stall_D~7_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~14 .extended_lut = "off";
defparam \inst_D~14 .lut_mask = 64'h0001000100013323;
defparam \inst_D~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N8
dffeas \inst_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[25] .is_wysiwyg = "true";
defparam \inst_D[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N27
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~29_combout  & ( (!\PC[4]~DUPLICATE_q  & (PC[2] & (!PC[3] & !PC[5]))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h0000000020002000;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!PC[2] & (\PC[7]~DUPLICATE_q  & (!PC[5] & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!PC[2] & (PC[5] & \PC[6]~DUPLICATE_q )) # (PC[2] & 
// ((!\PC[6]~DUPLICATE_q ))))) # (\PC[7]~DUPLICATE_q  & (!PC[5] & (!PC[2] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] & ((!\PC[7]~DUPLICATE_q ) # (PC[5])))) # (\PC[6]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q  & ((PC[5]))) # (\PC[7]~DUPLICATE_q  & (PC[2] & !PC[5])))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((PC[5]))) # (\PC[7]~DUPLICATE_q  & (!PC[2])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h002E8A1C64182000;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N15
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \imem~66_combout  & ( (\imem~2_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (\imem~67_combout  & !PC[8])))) ) ) # ( !\imem~66_combout  & ( (\imem~67_combout  & (\imem~2_combout  & (!PC[9] $ (!PC[8])))) ) )

	.dataa(!\imem~67_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h00140014001C001C;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N16
dffeas \inst_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[13] .is_wysiwyg = "true";
defparam \inst_D[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC[5] & ( \PC[7]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (PC[3] & ((\PC[4]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & (((PC[2] & \PC[6]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) # (PC[3] & 
// ((!\PC[6]~DUPLICATE_q  & (!PC[2])) # (\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ))))) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[2] & ((!PC[3]) # ((!\PC[6]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) # (PC[2] & (!PC[3] & ((!\PC[6]~DUPLICATE_q ) # 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (((PC[2] & PC[3])) # (\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h04CCF8E01BF80103;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N39
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[2] & !PC[5])) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (!PC[5] & (!PC[3] & ((!\PC[4]~DUPLICATE_q ) # (!PC[2])))) # (PC[5] & (!\PC[4]~DUPLICATE_q  & ((!PC[2])))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'hC8A0C8A00A000A00;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \inst_D~6 (
// Equation(s):
// \inst_D~6_combout  = ( PC[7] & ( \imem~16_combout  & ( (PC[8] & (\imem~15_combout  & (!PC[9] & \imem~2_combout ))) ) ) ) # ( !PC[7] & ( \imem~16_combout  & ( (\imem~2_combout  & ((!PC[8] & ((PC[9]))) # (PC[8] & (\imem~15_combout  & !PC[9])))) ) ) ) # ( 
// PC[7] & ( !\imem~16_combout  & ( (PC[8] & (\imem~15_combout  & (!PC[9] & \imem~2_combout ))) ) ) ) # ( !PC[7] & ( !\imem~16_combout  & ( (PC[8] & (\imem~15_combout  & (!PC[9] & \imem~2_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~15_combout ),
	.datac(!PC[9]),
	.datad(!\imem~2_combout ),
	.datae(!PC[7]),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~6 .extended_lut = "off";
defparam \inst_D~6 .lut_mask = 64'h00100010001A0010;
defparam \inst_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \inst_D~7 (
// Equation(s):
// \inst_D~7_combout  = ( \inst_D[19]~DUPLICATE_q  & ( \inst_D~6_combout  & ( \flush_A~combout  ) ) ) # ( !\inst_D[19]~DUPLICATE_q  & ( \inst_D~6_combout  & ( (\flush_A~combout  & ((!\stall_D~5_combout ) # ((!\stall_D~6_combout ) # 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) ) ) # ( \inst_D[19]~DUPLICATE_q  & ( !\inst_D~6_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & (\stall_D~6_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~combout ),
	.datac(!\stall_D~6_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\inst_D[19]~DUPLICATE_q ),
	.dataf(!\inst_D~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~7 .extended_lut = "off";
defparam \inst_D~7 .lut_mask = 64'h0000000133323333;
defparam \inst_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N34
dffeas \inst_D[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[19]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N21
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \inst_D[19]~DUPLICATE_q  & ( (!\Decoder1~0_combout ) # (inst_D[13]) ) ) # ( !\inst_D[19]~DUPLICATE_q  & ( (inst_D[13] & \Decoder1~0_combout ) ) )

	.dataa(!inst_D[13]),
	.datab(!\Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h11111111DDDDDDDD;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \wregno_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N6
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC[5] & ( \PC[4]~DUPLICATE_q  & ( (\imem~13_combout  & !\PC[6]~DUPLICATE_q ) ) ) ) # ( !PC[5] & ( \PC[4]~DUPLICATE_q  & ( (PC[2] & (!PC[3] & (\imem~13_combout  & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !\PC[4]~DUPLICATE_q  & ( 
// (PC[2] & (\imem~13_combout  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[5] & ( !\PC[4]~DUPLICATE_q  & ( (\imem~13_combout  & ((!PC[2] & (!PC[3] $ (!\PC[6]~DUPLICATE_q ))) # (PC[2] & (!PC[3] & !\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[3]),
	.datac(!\imem~13_combout ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0608050004000F00;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N45
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC[2] & ( PC[3] & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) # (PC[5] & (\PC[4]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( PC[3] & ( 
// (!\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & ((PC[5]))))) # (\PC[6]~DUPLICATE_q  & (PC[5] & (!\PC[4]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & 
// ((!\PC[6]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & PC[5])))) # (\PC[4]~DUPLICATE_q  & (!PC[5] $ (((!\PC[6]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & 
// (((PC[5]) # (\PC[7]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!PC[5] $ (((!\PC[6]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h3AEF186D405E6954;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N30
cyclonev_lcell_comb \inst_D~4 (
// Equation(s):
// \inst_D~4_combout  = ( \imem~2_combout  & ( (!PC[8] & (PC[9] & (\imem~14_combout ))) # (PC[8] & (!PC[9] & ((\imem~12_combout ) # (\imem~14_combout )))) ) )

	.dataa(!PC[8]),
	.datab(!PC[9]),
	.datac(!\imem~14_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~4 .extended_lut = "off";
defparam \inst_D~4 .lut_mask = 64'h0000000006460646;
defparam \inst_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N39
cyclonev_lcell_comb \inst_D~5 (
// Equation(s):
// \inst_D~5_combout  = ( \inst_D[18]~DUPLICATE_q  & ( \inst_D~4_combout  & ( \flush_A~combout  ) ) ) # ( !\inst_D[18]~DUPLICATE_q  & ( \inst_D~4_combout  & ( (\flush_A~combout  & ((!\stall_D~5_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # 
// (!\stall_D~6_combout )))) ) ) ) # ( \inst_D[18]~DUPLICATE_q  & ( !\inst_D~4_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall_D~6_combout ))) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall_D~6_combout ),
	.datae(!\inst_D[18]~DUPLICATE_q ),
	.dataf(!\inst_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~5 .extended_lut = "off";
defparam \inst_D~5 .lut_mask = 64'h0000000133323333;
defparam \inst_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \inst_D[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[18]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N15
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[9] & ( (PC[6] & PC[5]) ) ) # ( !PC[9] )

	.dataa(!PC[6]),
	.datab(!PC[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'hFFFFFFFF11111111;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N54
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[6] & ( PC[5] & ( ((!PC[3] & (!PC[4] & !PC[2]))) # (PC[9]) ) ) ) # ( !PC[6] & ( PC[5] & ( ((!PC[2] & ((PC[4]) # (PC[3])))) # (PC[9]) ) ) ) # ( PC[6] & ( !PC[5] & ( ((!PC[3] & (!PC[4] $ (PC[2]))) # (PC[3] & (!PC[4] & PC[2]))) # 
// (PC[9]) ) ) ) # ( !PC[6] & ( !PC[5] & ( ((!PC[2] & ((!PC[3]) # (PC[4])))) # (PC[9]) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!PC[9]),
	.datad(!PC[2]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'hBF0F8F6F7F0F8F0F;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N18
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( PC[5] & ( PC[3] & ( (!PC[2]) # (PC[9]) ) ) ) # ( !PC[5] & ( PC[3] & ( ((!PC[4] & ((!PC[6]) # (PC[2])))) # (PC[9]) ) ) ) # ( PC[5] & ( !PC[3] & ( (!PC[6] $ (((!PC[4]) # (!PC[2])))) # (PC[9]) ) ) ) # ( !PC[5] & ( !PC[3] & ( ((PC[6] & 
// (!PC[4] $ (PC[2])))) # (PC[9]) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!PC[6]),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h5D575F7DD5DDFF55;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N30
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~69_combout  & ( (!\imem~2_combout ) # (((\imem~70_combout  & !\PC[8]~DUPLICATE_q )) # (\imem~71_combout )) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~69_combout  & ( ((!\imem~2_combout ) # 
// (\PC[8]~DUPLICATE_q )) # (\imem~70_combout ) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\imem~69_combout  & ( (!\imem~2_combout ) # (((\imem~70_combout  & !\PC[8]~DUPLICATE_q )) # (\imem~71_combout )) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~69_combout  & ( 
// (!\imem~2_combout ) # ((\imem~70_combout  & !\PC[8]~DUPLICATE_q )) ) ) )

	.dataa(!\imem~70_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~71_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'hDCDCDCFFDFDFDCFF;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N31
dffeas \inst_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~72_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[12] .is_wysiwyg = "true";
defparam \inst_D[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N24
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( inst_D[12] & ( (\inst_D[18]~DUPLICATE_q ) # (\Decoder1~0_combout ) ) ) # ( !inst_D[12] & ( (!\Decoder1~0_combout  & \inst_D[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(!\inst_D[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N26
dffeas \wregno_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N27
cyclonev_lcell_comb \forw1A_D~3 (
// Equation(s):
// \forw1A_D~3_combout  = ( \wregno_A[4]~DUPLICATE_q  & ( (\inst_D[24]~DUPLICATE_q  & (!inst_D[25] $ (\wregno_A[5]~DUPLICATE_q ))) ) ) # ( !\wregno_A[4]~DUPLICATE_q  & ( (!\inst_D[24]~DUPLICATE_q  & (!inst_D[25] $ (\wregno_A[5]~DUPLICATE_q ))) ) )

	.dataa(!\inst_D[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!inst_D[25]),
	.datad(!\wregno_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\wregno_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~3 .extended_lut = "off";
defparam \forw1A_D~3 .lut_mask = 64'hA00AA00A50055005;
defparam \forw1A_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N54
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( PC[9] & ( (!PC[6] & (!PC[8] & ((PC[2]) # (\PC[4]~DUPLICATE_q )))) ) ) # ( !PC[9] & ( (PC[6] & (!\PC[4]~DUPLICATE_q  & (PC[8] & !PC[2]))) ) )

	.dataa(!PC[6]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[8]),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0400040020A020A0;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N39
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[5] & ( PC[9] & ( (PC[2] & (\PC[4]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & !PC[6]))) ) ) ) # ( !PC[5] & ( PC[9] & ( (PC[2] & (!\PC[4]~DUPLICATE_q  & !\PC[8]~DUPLICATE_q )) ) ) ) # ( PC[5] & ( !PC[9] & ( (!PC[2] & 
// (!\PC[4]~DUPLICATE_q  & \PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[5] & ( !PC[9] & ( (\PC[8]~DUPLICATE_q  & ((!PC[2] & (!\PC[4]~DUPLICATE_q  & PC[6])) # (PC[2] & (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[5]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h0109080840401000;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N12
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = (!PC[2] & (\PC[8]~DUPLICATE_q  & (!PC[6] $ (PC[5]))))

	.dataa(!PC[6]),
	.datab(!PC[5]),
	.datac(!PC[2]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h0090009000900090;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N18
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~48_combout  & ( (!\PC[7]~DUPLICATE_q  & (((\imem~47_combout )))) # (\PC[7]~DUPLICATE_q  & (!PC[9] & (!\PC[4]~DUPLICATE_q ))) ) ) # ( !\imem~48_combout  & ( (!\PC[7]~DUPLICATE_q  & \imem~47_combout ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~47_combout ),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h00F000F008F808F8;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N12
cyclonev_lcell_comb \inst_D~8 (
// Equation(s):
// \inst_D~8_combout  = ( PC[5] & ( \imem~49_combout  & ( (\imem~2_combout  & ((!PC[3]) # ((!\PC[7]~DUPLICATE_q  & \imem~50_combout )))) ) ) ) # ( !PC[5] & ( \imem~49_combout  & ( (!PC[3] & \imem~2_combout ) ) ) ) # ( PC[5] & ( !\imem~49_combout  & ( (PC[3] 
// & (!\PC[7]~DUPLICATE_q  & (\imem~2_combout  & \imem~50_combout ))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~50_combout ),
	.datae(!PC[5]),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~8 .extended_lut = "off";
defparam \inst_D~8 .lut_mask = 64'h000000040A0A0A0E;
defparam \inst_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N18
cyclonev_lcell_comb \inst_D~9 (
// Equation(s):
// \inst_D~9_combout  = ( \stall_D~5_combout  & ( \flush_A~combout  & ( (!\stall_D~6_combout  & (((\inst_D~8_combout )))) # (\stall_D~6_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\inst_D~8_combout ))) # 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (inst_D[20])))) ) ) ) # ( !\stall_D~5_combout  & ( \flush_A~combout  & ( \inst_D~8_combout  ) ) )

	.dataa(!inst_D[20]),
	.datab(!\inst_D~8_combout ),
	.datac(!\stall_D~6_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\stall_D~5_combout ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~9 .extended_lut = "off";
defparam \inst_D~9 .lut_mask = 64'h0000000033333335;
defparam \inst_D~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N46
dffeas \inst_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[20] .is_wysiwyg = "true";
defparam \inst_D[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N36
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \PC[6]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q ) # (PC[5]) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h3333333377777777;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N57
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC[7]~DUPLICATE_q  & ( (!PC[6] & (PC[3] & PC[5])) # (PC[6] & (!PC[3])) ) ) # ( !\PC[7]~DUPLICATE_q  & ( (PC[5] & ((PC[3]) # (PC[6]))) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h005F005F505A505A;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N21
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = (!PC[9] & (!\PC[4]~DUPLICATE_q  & (\imem~75_combout  & !PC[2])))

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\imem~75_combout ),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0800080008000800;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N30
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \imem~76_combout  ) # ( !\imem~76_combout  & ( (!\imem~2_combout ) # ((!\PC[8]~DUPLICATE_q  & ((!PC[9]) # (\imem~82_combout ))) # (\PC[8]~DUPLICATE_q  & ((PC[9])))) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~82_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hEEDFEEDFFFFFFFFF;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N31
dffeas \inst_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[11] .is_wysiwyg = "true";
defparam \inst_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N30
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( !PC[6] & ( PC[3] & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & (PC[2] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !PC[3] & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & (PC[2] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000020002000000;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N42
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[2] & ( PC[3] & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & (!PC[6] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( PC[3] & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & (PC[6] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0000000000020020;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( PC[6] & ( !PC[3] & ( (PC[8] & (!PC[9] & (PC[2] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[9]),
	.datac(!PC[2]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000000400000000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (PC[9] & (!\PC[8]~DUPLICATE_q  & ((!PC[3]) # (!PC[2])))) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( (PC[9] & (PC[3] & !\PC[8]~DUPLICATE_q )) ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (PC[9] & 
// (PC[3] & (!PC[2] & !\PC[8]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (PC[9] & (PC[3] & (PC[2] & !\PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0100100011005400;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~9_combout  & ( \imem~7_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout ))) ) ) ) # ( !\imem~9_combout  & ( \imem~7_combout  & ( (!PC[5] & (((!\PC[7]~DUPLICATE_q ) # 
// (\imem~8_combout )))) # (PC[5] & (\imem~10_combout  & (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \imem~9_combout  & ( !\imem~7_combout  & ( (!PC[5] & (((\PC[7]~DUPLICATE_q  & \imem~8_combout )))) # (PC[5] & (((!\PC[7]~DUPLICATE_q )) # (\imem~10_combout ))) ) ) ) # 
// ( !\imem~9_combout  & ( !\imem~7_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~10_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \inst_D~3 (
// Equation(s):
// \inst_D~3_combout  = ( \imem~2_combout  & ( \imem~11_combout  & ( (\flush_A~combout  & ((!\stall_D~7_combout ) # ((!\stall_D~5_combout ) # (inst_D[16])))) ) ) ) # ( !\imem~2_combout  & ( \imem~11_combout  & ( (\flush_A~combout  & (\stall_D~7_combout  & 
// (inst_D[16] & \stall_D~5_combout ))) ) ) ) # ( \imem~2_combout  & ( !\imem~11_combout  & ( (\flush_A~combout  & (\stall_D~7_combout  & (inst_D[16] & \stall_D~5_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\imem~11_combout  & ( (\flush_A~combout  & 
// (\stall_D~7_combout  & (inst_D[16] & \stall_D~5_combout ))) ) ) )

	.dataa(!\flush_A~combout ),
	.datab(!\stall_D~7_combout ),
	.datac(!inst_D[16]),
	.datad(!\stall_D~5_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~3 .extended_lut = "off";
defparam \inst_D~3 .lut_mask = 64'h0001000100015545;
defparam \inst_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N13
dffeas \inst_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[16] .is_wysiwyg = "true";
defparam \inst_D[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( inst_D[16] & ( (!\Decoder1~0_combout ) # (inst_D[11]) ) ) # ( !inst_D[16] & ( (\Decoder1~0_combout  & inst_D[11]) ) )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(!inst_D[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \wregno_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[2] .is_wysiwyg = "true";
defparam \wregno_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N54
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[2]))) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (((!PC[2])))) # (\PC[4]~DUPLICATE_q  & (!PC[5] & 
// (!\PC[7]~DUPLICATE_q  & PC[2]))) ) ) ) # ( PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & (!\PC[4]~DUPLICATE_q  & !PC[2])) ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[5] & ((!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & !PC[2])) # (\PC[4]~DUPLICATE_q  
// & ((PC[2]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h200A5000F0084000;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N12
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( !PC[9] & ( (\PC[8]~DUPLICATE_q  & (\imem~2_combout  & \imem~86_combout )) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h0101010100000000;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \inst_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[8] .is_wysiwyg = "true";
defparam \inst_D[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[5] & ( PC[3] & ( (!PC[2] & (((!\PC[6]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # (PC[7]))) # (PC[2] & (\PC[4]~DUPLICATE_q  & ((!PC[7]) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & 
// (\PC[4]~DUPLICATE_q  & ((!PC[2]) # (!PC[7])))) # (\PC[6]~DUPLICATE_q  & (((PC[7] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (!PC[7] & ((!PC[2]) # (\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q 
//  $ (((PC[2] & PC[7]))))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (!PC[2] & (((!PC[7] & \PC[4]~DUPLICATE_q )))) # (PC[2] & ((!\PC[6]~DUPLICATE_q  & (!PC[7] $ (\PC[4]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (PC[7] & !\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h41A4B0C903C88A5B;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[3] & ( (!PC[7] & PC[9]) ) ) # ( !PC[3] & ( (!PC[7] & (PC[9] & ((!\PC[6]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) )

	.dataa(!PC[7]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h080A080A0A0A0A0A;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (PC[5] & \PC[6]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( PC[5] ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (PC[5] & ((PC[2]) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  
// & ( !PC[3] & ( (PC[5] & ((PC[2]) # (\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h1515151555551111;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~1_combout  & ( PC[9] ) ) # ( !\imem~1_combout  & ( PC[9] & ( ((!\imem~3_combout ) # (!\imem~2_combout )) # (PC[8]) ) ) ) # ( \imem~1_combout  & ( !PC[9] & ( (!PC[8]) # ((!\imem~2_combout ) # (\imem~0_combout )) ) ) ) # ( 
// !\imem~1_combout  & ( !PC[9] & ( (!PC[8]) # ((!\imem~2_combout ) # ((\imem~0_combout  & !\imem~3_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~0_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\imem~1_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'hFFBAFFBBFFF5FFFF;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N57
cyclonev_lcell_comb \inst_D~0 (
// Equation(s):
// \inst_D~0_combout  = ( inst_D[14] & ( \imem~4_combout  & ( \flush_A~combout  ) ) ) # ( !inst_D[14] & ( \imem~4_combout  & ( (\flush_A~combout  & ((!\stall_D~5_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall_D~6_combout )))) ) ) ) # 
// ( inst_D[14] & ( !\imem~4_combout  & ( (\stall_D~5_combout  & (\flush_A~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall_D~6_combout ))) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall_D~6_combout ),
	.datae(!inst_D[14]),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~0 .extended_lut = "off";
defparam \inst_D~0 .lut_mask = 64'h0000000133323333;
defparam \inst_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N40
dffeas \inst_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[14] .is_wysiwyg = "true";
defparam \inst_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( inst_D[14] & ( (!\Decoder1~0_combout ) # (inst_D[8]) ) ) # ( !inst_D[14] & ( (\Decoder1~0_combout  & inst_D[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~0_combout ),
	.datad(!inst_D[8]),
	.datae(gnd),
	.dataf(!inst_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N4
dffeas \wregno_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[0] .is_wysiwyg = "true";
defparam \wregno_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N0
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \imem~13_combout  & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[2] & !PC[5])) # (\PC[4]~DUPLICATE_q  & (!PC[2] $ (!PC[5]))))) ) ) ) # ( \imem~13_combout  & ( !PC[3] & ( (!PC[5] & ((!\PC[4]~DUPLICATE_q  & (!PC[2] 
// & !\PC[6]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (PC[2] & \PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\imem~13_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0000801000009400;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \PC[4]~DUPLICATE_q  & ( \Add0~1_sumout  & ( (\PC[6]~DUPLICATE_q  & ((!PC[3] & (PC[5] & PC[2])) # (PC[3] & (!PC[5] $ (!PC[2]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \Add0~1_sumout  & ( (\PC[6]~DUPLICATE_q  & ((!PC[3] & (PC[5] & 
// PC[2])) # (PC[3] & (!PC[5] & !PC[2])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\Add0~1_sumout  & ( (\PC[6]~DUPLICATE_q  & ((!PC[3] & (PC[5] & PC[2])) # (PC[3] & (!PC[5] $ (!PC[2]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\Add0~1_sumout  & ( 
// (!\PC[6]~DUPLICATE_q  & (((PC[5])))) # (\PC[6]~DUPLICATE_q  & ((!PC[3] & (PC[5] & PC[2])) # (PC[3] & (!PC[5] & !PC[2])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h1C0E011210020112;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \inst_D~10 (
// Equation(s):
// \inst_D~10_combout  = ( \imem~52_combout  & ( \imem~51_combout  & ( (\imem~2_combout  & (!\PC[8]~DUPLICATE_q  $ (!PC[9]))) ) ) ) # ( !\imem~52_combout  & ( \imem~51_combout  & ( (PC[7] & (\PC[8]~DUPLICATE_q  & (!PC[9] & \imem~2_combout ))) ) ) ) # ( 
// \imem~52_combout  & ( !\imem~51_combout  & ( (\imem~2_combout  & (!\PC[8]~DUPLICATE_q  $ (!PC[9]))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\imem~2_combout ),
	.datae(!\imem~52_combout ),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~10 .extended_lut = "off";
defparam \inst_D~10 .lut_mask = 64'h0000003C0010003C;
defparam \inst_D~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \inst_D~11 (
// Equation(s):
// \inst_D~11_combout  = ( \flush_A~combout  & ( \stall_D~5_combout  & ( (!\stall_D~6_combout  & (((\inst_D~10_combout )))) # (\stall_D~6_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\inst_D~10_combout ))) # 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (inst_D[21])))) ) ) ) # ( \flush_A~combout  & ( !\stall_D~5_combout  & ( \inst_D~10_combout  ) ) )

	.dataa(!inst_D[21]),
	.datab(!\stall_D~6_combout ),
	.datac(!\inst_D~10_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_A~combout ),
	.dataf(!\stall_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~11 .extended_lut = "off";
defparam \inst_D~11 .lut_mask = 64'h00000F0F00000F1D;
defparam \inst_D~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N5
dffeas \inst_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[21] .is_wysiwyg = "true";
defparam \inst_D[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \forw1A_D~1 (
// Equation(s):
// \forw1A_D~1_combout  = ( wregno_A[0] & ( inst_D[21] & ( (wregno_A[1] & (inst_D[20] & !wregno_A[2])) ) ) ) # ( !wregno_A[0] & ( inst_D[21] & ( (wregno_A[1] & (!inst_D[20] & !wregno_A[2])) ) ) ) # ( wregno_A[0] & ( !inst_D[21] & ( (!wregno_A[1] & 
// (inst_D[20] & !wregno_A[2])) ) ) ) # ( !wregno_A[0] & ( !inst_D[21] & ( (!wregno_A[1] & (!inst_D[20] & !wregno_A[2])) ) ) )

	.dataa(!wregno_A[1]),
	.datab(gnd),
	.datac(!inst_D[20]),
	.datad(!wregno_A[2]),
	.datae(!wregno_A[0]),
	.dataf(!inst_D[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~1 .extended_lut = "off";
defparam \forw1A_D~1 .lut_mask = 64'hA0000A0050000500;
defparam \forw1A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N3
cyclonev_lcell_comb forw1A_D(
// Equation(s):
// \forw1A_D~combout  = ( \forw1A_D~3_combout  & ( \forw1A_D~1_combout  & ( (\wrreg_A~q  & !wregno_A[3]) ) ) )

	.dataa(gnd),
	.datab(!\wrreg_A~q ),
	.datac(!wregno_A[3]),
	.datad(gnd),
	.datae(!\forw1A_D~3_combout ),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1A_D.extended_lut = "off";
defparam forw1A_D.lut_mask = 64'h0000000000003030;
defparam forw1A_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N49
dffeas flushed_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_M.is_wysiwyg = "true";
defparam flushed_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N51
cyclonev_lcell_comb \wrreg_M~0 (
// Equation(s):
// \wrreg_M~0_combout  = ( \flushed_M~q  & ( \wrreg_A~q  ) ) # ( !\flushed_M~q  & ( (\Equal2~14_combout  & (\Equal2~8_combout  & (\Equal2~2_combout  & \wrreg_A~q ))) ) )

	.dataa(!\Equal2~14_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\wrreg_A~q ),
	.datae(gnd),
	.dataf(!\flushed_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_M~0 .extended_lut = "off";
defparam \wrreg_M~0 .lut_mask = 64'h0001000100FF00FF;
defparam \wrreg_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N52
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N50
dffeas \wregno_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[0] .is_wysiwyg = "true";
defparam \wregno_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \wregno_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2] .is_wysiwyg = "true";
defparam \wregno_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \forw1M_D~0 (
// Equation(s):
// \forw1M_D~0_combout  = ( inst_D[21] & ( (!wregno_M[2] & (wregno_M[1] & (!wregno_M[0] $ (inst_D[20])))) ) ) # ( !inst_D[21] & ( (!wregno_M[2] & (!wregno_M[1] & (!wregno_M[0] $ (inst_D[20])))) ) )

	.dataa(!wregno_M[0]),
	.datab(!wregno_M[2]),
	.datac(!inst_D[20]),
	.datad(!wregno_M[1]),
	.datae(gnd),
	.dataf(!inst_D[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~0 .extended_lut = "off";
defparam \forw1M_D~0 .lut_mask = 64'h8400840000840084;
defparam \forw1M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N41
dffeas \wregno_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3] .is_wysiwyg = "true";
defparam \wregno_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \wregno_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4] .is_wysiwyg = "true";
defparam \wregno_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \wregno_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4] .is_wysiwyg = "true";
defparam \wregno_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N22
dffeas \wregno_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[5] .is_wysiwyg = "true";
defparam \wregno_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N14
dffeas \wregno_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5] .is_wysiwyg = "true";
defparam \wregno_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N57
cyclonev_lcell_comb \forw1M_D~1 (
// Equation(s):
// \forw1M_D~1_combout  = ( inst_D[24] & ( (wregno_M[4] & (!inst_D[25] $ (wregno_M[5]))) ) ) # ( !inst_D[24] & ( (!wregno_M[4] & (!inst_D[25] $ (wregno_M[5]))) ) )

	.dataa(!wregno_M[4]),
	.datab(gnd),
	.datac(!inst_D[25]),
	.datad(!wregno_M[5]),
	.datae(gnd),
	.dataf(!inst_D[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~1 .extended_lut = "off";
defparam \forw1M_D~1 .lut_mask = 64'hA00AA00A50055005;
defparam \forw1M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N21
cyclonev_lcell_comb forw1M_D(
// Equation(s):
// \forw1M_D~combout  = ( \forw1M_D~1_combout  & ( (\wrreg_M~q  & (\forw1M_D~0_combout  & !wregno_M[3])) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\forw1M_D~0_combout ),
	.datad(!wregno_M[3]),
	.datae(gnd),
	.dataf(!\forw1M_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1M_D.extended_lut = "off";
defparam forw1M_D.lut_mask = 64'h0000000003000300;
defparam forw1M_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N58
dffeas \inst_D[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \inst_D[29]~DUPLICATE_q  & ( (!\inst_D[30]~DUPLICATE_q  & !\inst_D[31]~DUPLICATE_q ) ) ) # ( !\inst_D[29]~DUPLICATE_q  & ( (!\inst_D[30]~DUPLICATE_q  & (!\inst_D[31]~DUPLICATE_q  & \inst_D[3]~DUPLICATE_q )) ) )

	.dataa(!\inst_D[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst_D[31]~DUPLICATE_q ),
	.datad(!\inst_D[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst_D[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h00A000A0A0A0A0A0;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N34
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N10
dffeas \inst_D[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( inst_D[27] & ( (!\inst_D[30]~DUPLICATE_q  & (!\inst_D[29]~DUPLICATE_q  $ (!\inst_D[31]~DUPLICATE_q ))) ) ) # ( !inst_D[27] & ( (\inst_D[1]~DUPLICATE_q  & (!\inst_D[30]~DUPLICATE_q  & (!\inst_D[29]~DUPLICATE_q  & 
// !\inst_D[31]~DUPLICATE_q ))) ) )

	.dataa(!\inst_D[1]~DUPLICATE_q ),
	.datab(!\inst_D[30]~DUPLICATE_q ),
	.datac(!\inst_D[29]~DUPLICATE_q ),
	.datad(!\inst_D[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h400040000CC00CC0;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \inst_D[31]~DUPLICATE_q  & ( inst_D[28] ) ) # ( !\inst_D[31]~DUPLICATE_q  & ( inst_D[28] ) ) # ( !\inst_D[31]~DUPLICATE_q  & ( !inst_D[28] & ( (!\inst_D[29]~DUPLICATE_q  & (!inst_D[27] & inst_D[2])) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!inst_D[27]),
	.datad(!inst_D[2]),
	.datae(!\inst_D[31]~DUPLICATE_q ),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h00A00000FFFFFFFF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N40
dffeas \alufunc_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N54
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( inst_D[27] & ( \inst_D[26]~DUPLICATE_q  ) ) # ( !inst_D[27] & ( ((!inst_D[29] & (inst_D[0] & !\inst_D[31]~DUPLICATE_q ))) # (\inst_D[26]~DUPLICATE_q ) ) )

	.dataa(!\inst_D[26]~DUPLICATE_q ),
	.datab(!inst_D[29]),
	.datac(!inst_D[0]),
	.datad(!\inst_D[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h5D555D5555555555;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N55
dffeas \alufunc_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[1] & !\alufunc_A[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(gnd),
	.datad(!\alufunc_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hCC00CC0000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \inst_D[27]~DUPLICATE_q  & ( \inst_D[26]~DUPLICATE_q  & ( (!\inst_D[29]~DUPLICATE_q ) # (((inst_D[28]) # (\inst_D[30]~DUPLICATE_q )) # (\inst_D[31]~DUPLICATE_q )) ) ) ) # ( !\inst_D[27]~DUPLICATE_q  & ( \inst_D[26]~DUPLICATE_q  & ( 
// (!\inst_D[29]~DUPLICATE_q ) # (((inst_D[28]) # (\inst_D[30]~DUPLICATE_q )) # (\inst_D[31]~DUPLICATE_q )) ) ) ) # ( \inst_D[27]~DUPLICATE_q  & ( !\inst_D[26]~DUPLICATE_q  & ( (!\inst_D[29]~DUPLICATE_q ) # (((inst_D[28]) # (\inst_D[30]~DUPLICATE_q )) # 
// (\inst_D[31]~DUPLICATE_q )) ) ) ) # ( !\inst_D[27]~DUPLICATE_q  & ( !\inst_D[26]~DUPLICATE_q  & ( ((inst_D[28]) # (\inst_D[30]~DUPLICATE_q )) # (\inst_D[31]~DUPLICATE_q ) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!inst_D[28]),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!\inst_D[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h3FFFBFFFBFFFBFFF;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas aluimm_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam aluimm_A.is_wysiwyg = "true";
defparam aluimm_A.power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \aluimm_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_A~DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N47
dffeas \off_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[3] .is_wysiwyg = "true";
defparam \off_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N3
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[5] & ( PC[3] & ( (PC[2] & (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[7])))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (((PC[2] & PC[7])))) # (\PC[6]~DUPLICATE_q  & (((!PC[2] & !PC[7])) # (\PC[4]~DUPLICATE_q 
// ))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (PC[7] & (!PC[2] $ (\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!PC[2] $ (!PC[7])))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (PC[2] & 
// ((!\PC[6]~DUPLICATE_q ) # (!PC[7])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h222001860D352030;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N30
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[3]) # ((PC[2]) # (PC[5])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[2]) # (PC[5]) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[5]) # (PC[3]) 
// ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[3] & !PC[5]) ) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h30303F3FFF0FCFFF;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N48
cyclonev_lcell_comb \inst_D~1 (
// Equation(s):
// \inst_D~1_combout  = ( !\imem~5_combout  & ( \imem~6_combout  & ( (PC[8] & (\imem~2_combout  & !PC[9])) ) ) ) # ( \imem~5_combout  & ( !\imem~6_combout  & ( (!PC[8] & (!\PC[7]~DUPLICATE_q  & (\imem~2_combout  & PC[9]))) ) ) ) # ( !\imem~5_combout  & ( 
// !\imem~6_combout  & ( (\imem~2_combout  & ((!PC[8] & (!\PC[7]~DUPLICATE_q  & PC[9])) # (PC[8] & ((!PC[9]))))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~2_combout ),
	.datad(!PC[9]),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~1 .extended_lut = "off";
defparam \inst_D~1 .lut_mask = 64'h0508000805000000;
defparam \inst_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N54
cyclonev_lcell_comb \inst_D~2 (
// Equation(s):
// \inst_D~2_combout  = ( \stall_D~5_combout  & ( \flush_A~combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\inst_D~1_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall_D~6_combout  & ((!\inst_D~1_combout ))) # 
// (\stall_D~6_combout  & (inst_D[15])))) ) ) ) # ( !\stall_D~5_combout  & ( \flush_A~combout  & ( !\inst_D~1_combout  ) ) )

	.dataa(!inst_D[15]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall_D~6_combout ),
	.datad(!\inst_D~1_combout ),
	.datae(!\stall_D~5_combout ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~2 .extended_lut = "off";
defparam \inst_D~2 .lut_mask = 64'h00000000FF00FD01;
defparam \inst_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \inst_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[15] .is_wysiwyg = "true";
defparam \inst_D[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \forw2A_D~0 (
// Equation(s):
// \forw2A_D~0_combout  = ( wregno_A[1] & ( inst_D[16] & ( (wregno_A[2] & (inst_D[15] & (!inst_D[14] $ (wregno_A[0])))) ) ) ) # ( !wregno_A[1] & ( inst_D[16] & ( (wregno_A[2] & (!inst_D[15] & (!inst_D[14] $ (wregno_A[0])))) ) ) ) # ( wregno_A[1] & ( 
// !inst_D[16] & ( (!wregno_A[2] & (inst_D[15] & (!inst_D[14] $ (wregno_A[0])))) ) ) ) # ( !wregno_A[1] & ( !inst_D[16] & ( (!wregno_A[2] & (!inst_D[15] & (!inst_D[14] $ (wregno_A[0])))) ) ) )

	.dataa(!wregno_A[2]),
	.datab(!inst_D[14]),
	.datac(!wregno_A[0]),
	.datad(!inst_D[15]),
	.datae(!wregno_A[1]),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~0 .extended_lut = "off";
defparam \forw2A_D~0 .lut_mask = 64'h8200008241000041;
defparam \forw2A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N35
dffeas \inst_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[19] .is_wysiwyg = "true";
defparam \inst_D[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \forw2A_D~1 (
// Equation(s):
// \forw2A_D~1_combout  = ( \inst_D[18]~DUPLICATE_q  & ( inst_D[19] & ( (\wregno_A[4]~DUPLICATE_q  & \wregno_A[5]~DUPLICATE_q ) ) ) ) # ( !\inst_D[18]~DUPLICATE_q  & ( inst_D[19] & ( (!\wregno_A[4]~DUPLICATE_q  & \wregno_A[5]~DUPLICATE_q ) ) ) ) # ( 
// \inst_D[18]~DUPLICATE_q  & ( !inst_D[19] & ( (\wregno_A[4]~DUPLICATE_q  & !\wregno_A[5]~DUPLICATE_q ) ) ) ) # ( !\inst_D[18]~DUPLICATE_q  & ( !inst_D[19] & ( (!\wregno_A[4]~DUPLICATE_q  & !\wregno_A[5]~DUPLICATE_q ) ) ) )

	.dataa(!\wregno_A[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wregno_A[5]~DUPLICATE_q ),
	.datae(!\inst_D[18]~DUPLICATE_q ),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~1 .extended_lut = "off";
defparam \forw2A_D~1 .lut_mask = 64'hAA00550000AA0055;
defparam \forw2A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N39
cyclonev_lcell_comb forw2A_D(
// Equation(s):
// \forw2A_D~combout  = ( \forw2A_D~1_combout  & ( (\wrreg_A~q  & (\forw2A_D~0_combout  & !wregno_A[3])) ) )

	.dataa(gnd),
	.datab(!\wrreg_A~q ),
	.datac(!\forw2A_D~0_combout ),
	.datad(!wregno_A[3]),
	.datae(gnd),
	.dataf(!\forw2A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2A_D.extended_lut = "off";
defparam forw2A_D.lut_mask = 64'h0000000003000300;
defparam forw2A_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N37
dffeas selaluout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_A.is_wysiwyg = "true";
defparam selaluout_A.power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N29
dffeas selaluout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selaluout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_M.is_wysiwyg = "true";
defparam selaluout_M.power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N58
dffeas selaluout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selaluout_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_W.is_wysiwyg = "true";
defparam selaluout_W.power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N19
dffeas \pcplus_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[3] .is_wysiwyg = "true";
defparam \pcplus_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N41
dffeas \pcplus_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[3] .is_wysiwyg = "true";
defparam \pcplus_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \wmemval_M[3]~feeder (
// Equation(s):
// \wmemval_M[3]~feeder_combout  = ( regval2_A[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[3]~feeder .extended_lut = "off";
defparam \wmemval_M[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N41
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~3_combout  = !wmemval_M[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[35]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N3
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \inst_D[30]~DUPLICATE_q  & ( !\inst_D[31]~DUPLICATE_q  ) ) # ( !\inst_D[30]~DUPLICATE_q  & ( (!\inst_D[29]~DUPLICATE_q  & ((inst_D[5]) # (\inst_D[31]~DUPLICATE_q ))) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!inst_D[5]),
	.datae(gnd),
	.dataf(!\inst_D[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h22AA22AACCCCCCCC;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N5
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \alufunc_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( !\alufunc_A[2]~DUPLICATE_q  & ( !\alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\alufunc_A[2]~DUPLICATE_q ),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'hA0A0000000000000;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( alufunc_A[3] & ( \Selector0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h000000000000FFFF;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N17
dffeas \inst_D[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N22
dffeas \off_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[13]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N5
dffeas \off_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[12] .is_wysiwyg = "true";
defparam \off_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N2
dffeas \inst_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[18] .is_wysiwyg = "true";
defparam \inst_D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N25
dffeas \wregno_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N33
cyclonev_lcell_comb \forw2M_D~1 (
// Equation(s):
// \forw2M_D~1_combout  = ( inst_D[19] & ( (wregno_M[5] & (!inst_D[18] $ (\wregno_M[4]~DUPLICATE_q ))) ) ) # ( !inst_D[19] & ( (!wregno_M[5] & (!inst_D[18] $ (\wregno_M[4]~DUPLICATE_q ))) ) )

	.dataa(!inst_D[18]),
	.datab(gnd),
	.datac(!wregno_M[5]),
	.datad(!\wregno_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~1 .extended_lut = "off";
defparam \forw2M_D~1 .lut_mask = 64'hA050A0500A050A05;
defparam \forw2M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N36
cyclonev_lcell_comb \forw2M_D~0 (
// Equation(s):
// \forw2M_D~0_combout  = ( wregno_M[0] & ( (inst_D[14] & (!inst_D[15] $ (wregno_M[1]))) ) ) # ( !wregno_M[0] & ( (!inst_D[14] & (!inst_D[15] $ (wregno_M[1]))) ) )

	.dataa(!inst_D[15]),
	.datab(gnd),
	.datac(!inst_D[14]),
	.datad(!wregno_M[1]),
	.datae(gnd),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~0 .extended_lut = "off";
defparam \forw2M_D~0 .lut_mask = 64'hA050A0500A050A05;
defparam \forw2M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N9
cyclonev_lcell_comb forw2M_D(
// Equation(s):
// \forw2M_D~combout  = ( \forw2M_D~0_combout  & ( wregno_M[2] & ( (inst_D[16] & (!wregno_M[3] & (\wrreg_M~q  & \forw2M_D~1_combout ))) ) ) ) # ( \forw2M_D~0_combout  & ( !wregno_M[2] & ( (!inst_D[16] & (!wregno_M[3] & (\wrreg_M~q  & \forw2M_D~1_combout ))) 
// ) ) )

	.dataa(!inst_D[16]),
	.datab(!wregno_M[3]),
	.datac(!\wrreg_M~q ),
	.datad(!\forw2M_D~1_combout ),
	.datae(!\forw2M_D~0_combout ),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2M_D.extended_lut = "off";
defparam forw2M_D.lut_mask = 64'h0000000800000004;
defparam forw2M_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N5
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \inst_D[27]~DUPLICATE_q  & ( !inst_D[28] & ( (!\inst_D[29]~DUPLICATE_q  & (!\inst_D[31]~DUPLICATE_q  & (\inst_D[30]~DUPLICATE_q  & !\inst_D[26]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!\inst_D[26]~DUPLICATE_q ),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0000080000000000;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas selmemout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_A.is_wysiwyg = "true";
defparam selmemout_A.power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N16
dffeas \selmemout_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selmemout_M~DUPLICATE .is_wysiwyg = "true";
defparam \selmemout_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \result_A[1]~5 (
// Equation(s):
// \result_A[1]~5_combout  = ( alufunc_A[5] & ( \selaluout_A~DUPLICATE_q  ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~5 .extended_lut = "off";
defparam \result_A[1]~5 .lut_mask = 64'h0000000055555555;
defparam \result_A[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas wrreg_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_W.is_wysiwyg = "true";
defparam wrreg_W.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N23
dffeas \wregno_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[3] .is_wysiwyg = "true";
defparam \wregno_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N7
dffeas \wregno_W[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \wregno_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[2] .is_wysiwyg = "true";
defparam \wregno_W[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N27
cyclonev_lcell_comb \forw1W_D~0 (
// Equation(s):
// \forw1W_D~0_combout  = ( inst_D[21] & ( (!wregno_W[2] & (wregno_W[1] & (!\wregno_W[0]~DUPLICATE_q  $ (inst_D[20])))) ) ) # ( !inst_D[21] & ( (!wregno_W[2] & (!wregno_W[1] & (!\wregno_W[0]~DUPLICATE_q  $ (inst_D[20])))) ) )

	.dataa(!\wregno_W[0]~DUPLICATE_q ),
	.datab(!wregno_W[2]),
	.datac(!wregno_W[1]),
	.datad(!inst_D[20]),
	.datae(gnd),
	.dataf(!inst_D[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~0 .extended_lut = "off";
defparam \forw1W_D~0 .lut_mask = 64'h8040804008040804;
defparam \forw1W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N35
dffeas \wregno_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_M[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[4] .is_wysiwyg = "true";
defparam \wregno_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N59
dffeas \wregno_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[5] .is_wysiwyg = "true";
defparam \wregno_W[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \forw1W_D~1 (
// Equation(s):
// \forw1W_D~1_combout  = ( inst_D[24] & ( (wregno_W[4] & (!wregno_W[5] $ (inst_D[25]))) ) ) # ( !inst_D[24] & ( (!wregno_W[4] & (!wregno_W[5] $ (inst_D[25]))) ) )

	.dataa(!wregno_W[4]),
	.datab(!wregno_W[5]),
	.datac(!inst_D[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~1 .extended_lut = "off";
defparam \forw1W_D~1 .lut_mask = 64'h8282828241414141;
defparam \forw1W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N18
cyclonev_lcell_comb forw1W_D(
// Equation(s):
// \forw1W_D~combout  = ( \forw1W_D~1_combout  & ( (\wrreg_W~q  & (!wregno_W[3] & \forw1W_D~0_combout )) ) )

	.dataa(!\wrreg_W~q ),
	.datab(gnd),
	.datac(!wregno_W[3]),
	.datad(!\forw1W_D~0_combout ),
	.datae(gnd),
	.dataf(!\forw1W_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1W_D.extended_lut = "off";
defparam forw1W_D.lut_mask = 64'h0000000000500050;
defparam forw1W_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \pcplus_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27] .is_wysiwyg = "true";
defparam \pcplus_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \pcplus_W[27]~feeder (
// Equation(s):
// \pcplus_W[27]~feeder_combout  = ( pcplus_M[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[27]~feeder .extended_lut = "off";
defparam \pcplus_W[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \pcplus_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[27] .is_wysiwyg = "true";
defparam \pcplus_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N28
dffeas \aluout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[27] .is_wysiwyg = "true";
defparam \aluout_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N28
dffeas selmemout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_W.is_wysiwyg = "true";
defparam selmemout_W.power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N4
dffeas \dmem_rtl_0_bypass[83]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[83]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \regs_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \regs_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \regs_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N10
dffeas \regs_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N10
dffeas \regs_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N18
cyclonev_lcell_comb \regs~70 (
// Equation(s):
// \regs~70_combout  = ( regs_rtl_0_bypass[10] & ( regs_rtl_0_bypass[4] & ( (regs_rtl_0_bypass[9] & regs_rtl_0_bypass[3]) ) ) ) # ( !regs_rtl_0_bypass[10] & ( regs_rtl_0_bypass[4] & ( (!regs_rtl_0_bypass[9] & regs_rtl_0_bypass[3]) ) ) ) # ( 
// regs_rtl_0_bypass[10] & ( !regs_rtl_0_bypass[4] & ( (regs_rtl_0_bypass[9] & !regs_rtl_0_bypass[3]) ) ) ) # ( !regs_rtl_0_bypass[10] & ( !regs_rtl_0_bypass[4] & ( (!regs_rtl_0_bypass[9] & !regs_rtl_0_bypass[3]) ) ) )

	.dataa(!regs_rtl_0_bypass[9]),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[3]),
	.datad(gnd),
	.datae(!regs_rtl_0_bypass[10]),
	.dataf(!regs_rtl_0_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~70 .extended_lut = "off";
defparam \regs~70 .lut_mask = 64'hA0A050500A0A0505;
defparam \regs~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N5
dffeas \regs_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \regs_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \regs_rtl_0_bypass[5]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[5]~feeder_combout  = ( wregno_W[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_W[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \regs_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N51
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrreg_W~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\wrreg_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h000000000000FFFF;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N39
cyclonev_lcell_comb \regs_rtl_0_bypass[0]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[0]~feeder_combout  = ( \always6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N41
dffeas \regs_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \wregno_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0] .is_wysiwyg = "true";
defparam \wregno_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \regs_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \regs_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \regs~69 (
// Equation(s):
// \regs~69_combout  = ( regs_rtl_0_bypass[1] & ( regs_rtl_0_bypass[2] & ( (!regs_rtl_0_bypass[7] & (!regs_rtl_0_bypass[5] & regs_rtl_0_bypass[0])) ) ) ) # ( !regs_rtl_0_bypass[1] & ( !regs_rtl_0_bypass[2] & ( (!regs_rtl_0_bypass[7] & (!regs_rtl_0_bypass[5] 
// & regs_rtl_0_bypass[0])) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[7]),
	.datac(!regs_rtl_0_bypass[5]),
	.datad(!regs_rtl_0_bypass[0]),
	.datae(!regs_rtl_0_bypass[1]),
	.dataf(!regs_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~69 .extended_lut = "off";
defparam \regs~69 .lut_mask = 64'h00C00000000000C0;
defparam \regs~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \regs~71 (
// Equation(s):
// \regs~71_combout  = ( regs_rtl_0_bypass[12] & ( \regs~69_combout  & ( (regs_rtl_0_bypass[11] & \regs~70_combout ) ) ) ) # ( !regs_rtl_0_bypass[12] & ( \regs~69_combout  & ( (!regs_rtl_0_bypass[11] & \regs~70_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[11]),
	.datad(!\regs~70_combout ),
	.datae(!regs_rtl_0_bypass[12]),
	.dataf(!\regs~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~71 .extended_lut = "off";
defparam \regs~71 .lut_mask = 64'h0000000000F0000F;
defparam \regs~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N2
dffeas \inst_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[26] .is_wysiwyg = "true";
defparam \inst_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N38
dffeas \inst_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[30] .is_wysiwyg = "true";
defparam \inst_D[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( \inst_D[27]~DUPLICATE_q  & ( (!inst_D[26] & inst_D[30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[26]),
	.datad(!inst_D[30]),
	.datae(gnd),
	.dataf(!\inst_D[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h0000000000F000F0;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N3
cyclonev_lcell_comb \wrmem_D~1 (
// Equation(s):
// \wrmem_D~1_combout  = ( \isbranch_D~0_combout  & ( \wrmem_D~0_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~DUPLICATE_q ) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\wrmem_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~1 .extended_lut = "off";
defparam \wrmem_D~1 .lut_mask = 64'h0000000000005557;
defparam \wrmem_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N4
dffeas wrmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always9~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \wrmem_M~0 (
// Equation(s):
// \wrmem_M~0_combout  = ( \Equal2~2_combout  & ( \Equal2~8_combout  & ( (\wrmem_A~q  & ((\flushed_M~q ) # (\Equal2~14_combout ))) ) ) ) # ( !\Equal2~2_combout  & ( \Equal2~8_combout  & ( (\wrmem_A~q  & \flushed_M~q ) ) ) ) # ( \Equal2~2_combout  & ( 
// !\Equal2~8_combout  & ( (\wrmem_A~q  & \flushed_M~q ) ) ) ) # ( !\Equal2~2_combout  & ( !\Equal2~8_combout  & ( (\wrmem_A~q  & \flushed_M~q ) ) ) )

	.dataa(!\wrmem_A~q ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(gnd),
	.datae(!\Equal2~2_combout ),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_M~0 .extended_lut = "off";
defparam \wrmem_M~0 .lut_mask = 64'h0505050505051515;
defparam \wrmem_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N37
dffeas \pcplus_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[5] .is_wysiwyg = "true";
defparam \pcplus_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N10
dffeas \pcplus_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[5] .is_wysiwyg = "true";
defparam \pcplus_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \off_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[5] .is_wysiwyg = "true";
defparam \off_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N55
dffeas \pcplus_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[5] .is_wysiwyg = "true";
defparam \pcplus_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \pcplus_W[5]~feeder (
// Equation(s):
// \pcplus_W[5]~feeder_combout  = ( pcplus_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[5]~feeder .extended_lut = "off";
defparam \pcplus_W[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N58
dffeas \pcplus_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[5] .is_wysiwyg = "true";
defparam \pcplus_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N2
dffeas \regval2_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[5]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[5] .is_wysiwyg = "true";
defparam \regval2_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~6_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N55
dffeas \pcplus_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N29
dffeas \off_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[9] .is_wysiwyg = "true";
defparam \off_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N48
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N51
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N52
dffeas \pcplus_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[10] .is_wysiwyg = "true";
defparam \pcplus_D[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N59
dffeas \pcplus_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[10] .is_wysiwyg = "true";
defparam \pcplus_A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \off_A[8]~feeder (
// Equation(s):
// \off_A[8]~feeder_combout  = ( inst_D[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[8]~feeder .extended_lut = "off";
defparam \off_A[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N52
dffeas \off_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8] .is_wysiwyg = "true";
defparam \off_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N42
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (((!\PC[4]~DUPLICATE_q  & !PC[2])) # (\PC[7]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (((\PC[4]~DUPLICATE_q  & !PC[2])) # (\PC[7]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( PC[3] 
// & ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h333333337F77F777;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N27
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC[4] & ( (!PC[6] & \PC[7]~DUPLICATE_q ) ) ) # ( !PC[4] & ( (PC[6] & (!\PC[7]~DUPLICATE_q  & !PC[9])) ) )

	.dataa(!PC[6]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h4400440022222222;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N39
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~77_combout  & ( (!PC[5] & (PC[2] & !PC[3])) ) )

	.dataa(!PC[5]),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h000000000A000A00;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N6
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \imem~2_combout  & ( \imem~76_combout  ) ) # ( !\imem~2_combout  & ( \imem~76_combout  ) ) # ( \imem~2_combout  & ( !\imem~76_combout  & ( ((!PC[9] & ((!\PC[8]~DUPLICATE_q ))) # (PC[9] & ((\PC[8]~DUPLICATE_q ) # (\imem~79_combout 
// )))) # (\imem~78_combout ) ) ) ) # ( !\imem~2_combout  & ( !\imem~76_combout  ) )

	.dataa(!PC[9]),
	.datab(!\imem~79_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~78_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'hFFFFB5FFFFFFFFFF;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N7
dffeas \inst_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[7] .is_wysiwyg = "true";
defparam \inst_D[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \off_A[7]~feeder (
// Equation(s):
// \off_A[7]~feeder_combout  = ( inst_D[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[7]~feeder .extended_lut = "off";
defparam \off_A[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \off_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[7] .is_wysiwyg = "true";
defparam \off_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N45
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N46
dffeas \pcplus_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[8] .is_wysiwyg = "true";
defparam \pcplus_D[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y13_N39
cyclonev_lcell_comb \pcplus_A[8]~feeder (
// Equation(s):
// \pcplus_A[8]~feeder_combout  = ( pcplus_D[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[8]~feeder .extended_lut = "off";
defparam \pcplus_A[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N40
dffeas \pcplus_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[8] .is_wysiwyg = "true";
defparam \pcplus_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N0
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (((!\PC[7]~DUPLICATE_q  & !PC[2])))) # (\PC[4]~DUPLICATE_q  & ((!PC[2] & (!PC[5])) # (PC[2] & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( 
// (!\PC[4]~DUPLICATE_q  & (!PC[2] & ((\PC[7]~DUPLICATE_q ) # (PC[5])))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (PC[2])))) ) ) ) # ( PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[5] & (\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & PC[2]))) # 
// (PC[5] & ((!PC[2] & ((!\PC[4]~DUPLICATE_q ))) # (PC[2] & (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) # (\PC[7]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & 
// PC[2])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h088350467804CA0C;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N33
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~30_combout  & ( (\imem~2_combout  & (!\PC[8]~DUPLICATE_q  $ (!PC[9]))) ) ) # ( !\imem~30_combout  & ( (\PC[8]~DUPLICATE_q  & (\imem~2_combout  & (!PC[9] & \imem~73_combout ))) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~2_combout ),
	.datac(!PC[9]),
	.datad(!\imem~73_combout ),
	.datae(gnd),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h0010001012121212;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N35
dffeas \inst_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[6] .is_wysiwyg = "true";
defparam \inst_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \off_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N44
dffeas \pcplus_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[7] .is_wysiwyg = "true";
defparam \pcplus_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N40
dffeas \pcplus_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \off_A[4]~feeder (
// Equation(s):
// \off_A[4]~feeder_combout  = ( inst_D[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[4]~feeder .extended_lut = "off";
defparam \off_A[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \off_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[4] .is_wysiwyg = "true";
defparam \off_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N46
dffeas \off_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N10
dffeas \off_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \off_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[1] .is_wysiwyg = "true";
defparam \off_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \off_A[0]~feeder (
// Equation(s):
// \off_A[0]~feeder_combout  = ( inst_D[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[0]~feeder .extended_lut = "off";
defparam \off_A[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N58
dffeas \off_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0] .is_wysiwyg = "true";
defparam \off_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \pcplus_A[2]~DUPLICATE_q  ) + ( off_A[0] ) + ( !VCC ))
// \Add3~2  = CARRY(( \pcplus_A[2]~DUPLICATE_q  ) + ( off_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[0]),
	.datad(!\pcplus_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N3
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( off_A[1] ) + ( pcplus_A[3] ) + ( \Add3~2  ))
// \Add3~10  = CARRY(( off_A[1] ) + ( pcplus_A[3] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[3]),
	.datad(!off_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N6
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \off_A[2]~DUPLICATE_q  ) + ( pcplus_A[4] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \off_A[2]~DUPLICATE_q  ) + ( pcplus_A[4] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!pcplus_A[4]),
	.datac(gnd),
	.datad(!\off_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N9
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \off_A[3]~DUPLICATE_q  ) + ( pcplus_A[5] ) + ( \Add3~14  ))
// \Add3~6  = CARRY(( \off_A[3]~DUPLICATE_q  ) + ( pcplus_A[5] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[5]),
	.datad(!\off_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( off_A[4] ) + ( pcplus_A[6] ) + ( \Add3~6  ))
// \Add3~42  = CARRY(( off_A[4] ) + ( pcplus_A[6] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[6]),
	.datad(!off_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N15
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( off_A[5] ) + ( \pcplus_A[7]~DUPLICATE_q  ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( off_A[5] ) + ( \pcplus_A[7]~DUPLICATE_q  ) + ( \Add3~42  ))

	.dataa(!\pcplus_A[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \off_A[6]~DUPLICATE_q  ) + ( pcplus_A[8] ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( \off_A[6]~DUPLICATE_q  ) + ( pcplus_A[8] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[8]),
	.datad(!\off_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( off_A[7] ) + ( pcplus_A[9] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( off_A[7] ) + ( pcplus_A[9] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[9]),
	.datad(!off_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( off_A[8] ) + ( pcplus_A[10] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( off_A[8] ) + ( pcplus_A[10] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[10]),
	.datad(!off_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( pcplus_A[11] ) + ( off_A[9] ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( pcplus_A[11] ) + ( off_A[9] ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[9]),
	.datad(!pcplus_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \regval1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11] .is_wysiwyg = "true";
defparam \regval1_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \off_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[11] .is_wysiwyg = "true";
defparam \off_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N41
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~9_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N23
dffeas \dmem_rtl_0_bypass[49]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[49]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N58
dffeas \off_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N59
dffeas \regs_rtl_1_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N8
dffeas \regs_rtl_1_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \regs_rtl_1_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N34
dffeas \regs_rtl_1_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( regs_rtl_1_bypass[5] & ( regs_rtl_1_bypass[6] & ( !regs_rtl_1_bypass[9] $ (regs_rtl_1_bypass[10]) ) ) ) # ( !regs_rtl_1_bypass[5] & ( !regs_rtl_1_bypass[6] & ( !regs_rtl_1_bypass[9] $ (regs_rtl_1_bypass[10]) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[9]),
	.datac(!regs_rtl_1_bypass[10]),
	.datad(gnd),
	.datae(!regs_rtl_1_bypass[5]),
	.dataf(!regs_rtl_1_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'hC3C300000000C3C3;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \regs_rtl_1_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N10
dffeas \regs_rtl_1_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N19
dffeas \regs_rtl_1_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \regs_rtl_1_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( !regs_rtl_1_bypass[7] & ( (regs_rtl_1_bypass[0] & (!regs_rtl_1_bypass[2] $ (regs_rtl_1_bypass[1]))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[0]),
	.datac(!regs_rtl_1_bypass[2]),
	.datad(!regs_rtl_1_bypass[1]),
	.datae(!regs_rtl_1_bypass[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h3003000030030000;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N37
dffeas \regs_rtl_1_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \regs_rtl_1_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \regs_rtl_1_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N1
dffeas \regs_rtl_1_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N0
cyclonev_lcell_comb \regs~68 (
// Equation(s):
// \regs~68_combout  = ( regs_rtl_1_bypass[3] & ( regs_rtl_1_bypass[4] & ( (\regs~67_combout  & (\regs~66_combout  & (!regs_rtl_1_bypass[12] $ (regs_rtl_1_bypass[11])))) ) ) ) # ( !regs_rtl_1_bypass[3] & ( !regs_rtl_1_bypass[4] & ( (\regs~67_combout  & 
// (\regs~66_combout  & (!regs_rtl_1_bypass[12] $ (regs_rtl_1_bypass[11])))) ) ) )

	.dataa(!\regs~67_combout ),
	.datab(!\regs~66_combout ),
	.datac(!regs_rtl_1_bypass[12]),
	.datad(!regs_rtl_1_bypass[11]),
	.datae(!regs_rtl_1_bypass[3]),
	.dataf(!regs_rtl_1_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~68 .extended_lut = "off";
defparam \regs~68 .lut_mask = 64'h1001000000001001;
defparam \regs~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N34
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N10
dffeas \regval2_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[20]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \wmemval_M[20]~feeder (
// Equation(s):
// \wmemval_M[20]~feeder_combout  = ( \regval2_A[20]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[20]~feeder .extended_lut = "off";
defparam \wmemval_M[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N41
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N22
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N23
dffeas \off_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[13]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[31] .is_wysiwyg = "true";
defparam \off_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \aluin2_A[18]~22 (
// Equation(s):
// \aluin2_A[18]~22_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[31] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( off_A[31] & ( regval2_A[18] ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !off_A[31] & ( regval2_A[18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_A[18]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~22 .extended_lut = "off";
defparam \aluin2_A[18]~22 .lut_mask = 64'h00FF000000FFFFFF;
defparam \aluin2_A[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N59
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[9]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~8_combout  = !wmemval_M[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~8 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[47]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N53
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N38
dffeas \regval1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \regval1_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[13]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( pcplus_A[12] ) + ( \off_A[11]~DUPLICATE_q  ) + ( \Add3~62  ))
// \Add3~18  = CARRY(( pcplus_A[12] ) + ( \off_A[11]~DUPLICATE_q  ) + ( \Add3~62  ))

	.dataa(!\off_A[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N32
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[12]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N50
dffeas \regval2_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[9]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[9] .is_wysiwyg = "true";
defparam \regval2_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \off_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N8
dffeas \regval2_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[8]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \regval1_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[8]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N20
dffeas \regs_rtl_1_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \result_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[1]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[1] .is_wysiwyg = "true";
defparam \result_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \regval2_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[2]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \off_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N3
cyclonev_lcell_comb \bptable_rtl_0_bypass[17]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[17]~feeder_combout  = ( pcgood_W[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N4
dffeas \bptable_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N29
dffeas \PC_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[2] .is_wysiwyg = "true";
defparam \PC_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N34
dffeas \PC_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[2] .is_wysiwyg = "true";
defparam \PC_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N52
dffeas \PC_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[2] .is_wysiwyg = "true";
defparam \PC_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \PC_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[2] .is_wysiwyg = "true";
defparam \PC_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N40
dffeas \PC_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[3] .is_wysiwyg = "true";
defparam \PC_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N46
dffeas \PC_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[3] .is_wysiwyg = "true";
defparam \PC_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N53
dffeas \PC_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[3] .is_wysiwyg = "true";
defparam \PC_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \PC_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[3] .is_wysiwyg = "true";
defparam \PC_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N52
dffeas \PC_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[4] .is_wysiwyg = "true";
defparam \PC_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N58
dffeas \PC_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[4] .is_wysiwyg = "true";
defparam \PC_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \PC_M[4]~feeder (
// Equation(s):
// \PC_M[4]~feeder_combout  = ( PC_A[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[4]~feeder .extended_lut = "off";
defparam \PC_M[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N44
dffeas \PC_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[4] .is_wysiwyg = "true";
defparam \PC_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N22
dffeas \PC_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[4] .is_wysiwyg = "true";
defparam \PC_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N16
dffeas \PC_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[5] .is_wysiwyg = "true";
defparam \PC_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \PC_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[5] .is_wysiwyg = "true";
defparam \PC_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N47
dffeas \PC_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[5] .is_wysiwyg = "true";
defparam \PC_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N14
dffeas \PC_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[5] .is_wysiwyg = "true";
defparam \PC_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N28
dffeas \PC_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[6]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[6] .is_wysiwyg = "true";
defparam \PC_D[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \PC_A[6]~feeder (
// Equation(s):
// \PC_A[6]~feeder_combout  = ( PC_D[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[6]~feeder .extended_lut = "off";
defparam \PC_A[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N50
dffeas \PC_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[6] .is_wysiwyg = "true";
defparam \PC_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N8
dffeas \PC_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[6] .is_wysiwyg = "true";
defparam \PC_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \PC_W[6]~feeder (
// Equation(s):
// \PC_W[6]~feeder_combout  = PC_M[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_M[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_W[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_W[6]~feeder .extended_lut = "off";
defparam \PC_W[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_W[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N16
dffeas \PC_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_W[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[6] .is_wysiwyg = "true";
defparam \PC_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N17
dffeas \PC_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[7] .is_wysiwyg = "true";
defparam \PC_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N23
dffeas \PC_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[7] .is_wysiwyg = "true";
defparam \PC_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N58
dffeas \PC_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[7] .is_wysiwyg = "true";
defparam \PC_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N47
dffeas \PC_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[7] .is_wysiwyg = "true";
defparam \PC_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N5
dffeas \PC_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[8]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[8] .is_wysiwyg = "true";
defparam \PC_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N10
dffeas \PC_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[8] .is_wysiwyg = "true";
defparam \PC_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \PC_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[8] .is_wysiwyg = "true";
defparam \PC_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N16
dffeas \PC_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[8] .is_wysiwyg = "true";
defparam \PC_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N40
dffeas \PC_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[9] .is_wysiwyg = "true";
defparam \PC_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N52
dffeas \PC_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[9] .is_wysiwyg = "true";
defparam \PC_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N53
dffeas \PC_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[9] .is_wysiwyg = "true";
defparam \PC_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N11
dffeas \PC_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[9] .is_wysiwyg = "true";
defparam \PC_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N17
dffeas \pcgood_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[1]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N58
dffeas \pcgood_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[1] .is_wysiwyg = "true";
defparam \pcgood_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N49
dffeas \pcgood_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[2] .is_wysiwyg = "true";
defparam \pcgood_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N20
dffeas \pcgood_M[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[3]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N4
dffeas \pcgood_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[3] .is_wysiwyg = "true";
defparam \pcgood_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N22
dffeas \pcgood_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[4] .is_wysiwyg = "true";
defparam \pcgood_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N16
dffeas \pcgood_W[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N56
dffeas \pcgood_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[6]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[6] .is_wysiwyg = "true";
defparam \pcgood_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N53
dffeas \pcgood_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[6] .is_wysiwyg = "true";
defparam \pcgood_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N37
dffeas \regval1_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N10
dffeas \regval1_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[3]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( off_A[0] ) + ( \regval1_A[2]~DUPLICATE_q  ) + ( !VCC ))
// \Add4~2  = CARRY(( off_A[0] ) + ( \regval1_A[2]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[2]~DUPLICATE_q ),
	.datad(!off_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( off_A[1] ) + ( \regval1_A[3]~DUPLICATE_q  ) + ( \Add4~2  ))
// \Add4~10  = CARRY(( off_A[1] ) + ( \regval1_A[3]~DUPLICATE_q  ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(!\regval1_A[3]~DUPLICATE_q ),
	.datac(!off_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \off_A[2]~DUPLICATE_q  ) + ( regval1_A[4] ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \off_A[2]~DUPLICATE_q  ) + ( regval1_A[4] ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[4]),
	.datad(!\off_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \regval1_A[5]~DUPLICATE_q  ) + ( \off_A[3]~DUPLICATE_q  ) + ( \Add4~14  ))
// \Add4~6  = CARRY(( \regval1_A[5]~DUPLICATE_q  ) + ( \off_A[3]~DUPLICATE_q  ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[3]~DUPLICATE_q ),
	.datad(!\regval1_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( off_A[4] ) + ( \regval1_A[6]~DUPLICATE_q  ) + ( \Add4~6  ))
// \Add4~42  = CARRY(( off_A[4] ) + ( \regval1_A[6]~DUPLICATE_q  ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(!off_A[4]),
	.datac(!\regval1_A[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( off_A[5] ) + ( regval1_A[7] ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( off_A[5] ) + ( regval1_A[7] ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[7]),
	.datad(!off_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \pcgood_A[7]~13 (
// Equation(s):
// \pcgood_A[7]~13_combout  = ( \Selector31~12_combout  & ( \Add3~45_sumout  & ( ((!\isjump_A~q  & ((\pcplus_A[7]~DUPLICATE_q ))) # (\isjump_A~q  & (\Add4~45_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~45_sumout  & ( 
// (!\isjump_A~q  & ((\pcplus_A[7]~DUPLICATE_q ))) # (\isjump_A~q  & (\Add4~45_sumout )) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~45_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & ((\pcplus_A[7]~DUPLICATE_q ))) # (\isjump_A~q  & (\Add4~45_sumout )))) ) 
// ) ) # ( !\Selector31~12_combout  & ( !\Add3~45_sumout  & ( (!\isjump_A~q  & ((\pcplus_A[7]~DUPLICATE_q ))) # (\isjump_A~q  & (\Add4~45_sumout )) ) ) )

	.dataa(!\Add4~45_sumout ),
	.datab(!\pcplus_A[7]~DUPLICATE_q ),
	.datac(!\isbranch_A~q ),
	.datad(!\isjump_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[7]~13 .extended_lut = "off";
defparam \pcgood_A[7]~13 .lut_mask = 64'h3355305033553F5F;
defparam \pcgood_A[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \pcgood_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[7]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[7] .is_wysiwyg = "true";
defparam \pcgood_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N11
dffeas \pcgood_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[7] .is_wysiwyg = "true";
defparam \pcgood_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \off_A[6]~DUPLICATE_q  ) + ( \regval1_A[8]~DUPLICATE_q  ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( \off_A[6]~DUPLICATE_q  ) + ( \regval1_A[8]~DUPLICATE_q  ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[8]~DUPLICATE_q ),
	.datad(!\off_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \pcgood_A[8]~14 (
// Equation(s):
// \pcgood_A[8]~14_combout  = ( \Add3~49_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & (pcplus_A[8])) # (\isjump_A~q  & ((\Add4~49_sumout )))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~49_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & (pcplus_A[8])) # (\isjump_A~q  & ((\Add4~49_sumout ))))) ) ) ) # ( \Add3~49_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & (pcplus_A[8])) # (\isjump_A~q  & ((\Add4~49_sumout ))) ) ) ) # ( !\Add3~49_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & (pcplus_A[8])) # (\isjump_A~q  & ((\Add4~49_sumout ))) ) ) )

	.dataa(!pcplus_A[8]),
	.datab(!\isjump_A~q ),
	.datac(!\Add4~49_sumout ),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~49_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[8]~14 .extended_lut = "off";
defparam \pcgood_A[8]~14 .lut_mask = 64'h47474747470047FF;
defparam \pcgood_A[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \pcgood_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[8]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[8] .is_wysiwyg = "true";
defparam \pcgood_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N28
dffeas \pcgood_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[8] .is_wysiwyg = "true";
defparam \pcgood_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N43
dffeas \pcgood_M[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[9]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N46
dffeas \pcgood_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[9]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[9] .is_wysiwyg = "true";
defparam \pcgood_W[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( off_A[7] ) + ( regval1_A[9] ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( off_A[7] ) + ( regval1_A[9] ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[9]),
	.datad(!off_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( off_A[8] ) + ( \regval1_A[10]~DUPLICATE_q  ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( off_A[8] ) + ( \regval1_A[10]~DUPLICATE_q  ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[10]~DUPLICATE_q ),
	.datad(!off_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \pcgood_A[10]~16 (
// Equation(s):
// \pcgood_A[10]~16_combout  = ( \Selector31~12_combout  & ( \Add4~57_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[10]) # (\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~57_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~57_sumout  & ( (pcplus_A[10]) # 
// (\isjump_A~q ) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~57_sumout  & ( (!\isbranch_A~q  & (((!\isjump_A~q  & pcplus_A[10])))) # (\isbranch_A~q  & (\Add3~57_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~57_sumout  & ( (!\isjump_A~q  & 
// pcplus_A[10]) ) ) )

	.dataa(!\Add3~57_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[10]),
	.datad(!\isbranch_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[10]~16 .extended_lut = "off";
defparam \pcgood_A[10]~16 .lut_mask = 64'h0C0C0C553F3F3F55;
defparam \pcgood_A[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \pcgood_M[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[10]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[10]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N10
dffeas \pcgood_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[10] .is_wysiwyg = "true";
defparam \pcgood_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \pcgood_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[11] .is_wysiwyg = "true";
defparam \pcgood_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \pcgood_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[12] .is_wysiwyg = "true";
defparam \pcgood_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N22
dffeas \pcgood_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[13]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[13] .is_wysiwyg = "true";
defparam \pcgood_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N47
dffeas \pcgood_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[14] .is_wysiwyg = "true";
defparam \pcgood_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N35
dffeas \pcgood_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[15] .is_wysiwyg = "true";
defparam \pcgood_W[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N3
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \pcgood_M[16]~DUPLICATE_q  & ( \bptable~21_combout  ) ) # ( !\pcgood_M[16]~DUPLICATE_q  & ( \bptable~21_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[16]~DUPLICATE_q  & ( !\bptable~21_combout  & ( (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\flushed_M~q ),
	.datae(!\pcgood_M[16]~DUPLICATE_q ),
	.dataf(!\bptable~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N4
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N54
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N57
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~58  ))
// \Add0~18  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!PC[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~18  ))
// \Add0~6  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N3
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~6  ))
// \Add0~30  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~30  ))
// \Add0~22  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N9
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~22  ))
// \Add0~34  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N10
dffeas \pcplus_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[16] .is_wysiwyg = "true";
defparam \pcplus_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N46
dffeas \pcplus_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[16] .is_wysiwyg = "true";
defparam \pcplus_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N39
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( pcplus_A[15] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~34  ))
// \Add3~26  = CARRY(( pcplus_A[15] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!pcplus_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( pcplus_A[16] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~26  ))
// \Add3~38  = CARRY(( pcplus_A[16] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!pcplus_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N47
dffeas \pcplus_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N38
dffeas \regval1_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[16]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \dbusr[16]~59 (
// Equation(s):
// \dbusr[16]~59_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[62] & ( (!\dmem~35_combout ) # (((!\dmem~36_combout ) # (!\dmem~37_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[62] ) )

	.dataa(!\dmem~35_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[62]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~59 .extended_lut = "off";
defparam \dbusr[16]~59 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[16]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N37
dffeas \aluout_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7] .is_wysiwyg = "true";
defparam \aluout_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N32
dffeas \wrmem_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrmem_M~DUPLICATE .is_wysiwyg = "true";
defparam \wrmem_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N35
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[16]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N20
dffeas \hexes|hdata[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[16] .is_wysiwyg = "true";
defparam \hexes|hdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \dbusr[16]~60 (
// Equation(s):
// \dbusr[16]~60_combout  = ( \hexes|hdata [16] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!\wrmem_M~DUPLICATE_q  & !aluout_M[5]))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[5]),
	.datae(!\hexes|hdata [16]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~60 .extended_lut = "off";
defparam \dbusr[16]~60 .lut_mask = 64'h0000800000000000;
defparam \dbusr[16]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \dbusr[16]~61 (
// Equation(s):
// \dbusr[16]~61_combout  = ( \hexes|Equal0~0_combout  & ( \dbusr[16]~60_combout  & ( (\hexes|Equal0~1_combout  & (\dmem~33_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~1_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\hexes|Equal0~0_combout ),
	.dataf(!\dbusr[16]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~61 .extended_lut = "off";
defparam \dbusr[16]~61 .lut_mask = 64'h0000000000000001;
defparam \dbusr[16]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N14
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \aluout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[29]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[29] .is_wysiwyg = "true";
defparam \aluout_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N3
cyclonev_lcell_comb \pcplus_M[29]~feeder (
// Equation(s):
// \pcplus_M[29]~feeder_combout  = ( pcplus_A[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[29]~feeder .extended_lut = "off";
defparam \pcplus_M[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N4
dffeas \pcplus_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[29] .is_wysiwyg = "true";
defparam \pcplus_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \pcplus_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[29] .is_wysiwyg = "true";
defparam \pcplus_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N43
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \dbusr[29]~105 (
// Equation(s):
// \dbusr[29]~105_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[88] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[88] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[29]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[29]~105 .extended_lut = "off";
defparam \dbusr[29]~105 .lut_mask = 64'h00000000FFFFFFEF;
defparam \dbusr[29]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \result_A[29]~18 (
// Equation(s):
// \result_A[29]~18_combout  = ( !\selaluout_A~DUPLICATE_q  & ( pcplus_A[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~18 .extended_lut = "off";
defparam \result_A[29]~18 .lut_mask = 64'h0F0F0F0F00000000;
defparam \result_A[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \regs_rtl_1_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N58
dffeas \pcplus_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[4] .is_wysiwyg = "true";
defparam \pcplus_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N16
dffeas \pcplus_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[4] .is_wysiwyg = "true";
defparam \pcplus_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \aluout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[6]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[6] .is_wysiwyg = "true";
defparam \aluout_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N4
dffeas \regval2_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[6]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[6] .is_wysiwyg = "true";
defparam \regval2_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N47
dffeas \dmem_rtl_0_bypass[41]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[41]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N34
dffeas \aluout_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4] .is_wysiwyg = "true";
defparam \aluout_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \aluout_M[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( regval1_A[7] ) + ( (!\aluimm_A~q  & ((!regval2_A[7]))) # (\aluimm_A~q  & (!off_A[7])) ) + ( \Add2~94  ))
// \Add2~118  = CARRY(( regval1_A[7] ) + ( (!\aluimm_A~q  & ((!regval2_A[7]))) # (\aluimm_A~q  & (!off_A[7])) ) + ( \Add2~94  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[7]),
	.datad(!regval1_A[7]),
	.datae(gnd),
	.dataf(!regval2_A[7]),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[8])) ) + ( regval1_A[8] ) + ( \Add2~118  ))
// \Add2~98  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[8])) ) + ( regval1_A[8] ) + ( \Add2~118  ))

	.dataa(!\aluimm_A~q ),
	.datab(!off_A[8]),
	.datac(!regval1_A[8]),
	.datad(!\regval2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000F0F00000EE44;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Add1~97_sumout  & ( (((\Selector0~1_combout  & \Add2~97_sumout )) # (\Selector23~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~97_sumout  & ( ((\Selector0~1_combout  & \Add2~97_sumout )) # (\Selector23~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector23~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~97_sumout ),
	.datae(!\Add1~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h333F777F333F777F;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N46
dffeas \aluout_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8] .is_wysiwyg = "true";
defparam \aluout_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N28
dffeas \aluout_M[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \dbusr[11]~95 (
// Equation(s):
// \dbusr[11]~95_combout  = ( \dmem~36_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[52] ) ) ) # ( !\dmem~36_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[52] ) ) ) # ( \dmem~36_combout  & ( !\dmem~34_combout  & ( (dmem_rtl_0_bypass[52] & 
// ((!\dmem~38_combout ) # ((!\dmem~37_combout ) # (!\dmem~35_combout )))) ) ) ) # ( !\dmem~36_combout  & ( !\dmem~34_combout  & ( dmem_rtl_0_bypass[52] ) ) )

	.dataa(!\dmem~38_combout ),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~36_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~95 .extended_lut = "off";
defparam \dbusr[11]~95 .lut_mask = 64'h3333333233333333;
defparam \dbusr[11]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N47
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[11]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~10_combout  = ( !wmemval_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \aluout_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2] .is_wysiwyg = "true";
defparam \aluout_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \hexes|hdata[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[11] .is_wysiwyg = "true";
defparam \hexes|hdata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \dbusr[11]~96 (
// Equation(s):
// \dbusr[11]~96_combout  = ( \hexes|hdata [11] & ( !aluout_M[4] & ( (!\wrmem_M~q  & (!aluout_M[5] & (!aluout_M[2] & !aluout_M[7]))) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[5]),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[7]),
	.datae(!\hexes|hdata [11]),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~96 .extended_lut = "off";
defparam \dbusr[11]~96 .lut_mask = 64'h0000800000000000;
defparam \dbusr[11]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \dbusr[11]~97 (
// Equation(s):
// \dbusr[11]~97_combout  = ( \dbusr[11]~96_combout  & ( \dmem~33_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dbusr[11]~96_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~97 .extended_lut = "off";
defparam \dbusr[11]~97 .lut_mask = 64'h0000000000000001;
defparam \dbusr[11]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N10
dffeas \aluout_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6] .is_wysiwyg = "true";
defparam \aluout_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N8
dffeas \regval2_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[11]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[11] .is_wysiwyg = "true";
defparam \regval2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[9]))) # (\aluimm_A~q  & (!off_A[9])) ) + ( regval1_A[9] ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[9]))) # (\aluimm_A~q  & (!off_A[9])) ) + ( regval1_A[9] ) + ( \Add2~98  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[9]),
	.datad(!regval2_A[9]),
	.datae(gnd),
	.dataf(!regval1_A[9]),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \regval1_A[10]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[10]))) # (\aluimm_A~q  & (!off_A[11])) ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( \regval1_A[10]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[10]))) # (\aluimm_A~q  & (!off_A[11])) ) + ( \Add2~102  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[11]),
	.datad(!\regval1_A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[11]))) # (\aluimm_A~q  & (!off_A[11])) ) + ( regval1_A[11] ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[11]))) # (\aluimm_A~q  & (!off_A[11])) ) + ( regval1_A[11] ) + ( \Add2~106  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[11]),
	.datad(!regval2_A[11]),
	.datae(gnd),
	.dataf(!regval1_A[11]),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[12])) ) + ( regval1_A[12] ) + ( \Add2~110  ))
// \Add2~86  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[12])) ) + ( regval1_A[12] ) + ( \Add2~110  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[12]),
	.datad(!\regval2_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[12]),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \regval2_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[12]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[12] .is_wysiwyg = "true";
defparam \regval2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \aluin2_A[12]~24 (
// Equation(s):
// \aluin2_A[12]~24_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (off_A[12]))

	.dataa(!off_A[12]),
	.datab(!regval2_A[12]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~24 .extended_lut = "off";
defparam \aluin2_A[12]~24 .lut_mask = 64'h3535353535353535;
defparam \aluin2_A[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( regval1_A[12] & ( \alufunc_A[0]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( !regval1_A[12] & ( \alufunc_A[0]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (!\alufunc_A[1]~DUPLICATE_q  & (!\aluin2_A[12]~24_combout  $ (!alufunc_A[3])))) ) ) ) # ( regval1_A[12] & ( !\alufunc_A[0]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & (!\aluin2_A[12]~24_combout  $ (!alufunc_A[3] $ (\alufunc_A[1]~DUPLICATE_q )))) ) ) ) 
// # ( !regval1_A[12] & ( !\alufunc_A[0]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\aluin2_A[12]~24_combout ) # (!\alufunc_A[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\aluin2_A[12]~24_combout ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!regval1_A[12]),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0312122112003000;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N4
dffeas \off_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \regval1_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[12]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \regval1_A[10]~DUPLICATE_q  ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \regval1_A[10]~DUPLICATE_q  ) + ( \Add1~102  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[11]),
	.datac(!regval2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF0000001B1B;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[11]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[11] ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[11]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[11] ) + ( \Add1~106  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[11]),
	.datac(!regval1_A[11]),
	.datad(!\regval2_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[12]~DUPLICATE_q )) ) + ( \regval1_A[12]~DUPLICATE_q  ) + ( \Add1~110  ))
// \Add1~86  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[12]~DUPLICATE_q )) ) + ( \regval1_A[12]~DUPLICATE_q  ) + ( \Add1~110  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[12]~DUPLICATE_q ),
	.datad(!\regval2_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Selector19~0_combout  & ( \Add1~85_sumout  ) ) # ( !\Selector19~0_combout  & ( \Add1~85_sumout  & ( ((\Selector0~1_combout  & \Add2~85_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector19~0_combout  & ( !\Add1~85_sumout  ) 
// ) # ( !\Selector19~0_combout  & ( !\Add1~85_sumout  & ( (\Selector0~1_combout  & \Add2~85_sumout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~85_sumout ),
	.datad(gnd),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h0303FFFF5757FFFF;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N7
dffeas \aluout_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12] .is_wysiwyg = "true";
defparam \aluout_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \aluout_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[14] .is_wysiwyg = "true";
defparam \aluout_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \regval1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[2]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[2] .is_wysiwyg = "true";
defparam \regval1_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N11
dffeas \off_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[2] .is_wysiwyg = "true";
defparam \off_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \aluin2_A[2]~4 (
// Equation(s):
// \aluin2_A[2]~4_combout  = ( off_A[2] & ( (regval2_A[2]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !off_A[2] & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[2]),
	.datae(gnd),
	.dataf(!off_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~4 .extended_lut = "off";
defparam \aluin2_A[2]~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \alufunc_A[1]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[2] $ (!\aluin2_A[2]~4_combout  $ (alufunc_A[3])))) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!regval1_A[2] & ((!\aluin2_A[2]~4_combout ) 
// # (!\alufunc_A[0]~DUPLICATE_q ))) # (regval1_A[2] & (!\aluin2_A[2]~4_combout  & !\alufunc_A[0]~DUPLICATE_q )))) ) )

	.dataa(!regval1_A[2]),
	.datab(!\aluin2_A[2]~4_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h1E781E7869006900;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \regval2_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[1]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \regval1_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[0]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N3
cyclonev_lcell_comb \regs~33feeder (
// Equation(s):
// \regs~33feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33feeder .extended_lut = "off";
defparam \regs~33feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N4
dffeas \regs~33DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33DUPLICATE .is_wysiwyg = "true";
defparam \regs~33DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \regs~72 (
// Equation(s):
// \regs~72_combout  = ( wregno_W[0] ) # ( !wregno_W[0] & ( ((wregno_W[2]) # (wregno_W[3])) # (wregno_W[1]) ) )

	.dataa(gnd),
	.datab(!wregno_W[1]),
	.datac(!wregno_W[3]),
	.datad(!wregno_W[2]),
	.datae(gnd),
	.dataf(!wregno_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~72 .extended_lut = "off";
defparam \regs~72 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \regs~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N45
cyclonev_lcell_comb \regs~73 (
// Equation(s):
// \regs~73_combout  = ( !\regs~72_combout  & ( \always6~0_combout  & ( (!wregno_W[4] & !wregno_W[5]) ) ) )

	.dataa(!wregno_W[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!wregno_W[5]),
	.datae(!\regs~72_combout ),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73 .extended_lut = "off";
defparam \regs~73 .lut_mask = 64'h00000000AA000000;
defparam \regs~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~7_combout  = !wmemval_M[7]

	.dataa(gnd),
	.datab(!wmemval_M[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~7 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dmem_rtl_0_bypass[43]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N20
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \switches|ready~0 (
// Equation(s):
// \switches|ready~0_combout  = ( aluout_M[7] & ( (!aluout_M[5] & (!aluout_M[2] & (!\wrmem_M~DUPLICATE_q  & aluout_M[4]))) ) )

	.dataa(!aluout_M[5]),
	.datab(!aluout_M[2]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~0 .extended_lut = "off";
defparam \switches|ready~0 .lut_mask = 64'h0000000000800080;
defparam \switches|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \switches|sdata[7]~feeder (
// Equation(s):
// \switches|sdata[7]~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[7]~feeder .extended_lut = "off";
defparam \switches|sdata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|sdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \switches|Add0~125 (
// Equation(s):
// \switches|Add0~125_sumout  = SUM(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))
// \switches|Add0~126  = CARRY(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~125_sumout ),
	.cout(\switches|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~125 .extended_lut = "off";
defparam \switches|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \switches|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \switches|prev[9]~0 (
// Equation(s):
// \switches|prev[9]~0_combout  = ( \wrmem_M~q  & ( aluout_M[7] & ( (\aluout_M[2]~DUPLICATE_q  & (!aluout_M[5] & aluout_M[4])) ) ) ) # ( !\wrmem_M~q  & ( aluout_M[7] & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[5] & aluout_M[4])) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_M[5]),
	.datad(!aluout_M[4]),
	.datae(!\wrmem_M~q ),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~0 .extended_lut = "off";
defparam \switches|prev[9]~0 .lut_mask = 64'h0000000000A00050;
defparam \switches|prev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \switches|prev[9]~1 (
// Equation(s):
// \switches|prev[9]~1_combout  = ( \dmem~33_combout  & ( \switches|prev[9]~0_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\switches|prev[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~1 .extended_lut = "off";
defparam \switches|prev[9]~1 .lut_mask = 64'h0000000000000001;
defparam \switches|prev[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N8
dffeas \aluout_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29] .is_wysiwyg = "true";
defparam \aluout_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \aluin2_A[17]~28 (
// Equation(s):
// \aluin2_A[17]~28_combout  = ( \aluimm_A~q  & ( \regval2_A[17]~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~q  & ( \regval2_A[17]~DUPLICATE_q  ) ) # ( \aluimm_A~q  & ( !\regval2_A[17]~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_A~q ),
	.dataf(!\regval2_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~28 .extended_lut = "off";
defparam \aluin2_A[17]~28 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \regval1_A[17]~DUPLICATE_q  & ( \aluin2_A[17]~28_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[1]~DUPLICATE_q )))) ) ) ) 
// # ( !\regval1_A[17]~DUPLICATE_q  & ( \aluin2_A[17]~28_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q 
// )))) ) ) ) # ( \regval1_A[17]~DUPLICATE_q  & ( !\aluin2_A[17]~28_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & 
// !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[17]~DUPLICATE_q  & ( !\aluin2_A[17]~28_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!\regval1_A[17]~DUPLICATE_q ),
	.dataf(!\aluin2_A[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0302122012203002;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N56
dffeas \regval2_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[17]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[17] .is_wysiwyg = "true";
defparam \regval2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \dbusr[15]~15 (
// Equation(s):
// \dbusr[15]~15_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[60] & ( (!\dmem~37_combout ) # (((!\dmem~35_combout ) # (!\dmem~36_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[60] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~15 .extended_lut = "off";
defparam \dbusr[15]~15 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~2_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \hexes|hdata[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[15] .is_wysiwyg = "true";
defparam \hexes|hdata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \dbusr[15]~16 (
// Equation(s):
// \dbusr[15]~16_combout  = ( \hexes|hdata [15] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!aluout_M[5] & !\wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\hexes|hdata [15]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~16 .extended_lut = "off";
defparam \dbusr[15]~16 .lut_mask = 64'h0000800000000000;
defparam \dbusr[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \dbusr[15]~17 (
// Equation(s):
// \dbusr[15]~17_combout  = ( \hexes|Equal0~2_combout  & ( \hexes|Equal0~1_combout  & ( (\dbusr[15]~16_combout  & (\dmem~33_combout  & (\hexes|Equal0~0_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\dbusr[15]~16_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!\hexes|Equal0~0_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\hexes|Equal0~2_combout ),
	.dataf(!\hexes|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~17 .extended_lut = "off";
defparam \dbusr[15]~17 .lut_mask = 64'h0000000000000001;
defparam \dbusr[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \regval2_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[4]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[4] .is_wysiwyg = "true";
defparam \regval2_A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \aluin2_A[4]~21 (
// Equation(s):
// \aluin2_A[4]~21_combout  = ( off_A[4] & ( (\aluimm_A~q ) # (regval2_A[4]) ) ) # ( !off_A[4] & ( (regval2_A[4] & !\aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[4]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!off_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~21 .extended_lut = "off";
defparam \aluin2_A[4]~21 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \regval1_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[4]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( \regval1_A[4]~DUPLICATE_q  & ( (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q ) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( \regval1_A[4]~DUPLICATE_q  & ( !alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q  $ 
// (\aluin2_A[4]~21_combout )) ) ) ) # ( \alufunc_A[0]~DUPLICATE_q  & ( !\regval1_A[4]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (!\aluin2_A[4]~21_combout ))) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !\regval1_A[4]~DUPLICATE_q  & ( 
// !alufunc_A[3] $ (((!\alufunc_A[1]~DUPLICATE_q ) # (!\aluin2_A[4]~21_combout ))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]~21_combout ),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\regval1_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h555A50A05AA5A0A0;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( \regval1_A[2]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[2]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & ((\off_A[2]~DUPLICATE_q ))) ) + ( \Add1~14  ))
// \Add1~122  = CARRY(( \regval1_A[2]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[2]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & ((\off_A[2]~DUPLICATE_q ))) ) + ( \Add1~14  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\regval2_A[2]~DUPLICATE_q ),
	.datac(!\off_A[2]~DUPLICATE_q ),
	.datad(!\regval1_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000D8D8000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (off_A[3])) ) + ( \regval1_A[3]~DUPLICATE_q  ) + ( \Add1~122  ))
// \Add1~90  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (off_A[3])) ) + ( \regval1_A[3]~DUPLICATE_q  ) + ( \Add1~122  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[3]),
	.datad(!regval2_A[3]),
	.datae(gnd),
	.dataf(!\regval1_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[4])) # (\aluimm_A~DUPLICATE_q  & ((off_A[4]))) ) + ( \Add1~90  ))
// \Add1~126  = CARRY(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[4])) # (\aluimm_A~DUPLICATE_q  & ((off_A[4]))) ) + ( \Add1~90  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval2_A[4]),
	.datac(!off_A[4]),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000D8D8000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Selector0~0_combout  & ( \Add1~125_sumout  & ( (!alufunc_A[3]) # (\Add2~125_sumout ) ) ) ) # ( \Selector0~0_combout  & ( !\Add1~125_sumout  & ( (\Add2~125_sumout  & alufunc_A[3]) ) ) )

	.dataa(!\Add2~125_sumout ),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h000005050000F5F5;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \alufunc_A[2]~DUPLICATE_q  & ( (alufunc_A[5] & ((\Selector27~2_combout ) # (\Selector27~0_combout ))) ) ) # ( !\alufunc_A[2]~DUPLICATE_q  & ( (alufunc_A[5] & \Selector27~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector27~0_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\alufunc_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h000F000F030F030F;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \regval1_A[2]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[2]~DUPLICATE_q )) ) + ( \Add2~14  ))
// \Add2~122  = CARRY(( \regval1_A[2]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[2]~DUPLICATE_q )) ) + ( \Add2~14  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!\off_A[2]~DUPLICATE_q ),
	.datad(!\regval1_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[3]))) # (\aluimm_A~q  & (!off_A[3])) ) + ( regval1_A[3] ) + ( \Add2~122  ))
// \Add2~90  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[3]))) # (\aluimm_A~q  & (!off_A[3])) ) + ( regval1_A[3] ) + ( \Add2~122  ))

	.dataa(!\aluimm_A~q ),
	.datab(!regval1_A[3]),
	.datac(!off_A[3]),
	.datad(!regval2_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000CCCC0000FA50;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( regval1_A[4] ) + ( (!\aluimm_A~q  & ((!regval2_A[4]))) # (\aluimm_A~q  & (!off_A[4])) ) + ( \Add2~90  ))
// \Add2~126  = CARRY(( regval1_A[4] ) + ( (!\aluimm_A~q  & ((!regval2_A[4]))) # (\aluimm_A~q  & (!off_A[4])) ) + ( \Add2~90  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[4]),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(!regval2_A[4]),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[5]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[5])) ) + ( regval1_A[5] ) + ( \Add2~126  ))
// \Add2~114  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[5]~DUPLICATE_q ))) # (\aluimm_A~q  & (!off_A[5])) ) + ( regval1_A[5] ) + ( \Add2~126  ))

	.dataa(!\aluimm_A~q ),
	.datab(!regval1_A[5]),
	.datac(!off_A[5]),
	.datad(!\regval2_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000CCCC0000FA50;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[6]~DUPLICATE_q )) ) + ( \regval1_A[6]~DUPLICATE_q  ) + ( \Add2~114  ))
// \Add2~94  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[6]~DUPLICATE_q )) ) + ( \regval1_A[6]~DUPLICATE_q  ) + ( \Add2~114  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!\off_A[6]~DUPLICATE_q ),
	.datad(!\regval2_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \regval1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[6]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[6] .is_wysiwyg = "true";
defparam \regval1_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[5]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[5])) ) + ( regval1_A[5] ) + ( \Add1~126  ))
// \Add1~114  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[5]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[5])) ) + ( regval1_A[5] ) + ( \Add1~126  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[5]),
	.datad(!\regval2_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[5]),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[6]~DUPLICATE_q )) ) + ( regval1_A[6] ) + ( \Add1~114  ))
// \Add1~94  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[6]~DUPLICATE_q )) ) + ( regval1_A[6] ) + ( \Add1~114  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval1_A[6]),
	.datac(!\off_A[6]~DUPLICATE_q ),
	.datad(!\regval2_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000CCCC000005AF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Add2~93_sumout  & ( \Add1~93_sumout  & ( (alufunc_A[5] & (((\Selector6~0_combout ) # (\Selector0~1_combout )) # (\Selector25~0_combout ))) ) ) ) # ( !\Add2~93_sumout  & ( \Add1~93_sumout  & ( (alufunc_A[5] & 
// ((\Selector6~0_combout ) # (\Selector25~0_combout ))) ) ) ) # ( \Add2~93_sumout  & ( !\Add1~93_sumout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector25~0_combout ))) ) ) ) # ( !\Add2~93_sumout  & ( !\Add1~93_sumout  & ( (\Selector25~0_combout  
// & alufunc_A[5]) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~93_sumout ),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h1111131311331333;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Add1~109_sumout  & ( \Add2~109_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout ) # (\Selector6~0_combout )) # (\Selector20~0_combout ))) ) ) ) # ( !\Add1~109_sumout  & ( \Add2~109_sumout  & ( (alufunc_A[5] & 
// ((\Selector0~1_combout ) # (\Selector20~0_combout ))) ) ) ) # ( \Add1~109_sumout  & ( !\Add2~109_sumout  & ( (alufunc_A[5] & ((\Selector6~0_combout ) # (\Selector20~0_combout ))) ) ) ) # ( !\Add1~109_sumout  & ( !\Add2~109_sumout  & ( 
// (\Selector20~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~109_sumout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h1111131311331333;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \Selector19~0_combout  & ( \Add2~85_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector19~0_combout  & ( \Add2~85_sumout  & ( (alufunc_A[5] & (((\Selector6~0_combout  & \Add1~85_sumout )) # (\Selector0~1_combout ))) ) ) ) # ( 
// \Selector19~0_combout  & ( !\Add2~85_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector19~0_combout  & ( !\Add2~85_sumout  & ( (alufunc_A[5] & (\Selector6~0_combout  & \Add1~85_sumout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~85_sumout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'h0011555505155555;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \regval1_A[13]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[13]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~86  ))
// \Add2~2  = CARRY(( \regval1_A[13]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[13]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~86  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[13]),
	.datad(!\regval1_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \aluin2_A[13]~0 (
// Equation(s):
// \aluin2_A[13]~0_combout  = ( \off_A[31]~DUPLICATE_q  & ( (regval2_A[13]) # (\aluimm_A~q ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~q  & regval2_A[13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[13]),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~0 .extended_lut = "off";
defparam \aluin2_A[13]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A[13]~0_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (\alufunc_A[2]~DUPLICATE_q  & (!\regval1_A[13]~DUPLICATE_q  $ (alufunc_A[3])))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( 
// \aluin2_A[13]~0_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\regval1_A[13]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ))))) ) ) ) # ( \alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A[13]~0_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & 
// (\alufunc_A[2]~DUPLICATE_q  & (!\regval1_A[13]~DUPLICATE_q  $ (!alufunc_A[3])))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A[13]~0_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\regval1_A[13]~DUPLICATE_q ) # 
// (!\alufunc_A[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval1_A[13]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[2]~DUPLICATE_q ),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h001E004800780084;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \Selector6~0_combout  & ( \Selector18~0_combout  & ( alufunc_A[5] ) ) ) # ( !\Selector6~0_combout  & ( \Selector18~0_combout  & ( alufunc_A[5] ) ) ) # ( \Selector6~0_combout  & ( !\Selector18~0_combout  & ( (alufunc_A[5] & 
// (((\Selector0~1_combout  & \Add2~1_sumout )) # (\Add1~1_sumout ))) ) ) ) # ( !\Selector6~0_combout  & ( !\Selector18~0_combout  & ( (\Selector0~1_combout  & (alufunc_A[5] & \Add2~1_sumout )) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add1~1_sumout ),
	.datac(!alufunc_A[5]),
	.datad(!\Add2~1_sumout ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h000503070F0F0F0F;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5F0CC12C0898A20C60802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \dbusr[15]~126 (
// Equation(s):
// \dbusr[15]~126_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dbusr[15]~15_combout  & ((!\dmem~16_q ) # (\dmem~0_q ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dbusr[15]~15_combout  & ((!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dbusr[15]~15_combout  & ((!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (!\dmem~16_q  & \dbusr[15]~15_combout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~16_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbusr[15]~15_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~126 .extended_lut = "off";
defparam \dbusr[15]~126 .lut_mask = 64'h0088008D00D800DD;
defparam \dbusr[15]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \result_A[15]~28 (
// Equation(s):
// \result_A[15]~28_combout  = ( pcplus_A[15] & ( (!\selaluout_A~q ) # (\Selector16~2_combout ) ) ) # ( !pcplus_A[15] & ( (\selaluout_A~q  & \Selector16~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!\Selector16~2_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[15]~28 .extended_lut = "off";
defparam \result_A[15]~28 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \result_A[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N47
dffeas \restmp_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[15]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[15] .is_wysiwyg = "true";
defparam \restmp_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \result_M[15]~93 (
// Equation(s):
// \result_M[15]~93_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[15]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[15]~15_combout  & !dmem_rtl_0_bypass[59])) # (\dbusr[15]~126_combout )))) # (\dbusr[15]~17_combout ) ) 
// )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[15]~15_combout ),
	.datac(!dmem_rtl_0_bypass[59]),
	.datad(!\dbusr[15]~17_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[15]~126_combout ),
	.datag(!restmp_M[15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~93 .extended_lut = "on";
defparam \result_M[15]~93 .lut_mask = 64'h0F0F80FF0F0FAAFF;
defparam \result_M[15]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N2
dffeas \result_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[15]~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[15] .is_wysiwyg = "true";
defparam \result_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \pcplus_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[15] .is_wysiwyg = "true";
defparam \pcplus_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \pcplus_W[15]~feeder (
// Equation(s):
// \pcplus_W[15]~feeder_combout  = ( pcplus_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[15]~feeder .extended_lut = "off";
defparam \pcplus_W[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \pcplus_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[15] .is_wysiwyg = "true";
defparam \pcplus_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \aluout_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15] .is_wysiwyg = "true";
defparam \aluout_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N4
dffeas \aluout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[15] .is_wysiwyg = "true";
defparam \aluout_W[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \dbusr[15]~14 (
// Equation(s):
// \dbusr[15]~14_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~16_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~14 .extended_lut = "off";
defparam \dbusr[15]~14 .lut_mask = 64'h888D888DDD8DDD8D;
defparam \dbusr[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \dbusr[15]~144 (
// Equation(s):
// \dbusr[15]~144_combout  = ( dmem_rtl_0_bypass[59] & ( ((\dbusr[15]~14_combout  & (\dbusr[15]~15_combout  & !\dbusr~0_combout ))) # (\dbusr[15]~17_combout ) ) ) # ( !dmem_rtl_0_bypass[59] & ( ((!\dbusr~0_combout  & ((!\dbusr[15]~15_combout ) # 
// (\dbusr[15]~14_combout )))) # (\dbusr[15]~17_combout ) ) )

	.dataa(!\dbusr[15]~14_combout ),
	.datab(!\dbusr[15]~15_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[15]~17_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[15]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[15]~144 .extended_lut = "off";
defparam \dbusr[15]~144 .lut_mask = 64'hD0FFD0FF10FF10FF;
defparam \dbusr[15]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N49
dffeas \memout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[15]~144_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[15] .is_wysiwyg = "true";
defparam \memout_W[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \wregval_W[15]~3 (
// Equation(s):
// \wregval_W[15]~3_combout  = ( memout_W[15] & ( \selaluout_W~q  & ( aluout_W[15] ) ) ) # ( !memout_W[15] & ( \selaluout_W~q  & ( aluout_W[15] ) ) ) # ( memout_W[15] & ( !\selaluout_W~q  & ( (\selmemout_W~q ) # (pcplus_W[15]) ) ) ) # ( !memout_W[15] & ( 
// !\selaluout_W~q  & ( (pcplus_W[15] & !\selmemout_W~q ) ) ) )

	.dataa(!pcplus_W[15]),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[15]),
	.datad(gnd),
	.datae(!memout_W[15]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[15]~3 .extended_lut = "off";
defparam \wregval_W[15]~3 .lut_mask = 64'h444477770F0F0F0F;
defparam \wregval_W[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \regs_rtl_1_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \aluout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[8] .is_wysiwyg = "true";
defparam \aluout_W[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \pcplus_M[8]~feeder (
// Equation(s):
// \pcplus_M[8]~feeder_combout  = ( pcplus_A[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[8]~feeder .extended_lut = "off";
defparam \pcplus_M[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N34
dffeas \pcplus_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8] .is_wysiwyg = "true";
defparam \pcplus_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \pcplus_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[8] .is_wysiwyg = "true";
defparam \pcplus_W[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \switches|sdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[8] .is_wysiwyg = "true";
defparam \switches|sdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[8]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N17
dffeas \hexes|hdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[8] .is_wysiwyg = "true";
defparam \hexes|hdata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \leds|wrLdata~0 (
// Equation(s):
// \leds|wrLdata~0_combout  = ( !aluout_M[7] & ( (aluout_M[5] & (\wrmem_M~DUPLICATE_q  & (!aluout_M[2] & !aluout_M[4]))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|wrLdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|wrLdata~0 .extended_lut = "off";
defparam \leds|wrLdata~0 .lut_mask = 64'h1000100000000000;
defparam \leds|wrLdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \leds|wrLdata (
// Equation(s):
// \leds|wrLdata~combout  = ( \dmem~33_combout  & ( \leds|wrLdata~0_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\leds|wrLdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|wrLdata~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|wrLdata .extended_lut = "off";
defparam \leds|wrLdata .lut_mask = 64'h0000000000000001;
defparam \leds|wrLdata .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N37
dffeas \leds|ldata[8]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \dbusr[0]~145 (
// Equation(s):
// \dbusr[0]~145_combout  = ( !\wrmem_M~DUPLICATE_q  & ( (!aluout_M[4] & (!aluout_M[7] & !aluout_M[2])) ) )

	.dataa(gnd),
	.datab(!aluout_M[4]),
	.datac(!aluout_M[7]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~145 .extended_lut = "off";
defparam \dbusr[0]~145 .lut_mask = 64'hC000C00000000000;
defparam \dbusr[0]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \dbusr[8]~174 (
// Equation(s):
// \dbusr[8]~174_combout  = ( \leds|ldata[8]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( (((\switches|sdata [8] & \switches|ready~0_combout )) # (\hexes|hdata [8])) # (aluout_M[5]) ) ) ) # ( !\leds|ldata[8]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( 
// (!\switches|sdata [8] & (!aluout_M[5] & (\hexes|hdata [8]))) # (\switches|sdata [8] & (((!aluout_M[5] & \hexes|hdata [8])) # (\switches|ready~0_combout ))) ) ) ) # ( \leds|ldata[8]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|sdata [8] & 
// \switches|ready~0_combout ) ) ) ) # ( !\leds|ldata[8]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|sdata [8] & \switches|ready~0_combout ) ) ) )

	.dataa(!\switches|sdata [8]),
	.datab(!aluout_M[5]),
	.datac(!\hexes|hdata [8]),
	.datad(!\switches|ready~0_combout ),
	.datae(!\leds|ldata[8]~_Duplicate_1_q ),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~174 .extended_lut = "off";
defparam \dbusr[8]~174 .lut_mask = 64'h005500550C5D3F7F;
defparam \dbusr[8]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \dbusr[8]~83 (
// Equation(s):
// \dbusr[8]~83_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[46] & ( (!\dmem~37_combout ) # (((!\dmem~36_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[46] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~83 .extended_lut = "off";
defparam \dbusr[8]~83 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010421052104200000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \dbusr[8]~82 (
// Equation(s):
// \dbusr[8]~82_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~82 .extended_lut = "off";
defparam \dbusr[8]~82 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[8]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \dbusr[8]~175 (
// Equation(s):
// \dbusr[8]~175_combout  = ( \dbusr~0_combout  & ( \dbusr[8]~82_combout  & ( (\dbusr[8]~174_combout  & \hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[8]~82_combout  & ( (((\dbusr[8]~174_combout  & \hexes|Equal0~4_combout )) # 
// (dmem_rtl_0_bypass[45])) # (\dbusr[8]~83_combout ) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[8]~82_combout  & ( (\dbusr[8]~174_combout  & \hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[8]~82_combout  & ( (!\dbusr[8]~174_combout  & 
// (!\dbusr[8]~83_combout  & (dmem_rtl_0_bypass[45]))) # (\dbusr[8]~174_combout  & (((!\dbusr[8]~83_combout  & dmem_rtl_0_bypass[45])) # (\hexes|Equal0~4_combout ))) ) ) )

	.dataa(!\dbusr[8]~174_combout ),
	.datab(!\dbusr[8]~83_combout ),
	.datac(!dmem_rtl_0_bypass[45]),
	.datad(!\hexes|Equal0~4_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[8]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~175 .extended_lut = "off";
defparam \dbusr[8]~175 .lut_mask = 64'h0C5D00553F7F0055;
defparam \dbusr[8]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \memout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[8]~175_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[8] .is_wysiwyg = "true";
defparam \memout_W[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \wregval_W[8]~18 (
// Equation(s):
// \wregval_W[8]~18_combout  = ( memout_W[8] & ( (!\selaluout_W~q  & (((pcplus_W[8])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[8])))) ) ) # ( !memout_W[8] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[8])))) # (\selaluout_W~q  & 
// (((aluout_W[8])))) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selaluout_W~q ),
	.datac(!aluout_W[8]),
	.datad(!pcplus_W[8]),
	.datae(!memout_W[8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[8]~18 .extended_lut = "off";
defparam \wregval_W[8]~18 .lut_mask = 64'h038B47CF038B47CF;
defparam \wregval_W[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = !wmemval_M[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N28
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \dbusr[10]~90 (
// Equation(s):
// \dbusr[10]~90_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~11_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~11_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~11_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~90 .extended_lut = "off";
defparam \dbusr[10]~90 .lut_mask = 64'hC0E2C0E2D1F3D1F3;
defparam \dbusr[10]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \dbusr[10]~91 (
// Equation(s):
// \dbusr[10]~91_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[50] & ( (!\dmem~36_combout ) # (((!\dmem~37_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[50] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~91 .extended_lut = "off";
defparam \dbusr[10]~91 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[10]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N22
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N27
cyclonev_lcell_comb \dbusr[10]~178 (
// Equation(s):
// \dbusr[10]~178_combout  = ( dmem_rtl_0_bypass[49] & ( ((\dbusr[10]~90_combout  & (!\dbusr~0_combout  & \dbusr[10]~91_combout ))) # (\dbusr[10]~93_combout ) ) ) # ( !dmem_rtl_0_bypass[49] & ( ((!\dbusr~0_combout  & ((!\dbusr[10]~91_combout ) # 
// (\dbusr[10]~90_combout )))) # (\dbusr[10]~93_combout ) ) )

	.dataa(!\dbusr[10]~90_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!\dbusr[10]~93_combout ),
	.datad(!\dbusr[10]~91_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~178 .extended_lut = "off";
defparam \dbusr[10]~178 .lut_mask = 64'hCF4FCF4F0F4F0F4F;
defparam \dbusr[10]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N28
dffeas \memout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[10]~178_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[10] .is_wysiwyg = "true";
defparam \memout_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N22
dffeas \pcplus_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[10] .is_wysiwyg = "true";
defparam \pcplus_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N28
dffeas \pcplus_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[10] .is_wysiwyg = "true";
defparam \pcplus_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N28
dffeas \aluout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[10]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[10] .is_wysiwyg = "true";
defparam \aluout_W[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \wregval_W[10]~20 (
// Equation(s):
// \wregval_W[10]~20_combout  = ( pcplus_W[10] & ( aluout_W[10] & ( ((!\selmemout_W~q ) # (memout_W[10])) # (\selaluout_W~q ) ) ) ) # ( !pcplus_W[10] & ( aluout_W[10] & ( ((\selmemout_W~q  & memout_W[10])) # (\selaluout_W~q ) ) ) ) # ( pcplus_W[10] & ( 
// !aluout_W[10] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # (memout_W[10]))) ) ) ) # ( !pcplus_W[10] & ( !aluout_W[10] & ( (!\selaluout_W~q  & (\selmemout_W~q  & memout_W[10])) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[10]),
	.datad(gnd),
	.datae(!pcplus_W[10]),
	.dataf(!aluout_W[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[10]~20 .extended_lut = "off";
defparam \wregval_W[10]~20 .lut_mask = 64'h02028A8A5757DFDF;
defparam \wregval_W[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \aluout_W[11]~feeder (
// Equation(s):
// \aluout_W[11]~feeder_combout  = ( aluout_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[11]~feeder .extended_lut = "off";
defparam \aluout_W[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \aluout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[11] .is_wysiwyg = "true";
defparam \aluout_W[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( !wmemval_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \dbusr[11]~94 (
// Equation(s):
// \dbusr[11]~94_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem~12_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem~12_q  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dmem~12_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dmem~12_q  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\dmem~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~94 .extended_lut = "off";
defparam \dbusr[11]~94 .lut_mask = 64'hCCCFFCFF00033033;
defparam \dbusr[11]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \dbusr[11]~179 (
// Equation(s):
// \dbusr[11]~179_combout  = ( \dbusr[11]~94_combout  & ( ((!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[51]) # (\dbusr[11]~95_combout )))) # (\dbusr[11]~97_combout ) ) ) # ( !\dbusr[11]~94_combout  & ( ((!\dbusr[11]~95_combout  & (!dmem_rtl_0_bypass[51] & 
// !\dbusr~0_combout ))) # (\dbusr[11]~97_combout ) ) )

	.dataa(!\dbusr[11]~95_combout ),
	.datab(!\dbusr[11]~97_combout ),
	.datac(!dmem_rtl_0_bypass[51]),
	.datad(!\dbusr~0_combout ),
	.datae(gnd),
	.dataf(!\dbusr[11]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~179 .extended_lut = "off";
defparam \dbusr[11]~179 .lut_mask = 64'hB333B333F733F733;
defparam \dbusr[11]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \memout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[11]~179_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[11] .is_wysiwyg = "true";
defparam \memout_W[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \pcplus_M[11]~feeder (
// Equation(s):
// \pcplus_M[11]~feeder_combout  = ( pcplus_A[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[11]~feeder .extended_lut = "off";
defparam \pcplus_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \pcplus_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[11] .is_wysiwyg = "true";
defparam \pcplus_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N1
dffeas \pcplus_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[11] .is_wysiwyg = "true";
defparam \pcplus_W[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \wregval_W[11]~21 (
// Equation(s):
// \wregval_W[11]~21_combout  = ( pcplus_W[11] & ( (!\selaluout_W~q  & (((!\selmemout_W~q ) # (memout_W[11])))) # (\selaluout_W~q  & (aluout_W[11])) ) ) # ( !pcplus_W[11] & ( (!\selaluout_W~q  & (((\selmemout_W~q  & memout_W[11])))) # (\selaluout_W~q  & 
// (aluout_W[11])) ) )

	.dataa(!aluout_W[11]),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[11]),
	.datad(!\selaluout_W~q ),
	.datae(!pcplus_W[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[11]~21 .extended_lut = "off";
defparam \wregval_W[11]~21 .lut_mask = 64'h0355CF550355CF55;
defparam \wregval_W[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N11
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002012904501F0024240000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \dbusr[13]~6 (
// Equation(s):
// \dbusr[13]~6_combout  = ( \dmem~14_q  & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~14_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~6 .extended_lut = "off";
defparam \dbusr[13]~6 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dbusr[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \dbusr[13]~7 (
// Equation(s):
// \dbusr[13]~7_combout  = ( \dmem~36_combout  & ( dmem_rtl_0_bypass[56] & ( (!\dmem~35_combout ) # (((!\dmem~38_combout ) # (!\dmem~37_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[56] ) )

	.dataa(!\dmem~35_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~36_combout ),
	.dataf(!dmem_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~7 .extended_lut = "off";
defparam \dbusr[13]~7 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \dbusr[13]~142 (
// Equation(s):
// \dbusr[13]~142_combout  = ( \dbusr[13]~7_combout  & ( ((!\dbusr~0_combout  & \dbusr[13]~6_combout )) # (\dbusr[13]~9_combout ) ) ) # ( !\dbusr[13]~7_combout  & ( ((!\dbusr~0_combout  & dmem_rtl_0_bypass[55])) # (\dbusr[13]~9_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[13]~9_combout ),
	.datac(!\dbusr[13]~6_combout ),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!\dbusr[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~142 .extended_lut = "off";
defparam \dbusr[13]~142 .lut_mask = 64'h33BB33BB3B3B3B3B;
defparam \dbusr[13]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \memout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[13]~142_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[13] .is_wysiwyg = "true";
defparam \memout_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \aluout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[13] .is_wysiwyg = "true";
defparam \aluout_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \pcplus_M[13]~feeder (
// Equation(s):
// \pcplus_M[13]~feeder_combout  = ( pcplus_A[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[13]~feeder .extended_lut = "off";
defparam \pcplus_M[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N58
dffeas \pcplus_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[13] .is_wysiwyg = "true";
defparam \pcplus_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N53
dffeas \pcplus_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[13] .is_wysiwyg = "true";
defparam \pcplus_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \wregval_W[13]~1 (
// Equation(s):
// \wregval_W[13]~1_combout  = ( pcplus_W[13] & ( (!\selaluout_W~q  & (((!\selmemout_W~q )) # (memout_W[13]))) # (\selaluout_W~q  & (((aluout_W[13])))) ) ) # ( !pcplus_W[13] & ( (!\selaluout_W~q  & (memout_W[13] & (\selmemout_W~q ))) # (\selaluout_W~q  & 
// (((aluout_W[13])))) ) )

	.dataa(!memout_W[13]),
	.datab(!\selmemout_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(!aluout_W[13]),
	.datae(gnd),
	.dataf(!pcplus_W[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[13]~1 .extended_lut = "off";
defparam \wregval_W[13]~1 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \wregval_W[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N8
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \dbusr[14]~11 (
// Equation(s):
// \dbusr[14]~11_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[58] & ( (!\dmem~37_combout ) # (((!\dmem~35_combout ) # (!\dmem~36_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[58] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~11 .extended_lut = "off";
defparam \dbusr[14]~11 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N47
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[14]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~1_combout  = !wmemval_M[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[57]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dmem_rtl_0_bypass[57]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \hexes|hdata[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[14] .is_wysiwyg = "true";
defparam \hexes|hdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \dbusr[14]~12 (
// Equation(s):
// \dbusr[14]~12_combout  = ( \hexes|hdata [14] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!\wrmem_M~DUPLICATE_q  & !aluout_M[5]))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[5]),
	.datae(!\hexes|hdata [14]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~12 .extended_lut = "off";
defparam \dbusr[14]~12 .lut_mask = 64'h0000800000000000;
defparam \dbusr[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \dbusr[14]~13 (
// Equation(s):
// \dbusr[14]~13_combout  = ( \dmem~33_combout  & ( \dbusr[14]~12_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[14]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~13 .extended_lut = "off";
defparam \dbusr[14]~13 .lut_mask = 64'h0000000000000001;
defparam \dbusr[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( !wmemval_M[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF032E00E40E54608310B5D2FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \dbusr[14]~10 (
// Equation(s):
// \dbusr[14]~10_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~15_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))) ) ) # 
// ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~15_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\dmem~15_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~10 .extended_lut = "off";
defparam \dbusr[14]~10 .lut_mask = 64'hCD01CD01EF23EF23;
defparam \dbusr[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \dbusr[14]~143 (
// Equation(s):
// \dbusr[14]~143_combout  = ( \dbusr[14]~10_combout  & ( ((!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[57]) # (\dbusr[14]~11_combout )))) # (\dbusr[14]~13_combout ) ) ) # ( !\dbusr[14]~10_combout  & ( ((!\dbusr[14]~11_combout  & (!\dbusr~0_combout  & 
// !dmem_rtl_0_bypass[57]))) # (\dbusr[14]~13_combout ) ) )

	.dataa(!\dbusr[14]~11_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\dbusr[14]~13_combout ),
	.datae(!\dbusr[14]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~143 .extended_lut = "off";
defparam \dbusr[14]~143 .lut_mask = 64'h80FFC4FF80FFC4FF;
defparam \dbusr[14]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N37
dffeas \memout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[14]~143_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[14] .is_wysiwyg = "true";
defparam \memout_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N16
dffeas \aluout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[14] .is_wysiwyg = "true";
defparam \aluout_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N23
dffeas \pcplus_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14] .is_wysiwyg = "true";
defparam \pcplus_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N17
dffeas \pcplus_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[14] .is_wysiwyg = "true";
defparam \pcplus_W[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \wregval_W[14]~2 (
// Equation(s):
// \wregval_W[14]~2_combout  = ( \selaluout_W~q  & ( aluout_W[14] ) ) # ( !\selaluout_W~q  & ( (!\selmemout_W~q  & ((pcplus_W[14]))) # (\selmemout_W~q  & (memout_W[14])) ) )

	.dataa(!memout_W[14]),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[14]),
	.datad(!pcplus_W[14]),
	.datae(!\selaluout_W~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[14]~2 .extended_lut = "off";
defparam \wregval_W[14]~2 .lut_mask = 64'h11DD0F0F11DD0F0F;
defparam \wregval_W[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \dbusr[16]~161 (
// Equation(s):
// \dbusr[16]~161_combout  = ( dmem_rtl_0_bypass[61] & ( \dbusr[16]~58_combout  & ( (!\dbusr~0_combout ) # (\dbusr[16]~61_combout ) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( \dbusr[16]~58_combout  & ( ((!\dbusr~0_combout  & \dbusr[16]~59_combout )) # 
// (\dbusr[16]~61_combout ) ) ) ) # ( dmem_rtl_0_bypass[61] & ( !\dbusr[16]~58_combout  & ( ((!\dbusr~0_combout  & !\dbusr[16]~59_combout )) # (\dbusr[16]~61_combout ) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dbusr[16]~58_combout  & ( \dbusr[16]~61_combout  ) 
// ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[16]~61_combout ),
	.datac(!\dbusr[16]~59_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dbusr[16]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~161 .extended_lut = "off";
defparam \dbusr[16]~161 .lut_mask = 64'h3333B3B33B3BBBBB;
defparam \dbusr[16]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N56
dffeas \memout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[16]~161_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[16] .is_wysiwyg = "true";
defparam \memout_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N37
dffeas \pcplus_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[16] .is_wysiwyg = "true";
defparam \pcplus_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N58
dffeas \pcplus_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[16] .is_wysiwyg = "true";
defparam \pcplus_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[16]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add2~10  ))
// \Add2~82  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[16]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add2~10  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[16]~DUPLICATE_q ),
	.datad(!\regval2_A[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N9
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \regval1_A[13]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[13])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[31]~DUPLICATE_q ))) ) + ( \Add1~86  ))
// \Add1~2  = CARRY(( \regval1_A[13]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[13])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[31]~DUPLICATE_q ))) ) + ( \Add1~86  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval2_A[13]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval1_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000D8D8000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~2  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!\regval2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \regval1_A[15]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \regval1_A[15]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~6  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval2_A[15]~DUPLICATE_q ),
	.datad(!\regval1_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[16]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add1~10  ))
// \Add1~82  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[16]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add1~10  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval1_A[16]~DUPLICATE_q ),
	.datad(!\regval2_A[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \alufunc_A[2]~DUPLICATE_q  & ( \Add1~81_sumout  & ( (((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector6~0_combout )) # (\Selector15~3_combout ) ) ) ) # ( !\alufunc_A[2]~DUPLICATE_q  & ( \Add1~81_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \alufunc_A[2]~DUPLICATE_q  & ( !\Add1~81_sumout  & ( ((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector15~3_combout ) ) ) ) # ( !\alufunc_A[2]~DUPLICATE_q  & ( 
// !\Add1~81_sumout  & ( (\Selector0~1_combout  & \Add2~81_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add2~81_sumout ),
	.datac(!\Selector15~3_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\alufunc_A[2]~DUPLICATE_q ),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N44
dffeas \aluout_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16] .is_wysiwyg = "true";
defparam \aluout_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N53
dffeas \aluout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[16] .is_wysiwyg = "true";
defparam \aluout_W[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \wregval_W[16]~12 (
// Equation(s):
// \wregval_W[16]~12_combout  = ( aluout_W[16] & ( ((!\selmemout_W~q  & ((pcplus_W[16]))) # (\selmemout_W~q  & (memout_W[16]))) # (\selaluout_W~q ) ) ) # ( !aluout_W[16] & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & ((pcplus_W[16]))) # (\selmemout_W~q  & 
// (memout_W[16])))) ) )

	.dataa(!memout_W[16]),
	.datab(!\selaluout_W~q ),
	.datac(!pcplus_W[16]),
	.datad(!\selmemout_W~q ),
	.datae(gnd),
	.dataf(!aluout_W[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[16]~12 .extended_lut = "off";
defparam \wregval_W[16]~12 .lut_mask = 64'h0C440C443F773F77;
defparam \wregval_W[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( regval1_A[11] ) + ( off_A[9] ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( regval1_A[11] ) + ( off_A[9] ) + ( \Add4~58  ))

	.dataa(!off_A[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \off_A[11]~DUPLICATE_q  ) + ( regval1_A[12] ) + ( \Add4~62  ))
// \Add4~18  = CARRY(( \off_A[11]~DUPLICATE_q  ) + ( regval1_A[12] ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[12]),
	.datad(!\off_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( regval1_A[13] ) + ( \off_A[11]~DUPLICATE_q  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( regval1_A[13] ) + ( \off_A[11]~DUPLICATE_q  ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[11]~DUPLICATE_q ),
	.datad(!regval1_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( regval1_A[14] ) + ( off_A[12] ) + ( \Add4~22  ))
// \Add4~34  = CARRY(( regval1_A[14] ) + ( off_A[12] ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[12]),
	.datad(!regval1_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add4~34  ))
// \Add4~26  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add4~34  ))

	.dataa(!\regval1_A[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[16] ) + ( \Add4~26  ))
// \Add4~38  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[16] ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[16]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add4~38  ))
// \Add4~30  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add4~38  ))

	.dataa(!\regval1_A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N45
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[17] ) + ( \Add3~38  ))
// \Add3~30  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[17] ) + ( \Add3~38  ))

	.dataa(!pcplus_A[17]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \pcgood_A[17]~9 (
// Equation(s):
// \pcgood_A[17]~9_combout  = ( \Add3~29_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & ((pcplus_A[17]))) # (\isjump_A~q  & (\Add4~29_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~29_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & ((pcplus_A[17]))) # (\isjump_A~q  & (\Add4~29_sumout )))) ) ) ) # ( \Add3~29_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[17]))) # (\isjump_A~q  & (\Add4~29_sumout )) ) ) ) # ( !\Add3~29_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[17]))) # (\isjump_A~q  & (\Add4~29_sumout )) ) ) )

	.dataa(!\Add4~29_sumout ),
	.datab(!pcplus_A[17]),
	.datac(!\isbranch_A~q ),
	.datad(!\isjump_A~q ),
	.datae(!\Add3~29_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[17]~9 .extended_lut = "off";
defparam \pcgood_A[17]~9 .lut_mask = 64'h3355335530503F5F;
defparam \pcgood_A[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N7
dffeas \pcgood_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[17]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[17] .is_wysiwyg = "true";
defparam \pcgood_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N10
dffeas \pcgood_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[17] .is_wysiwyg = "true";
defparam \pcgood_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y6_N58
dffeas \bptable_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N7
dffeas \pcgood_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[18]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N34
dffeas \pcgood_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[18]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[18] .is_wysiwyg = "true";
defparam \pcgood_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N5
dffeas \pcgood_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[19] .is_wysiwyg = "true";
defparam \pcgood_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N59
dffeas \pcgood_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[20]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[20] .is_wysiwyg = "true";
defparam \pcgood_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N56
dffeas \pcgood_M[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[21]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[21]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N58
dffeas \pcgood_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[21]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[21] .is_wysiwyg = "true";
defparam \pcgood_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N22
dffeas \pcgood_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[22] .is_wysiwyg = "true";
defparam \pcgood_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N34
dffeas \pcgood_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[23] .is_wysiwyg = "true";
defparam \pcgood_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~34  ))
// \Add0~26  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N15
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~26  ))
// \Add0~74  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N16
dffeas \pcplus_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[18] .is_wysiwyg = "true";
defparam \pcplus_D[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N51
cyclonev_lcell_comb \pcplus_A[18]~feeder (
// Equation(s):
// \pcplus_A[18]~feeder_combout  = ( pcplus_D[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[18]~feeder .extended_lut = "off";
defparam \pcplus_A[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N52
dffeas \pcplus_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[18] .is_wysiwyg = "true";
defparam \pcplus_A[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( pcplus_A[18] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~30  ))
// \Add3~78  = CARRY(( pcplus_A[18] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!pcplus_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N51
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \pcplus_A[19]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( \pcplus_A[19]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pcplus_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N54
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[20] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[20] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!pcplus_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N57
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( pcplus_A[21] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( pcplus_A[21] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!pcplus_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[22] ) + ( \Add3~90  ))
// \Add3~94  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[22] ) + ( \Add3~90  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N3
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[23] ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[23] ) + ( \Add3~94  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[24] ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[24] ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!pcplus_A[24]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \result_A[24]~24 (
// Equation(s):
// \result_A[24]~24_combout  = ( pcplus_A[24] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_A[24]),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[24]~24 .extended_lut = "off";
defparam \result_A[24]~24 .lut_mask = 64'h0000FFFF00000000;
defparam \result_A[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N22
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \dbusr[24]~116 (
// Equation(s):
// \dbusr[24]~116_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[78] & ( ((!\dmem~35_combout ) # ((!\dmem~37_combout ) # (!\dmem~36_combout ))) # (\dmem~34_combout ) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[78] ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\dmem~35_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[24]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[24]~116 .extended_lut = "off";
defparam \dbusr[24]~116 .lut_mask = 64'h00000000FFFFFFFD;
defparam \dbusr[24]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041357D87C705052111000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \dbusr[24]~115 (
// Equation(s):
// \dbusr[24]~115_combout  = ( \dmem~25_q  & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\dmem~25_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\dmem~25_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[24]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[24]~115 .extended_lut = "off";
defparam \dbusr[24]~115 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \dbusr[24]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N4
dffeas \dmem_rtl_0_bypass[77]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[77]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \dbusr[24]~186 (
// Equation(s):
// \dbusr[24]~186_combout  = ( !\dbusr~0_combout  & ( \dmem_rtl_0_bypass[77]~DUPLICATE_q  & ( (!\dbusr[24]~116_combout ) # (\dbusr[24]~115_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dmem_rtl_0_bypass[77]~DUPLICATE_q  & ( (\dbusr[24]~116_combout  & 
// \dbusr[24]~115_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dbusr[24]~116_combout ),
	.datac(gnd),
	.datad(!\dbusr[24]~115_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dmem_rtl_0_bypass[77]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[24]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[24]~186 .extended_lut = "off";
defparam \dbusr[24]~186 .lut_mask = 64'h00330000CCFF0000;
defparam \dbusr[24]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N25
dffeas \memout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[24]~186_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[24] .is_wysiwyg = "true";
defparam \memout_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \regval2_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[23]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[23] .is_wysiwyg = "true";
defparam \regval2_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N56
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[75]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[75]~feeder_combout  = ( wmemval_M[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \hexes|hdata[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[23]~DUPLICATE .is_wysiwyg = "true";
defparam \hexes|hdata[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \dbusr[23]~112 (
// Equation(s):
// \dbusr[23]~112_combout  = ( !aluout_M[5] & ( \hexes|hdata[23]~DUPLICATE_q  & ( (!\aluout_M[7]~DUPLICATE_q  & (!aluout_M[4] & (!\wrmem_M~DUPLICATE_q  & !\aluout_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[7]~DUPLICATE_q ),
	.datab(!aluout_M[4]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!\aluout_M[2]~DUPLICATE_q ),
	.datae(!aluout_M[5]),
	.dataf(!\hexes|hdata[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~112 .extended_lut = "off";
defparam \dbusr[23]~112 .lut_mask = 64'h0000000080000000;
defparam \dbusr[23]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \dbusr[23]~113 (
// Equation(s):
// \dbusr[23]~113_combout  = ( \dmem~33_combout  & ( \hexes|Equal0~0_combout  & ( (\hexes|Equal0~3_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \dbusr[23]~112_combout ))) ) ) )

	.dataa(!\hexes|Equal0~3_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\dbusr[23]~112_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\hexes|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~113 .extended_lut = "off";
defparam \dbusr[23]~113 .lut_mask = 64'h0000000000000001;
defparam \dbusr[23]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N11
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \dbusr[23]~111 (
// Equation(s):
// \dbusr[23]~111_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[76] & ( ((!\dmem~37_combout ) # ((!\dmem~35_combout ) # (!\dmem~36_combout ))) # (\dmem~34_combout ) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[76] ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\dmem~37_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~111 .extended_lut = "off";
defparam \dbusr[23]~111 .lut_mask = 64'h00000000FFFFFFFD;
defparam \dbusr[23]~111 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y8_N41
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \dbusr[23]~110 (
// Equation(s):
// \dbusr[23]~110_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( !\dmem~24_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~110 .extended_lut = "off";
defparam \dbusr[23]~110 .lut_mask = 64'h0005AAAF5505FFAF;
defparam \dbusr[23]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \dbusr[23]~114 (
// Equation(s):
// \dbusr[23]~114_combout  = ( \dbusr[23]~111_combout  & ( \dbusr[23]~110_combout  & ( (!\dbusr~0_combout ) # (\dbusr[23]~113_combout ) ) ) ) # ( !\dbusr[23]~111_combout  & ( \dbusr[23]~110_combout  & ( ((!\dbusr~0_combout  & dmem_rtl_0_bypass[75])) # 
// (\dbusr[23]~113_combout ) ) ) ) # ( \dbusr[23]~111_combout  & ( !\dbusr[23]~110_combout  & ( \dbusr[23]~113_combout  ) ) ) # ( !\dbusr[23]~111_combout  & ( !\dbusr[23]~110_combout  & ( ((!\dbusr~0_combout  & dmem_rtl_0_bypass[75])) # 
// (\dbusr[23]~113_combout ) ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!dmem_rtl_0_bypass[75]),
	.datac(!\dbusr[23]~113_combout ),
	.datad(gnd),
	.datae(!\dbusr[23]~111_combout ),
	.dataf(!\dbusr[23]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~114 .extended_lut = "off";
defparam \dbusr[23]~114 .lut_mask = 64'h2F2F0F0F2F2FAFAF;
defparam \dbusr[23]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N43
dffeas \memout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[23]~114_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[23] .is_wysiwyg = "true";
defparam \memout_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N35
dffeas \aluout_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector8~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23] .is_wysiwyg = "true";
defparam \aluout_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \aluout_W[23]~feeder (
// Equation(s):
// \aluout_W[23]~feeder_combout  = ( aluout_M[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[23]~feeder .extended_lut = "off";
defparam \aluout_W[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N55
dffeas \aluout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[23] .is_wysiwyg = "true";
defparam \aluout_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \pcplus_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[23] .is_wysiwyg = "true";
defparam \pcplus_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N46
dffeas \pcplus_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[23] .is_wysiwyg = "true";
defparam \pcplus_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \wregval_W[23]~28 (
// Equation(s):
// \wregval_W[23]~28_combout  = ( pcplus_W[23] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # ((memout_W[23])))) # (\selaluout_W~q  & (((aluout_W[23])))) ) ) # ( !pcplus_W[23] & ( (!\selaluout_W~q  & (\selmemout_W~q  & (memout_W[23]))) # (\selaluout_W~q  & 
// (((aluout_W[23])))) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selaluout_W~q ),
	.datac(!memout_W[23]),
	.datad(!aluout_W[23]),
	.datae(gnd),
	.dataf(!pcplus_W[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[23]~28 .extended_lut = "off";
defparam \wregval_W[23]~28 .lut_mask = 64'h043704378CBF8CBF;
defparam \wregval_W[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \regs_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \dbusr[23]~139 (
// Equation(s):
// \dbusr[23]~139_combout  = ( \dbusr[23]~111_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( \dbusr[23]~111_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~24_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\dbusr[23]~111_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[23]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[23]~139 .extended_lut = "off";
defparam \dbusr[23]~139 .lut_mask = 64'h0000303500003A3F;
defparam \dbusr[23]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \result_A[23]~42 (
// Equation(s):
// \result_A[23]~42_combout  = ( pcplus_A[23] & ( (!\selaluout_A~q ) # ((alufunc_A[5] & \Selector8~1_combout )) ) ) # ( !pcplus_A[23] & ( (\selaluout_A~q  & (alufunc_A[5] & \Selector8~1_combout )) ) )

	.dataa(!\selaluout_A~q ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~42 .extended_lut = "off";
defparam \result_A[23]~42 .lut_mask = 64'h01010101ABABABAB;
defparam \result_A[23]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N52
dffeas \restmp_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[23]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[23] .is_wysiwyg = "true";
defparam \restmp_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \result_M[23]~41 (
// Equation(s):
// \result_M[23]~41_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[23]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[23]~111_combout  & dmem_rtl_0_bypass[75])) # (\dbusr[23]~139_combout )))) # (\dbusr[23]~113_combout ) ) 
// )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[23]~111_combout ),
	.datac(!dmem_rtl_0_bypass[75]),
	.datad(!\dbusr[23]~113_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[23]~139_combout ),
	.datag(!restmp_M[23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[23]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[23]~41 .extended_lut = "on";
defparam \result_M[23]~41 .lut_mask = 64'h0F0F08FF0F0FAAFF;
defparam \result_M[23]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \result_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[23]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[23] .is_wysiwyg = "true";
defparam \result_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \aluout_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18] .is_wysiwyg = "true";
defparam \aluout_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N3
cyclonev_lcell_comb \aluout_W[18]~feeder (
// Equation(s):
// \aluout_W[18]~feeder_combout  = ( aluout_M[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[18]~feeder .extended_lut = "off";
defparam \aluout_W[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \aluout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[18] .is_wysiwyg = "true";
defparam \aluout_W[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N3
cyclonev_lcell_comb \pcplus_M[18]~feeder (
// Equation(s):
// \pcplus_M[18]~feeder_combout  = ( pcplus_A[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[18]~feeder .extended_lut = "off";
defparam \pcplus_M[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N5
dffeas \pcplus_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[18] .is_wysiwyg = "true";
defparam \pcplus_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \pcplus_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[18] .is_wysiwyg = "true";
defparam \pcplus_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N47
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N38
dffeas \hexes|hdata[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[18] .is_wysiwyg = "true";
defparam \hexes|hdata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \dbusr[18]~52 (
// Equation(s):
// \dbusr[18]~52_combout  = ( \hexes|hdata [18] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!\wrmem_M~DUPLICATE_q  & !aluout_M[5]))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[5]),
	.datae(!\hexes|hdata [18]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~52 .extended_lut = "off";
defparam \dbusr[18]~52 .lut_mask = 64'h0000800000000000;
defparam \dbusr[18]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \dbusr[18]~53 (
// Equation(s):
// \dbusr[18]~53_combout  = ( \dmem~33_combout  & ( \dbusr[18]~52_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~53 .extended_lut = "off";
defparam \dbusr[18]~53 .lut_mask = 64'h0000000000000001;
defparam \dbusr[18]~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA263581F70BC339F1C00000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \dbusr[18]~50 (
// Equation(s):
// \dbusr[18]~50_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\dmem~19_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~50 .extended_lut = "off";
defparam \dbusr[18]~50 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N28
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \dbusr[18]~159 (
// Equation(s):
// \dbusr[18]~159_combout  = ( dmem_rtl_0_bypass[65] & ( ((!\dbusr~0_combout  & ((!\dbusr[18]~51_combout ) # (\dbusr[18]~50_combout )))) # (\dbusr[18]~53_combout ) ) ) # ( !dmem_rtl_0_bypass[65] & ( ((!\dbusr~0_combout  & (\dbusr[18]~51_combout  & 
// \dbusr[18]~50_combout ))) # (\dbusr[18]~53_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[18]~53_combout ),
	.datac(!\dbusr[18]~51_combout ),
	.datad(!\dbusr[18]~50_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[65]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~159 .extended_lut = "off";
defparam \dbusr[18]~159 .lut_mask = 64'h333B333BB3BBB3BB;
defparam \dbusr[18]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N55
dffeas \memout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[18]~159_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[18] .is_wysiwyg = "true";
defparam \memout_W[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \wregval_W[18]~10 (
// Equation(s):
// \wregval_W[18]~10_combout  = ( \selaluout_W~q  & ( memout_W[18] & ( aluout_W[18] ) ) ) # ( !\selaluout_W~q  & ( memout_W[18] & ( (\selmemout_W~q ) # (pcplus_W[18]) ) ) ) # ( \selaluout_W~q  & ( !memout_W[18] & ( aluout_W[18] ) ) ) # ( !\selaluout_W~q  & ( 
// !memout_W[18] & ( (pcplus_W[18] & !\selmemout_W~q ) ) ) )

	.dataa(!aluout_W[18]),
	.datab(!pcplus_W[18]),
	.datac(!\selmemout_W~q ),
	.datad(gnd),
	.datae(!\selaluout_W~q ),
	.dataf(!memout_W[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[18]~10 .extended_lut = "off";
defparam \wregval_W[18]~10 .lut_mask = 64'h303055553F3F5555;
defparam \wregval_W[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \aluout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[20] .is_wysiwyg = "true";
defparam \aluout_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \pcplus_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[20] .is_wysiwyg = "true";
defparam \pcplus_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N31
dffeas \pcplus_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[20] .is_wysiwyg = "true";
defparam \pcplus_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N1
dffeas \memout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[20]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[20] .is_wysiwyg = "true";
defparam \memout_W[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N0
cyclonev_lcell_comb \wregval_W[20]~8 (
// Equation(s):
// \wregval_W[20]~8_combout  = ( \selaluout_W~q  & ( aluout_W[20] ) ) # ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (pcplus_W[20])) # (\selmemout_W~q  & ((memout_W[20]))) ) )

	.dataa(!aluout_W[20]),
	.datab(!\selmemout_W~q ),
	.datac(!pcplus_W[20]),
	.datad(!memout_W[20]),
	.datae(gnd),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[20]~8 .extended_lut = "off";
defparam \wregval_W[20]~8 .lut_mask = 64'h0C3F0C3F55555555;
defparam \wregval_W[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \aluout_W[21]~feeder (
// Equation(s):
// \aluout_W[21]~feeder_combout  = ( aluout_M[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[21]~feeder .extended_lut = "off";
defparam \aluout_W[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \aluout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[21] .is_wysiwyg = "true";
defparam \aluout_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \pcplus_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[21] .is_wysiwyg = "true";
defparam \pcplus_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \pcplus_W[21]~feeder (
// Equation(s):
// \pcplus_W[21]~feeder_combout  = ( pcplus_M[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[21]~feeder .extended_lut = "off";
defparam \pcplus_W[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \pcplus_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[21] .is_wysiwyg = "true";
defparam \pcplus_W[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \result_A[21]~31 (
// Equation(s):
// \result_A[21]~31_combout  = ( pcplus_A[21] & ( (!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & \Selector10~1_combout )) ) ) # ( !pcplus_A[21] & ( (\selaluout_A~DUPLICATE_q  & (alufunc_A[5] & \Selector10~1_combout )) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector10~1_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~31 .extended_lut = "off";
defparam \result_A[21]~31 .lut_mask = 64'h00030003CCCFCCCF;
defparam \result_A[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N25
dffeas \restmp_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[21]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[21] .is_wysiwyg = "true";
defparam \restmp_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N38
dffeas \regs_rtl_1_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N55
dffeas \hexes|hdata[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[21] .is_wysiwyg = "true";
defparam \hexes|hdata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \dbusr[21]~47 (
// Equation(s):
// \dbusr[21]~47_combout  = ( !aluout_M[5] & ( \hexes|hdata [21] & ( (!\aluout_M[7]~DUPLICATE_q  & (!aluout_M[4] & (!\aluout_M[2]~DUPLICATE_q  & !\wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[7]~DUPLICATE_q ),
	.datab(!aluout_M[4]),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!aluout_M[5]),
	.dataf(!\hexes|hdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~47 .extended_lut = "off";
defparam \dbusr[21]~47 .lut_mask = 64'h0000000080000000;
defparam \dbusr[21]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \dbusr[21]~48 (
// Equation(s):
// \dbusr[21]~48_combout  = ( \dmem~33_combout  & ( \dbusr[21]~47_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[21]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~48 .extended_lut = "off";
defparam \dbusr[21]~48 .lut_mask = 64'h0000000000000001;
defparam \dbusr[21]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N8
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \dbusr[21]~46 (
// Equation(s):
// \dbusr[21]~46_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[72] & ( ((!\dmem~37_combout ) # ((!\dmem~36_combout ) # (!\dmem~35_combout ))) # (\dmem~34_combout ) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[72] ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\dmem~37_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~46 .extended_lut = "off";
defparam \dbusr[21]~46 .lut_mask = 64'h00000000FFFFFFFD;
defparam \dbusr[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020408562840900000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \dbusr[21]~129 (
// Equation(s):
// \dbusr[21]~129_combout  = ( \dbusr[21]~46_combout  & ( \dmem~22_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \dbusr[21]~46_combout  & ( !\dmem~22_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\dbusr[21]~46_combout ),
	.dataf(!\dmem~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~129 .extended_lut = "off";
defparam \dbusr[21]~129 .lut_mask = 64'h0000010B0000F1FB;
defparam \dbusr[21]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \result_M[21]~81 (
// Equation(s):
// \result_M[21]~81_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[21]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((dmem_rtl_0_bypass[71] & !\dbusr[21]~46_combout )) # (\dbusr[21]~129_combout )))) # (\dbusr[21]~48_combout ) ) )

	.dataa(!\dbusr[21]~48_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[71]),
	.datad(!\dbusr[21]~46_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[21]~129_combout ),
	.datag(!restmp_M[21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[21]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[21]~81 .extended_lut = "on";
defparam \result_M[21]~81 .lut_mask = 64'h0F0F5D550F0FDDDD;
defparam \result_M[21]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \result_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[21]~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[21] .is_wysiwyg = "true";
defparam \result_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \pcplus_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[22] .is_wysiwyg = "true";
defparam \pcplus_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \pcplus_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[22] .is_wysiwyg = "true";
defparam \pcplus_W[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N11
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \dbusr[22]~118 (
// Equation(s):
// \dbusr[22]~118_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[74] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[74] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~118 .extended_lut = "off";
defparam \dbusr[22]~118 .lut_mask = 64'h00000000FFFFFFEF;
defparam \dbusr[22]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[73]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[73]~feeder_combout  = ( wmemval_M[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[73]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N4
dffeas \hexes|hdata[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[22] .is_wysiwyg = "true";
defparam \hexes|hdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \dbusr[22]~119 (
// Equation(s):
// \dbusr[22]~119_combout  = ( !aluout_M[5] & ( !\wrmem_M~q  & ( (!\aluout_M[4]~DUPLICATE_q  & (!aluout_M[7] & (!aluout_M[2] & \hexes|hdata [22]))) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[2]),
	.datad(!\hexes|hdata [22]),
	.datae(!aluout_M[5]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~119 .extended_lut = "off";
defparam \dbusr[22]~119 .lut_mask = 64'h0080000000000000;
defparam \dbusr[22]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N45
cyclonev_lcell_comb \dbusr[22]~120 (
// Equation(s):
// \dbusr[22]~120_combout  = ( \dmem~33_combout  & ( \dbusr[22]~119_combout  & ( (\hexes|Equal0~3_combout  & (\hexes|Equal0~2_combout  & (\hexes|Equal0~1_combout  & \hexes|Equal0~0_combout ))) ) ) )

	.dataa(!\hexes|Equal0~3_combout ),
	.datab(!\hexes|Equal0~2_combout ),
	.datac(!\hexes|Equal0~1_combout ),
	.datad(!\hexes|Equal0~0_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[22]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~120 .extended_lut = "off";
defparam \dbusr[22]~120 .lut_mask = 64'h0000000000000001;
defparam \dbusr[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \dbusr[22]~117 (
// Equation(s):
// \dbusr[22]~117_combout  = ( \dmem~23_q  & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~23_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~23_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( !\dmem~23_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\dmem~23_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~117 .extended_lut = "off";
defparam \dbusr[22]~117 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dbusr[22]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \dbusr[22]~121 (
// Equation(s):
// \dbusr[22]~121_combout  = ( \dbusr[22]~120_combout  & ( \dbusr[22]~117_combout  ) ) # ( !\dbusr[22]~120_combout  & ( \dbusr[22]~117_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[73]) # (\dbusr[22]~118_combout ))) ) ) ) # ( \dbusr[22]~120_combout  
// & ( !\dbusr[22]~117_combout  ) ) # ( !\dbusr[22]~120_combout  & ( !\dbusr[22]~117_combout  & ( (!\dbusr[22]~118_combout  & (!\dbusr~0_combout  & dmem_rtl_0_bypass[73])) ) ) )

	.dataa(!\dbusr[22]~118_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[73]),
	.datad(gnd),
	.datae(!\dbusr[22]~120_combout ),
	.dataf(!\dbusr[22]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~121 .extended_lut = "off";
defparam \dbusr[22]~121 .lut_mask = 64'h0808FFFF4C4CFFFF;
defparam \dbusr[22]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N25
dffeas \memout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[22]~121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[22] .is_wysiwyg = "true";
defparam \memout_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \aluout_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector9~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N13
dffeas \aluout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[22]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[22] .is_wysiwyg = "true";
defparam \aluout_W[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \wregval_W[22]~30 (
// Equation(s):
// \wregval_W[22]~30_combout  = ( memout_W[22] & ( aluout_W[22] & ( ((\selaluout_W~q ) # (pcplus_W[22])) # (\selmemout_W~q ) ) ) ) # ( !memout_W[22] & ( aluout_W[22] & ( ((!\selmemout_W~q  & pcplus_W[22])) # (\selaluout_W~q ) ) ) ) # ( memout_W[22] & ( 
// !aluout_W[22] & ( (!\selaluout_W~q  & ((pcplus_W[22]) # (\selmemout_W~q ))) ) ) ) # ( !memout_W[22] & ( !aluout_W[22] & ( (!\selmemout_W~q  & (pcplus_W[22] & !\selaluout_W~q )) ) ) )

	.dataa(gnd),
	.datab(!\selmemout_W~q ),
	.datac(!pcplus_W[22]),
	.datad(!\selaluout_W~q ),
	.datae(!memout_W[22]),
	.dataf(!aluout_W[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[22]~30 .extended_lut = "off";
defparam \wregval_W[22]~30 .lut_mask = 64'h0C003F000CFF3FFF;
defparam \wregval_W[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \result_A[25]~26 (
// Equation(s):
// \result_A[25]~26_combout  = ( pcplus_A[25] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[25]~26 .extended_lut = "off";
defparam \result_A[25]~26 .lut_mask = 64'h00000000CCCCCCCC;
defparam \result_A[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \result_A[26]~12 (
// Equation(s):
// \result_A[26]~12_combout  = ( pcplus_A[26] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~12 .extended_lut = "off";
defparam \result_A[26]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \result_A[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N41
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \dbusr[26]~99 (
// Equation(s):
// \dbusr[26]~99_combout  = ( \dmem~38_combout  & ( \dmem~36_combout  & ( (dmem_rtl_0_bypass[82] & ((!\dmem~37_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout )))) ) ) ) # ( !\dmem~38_combout  & ( \dmem~36_combout  & ( dmem_rtl_0_bypass[82] ) ) ) # ( 
// \dmem~38_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[82] ) ) ) # ( !\dmem~38_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[82] ) ) )

	.dataa(!\dmem~37_combout ),
	.datab(!dmem_rtl_0_bypass[82]),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[26]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[26]~99 .extended_lut = "off";
defparam \dbusr[26]~99 .lut_mask = 64'h3333333333333323;
defparam \dbusr[26]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N2
dffeas \regs_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \result_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[26]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[26] .is_wysiwyg = "true";
defparam \result_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N28
dffeas \pcplus_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[28] .is_wysiwyg = "true";
defparam \pcplus_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N51
cyclonev_lcell_comb \pcplus_W[28]~feeder (
// Equation(s):
// \pcplus_W[28]~feeder_combout  = ( pcplus_M[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[28]~feeder .extended_lut = "off";
defparam \pcplus_W[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N53
dffeas \pcplus_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[28] .is_wysiwyg = "true";
defparam \pcplus_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N35
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C80240088020C608000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \dbusr[28]~102 (
// Equation(s):
// \dbusr[28]~102_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\dmem~0_q ) # (\dmem~29_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (\dmem~29_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (\dmem~29_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\dmem~29_q  & !\dmem~0_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~29_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[28]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[28]~102 .extended_lut = "off";
defparam \dbusr[28]~102 .lut_mask = 64'h330033F0330F33FF;
defparam \dbusr[28]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N40
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \dbusr[28]~103 (
// Equation(s):
// \dbusr[28]~103_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[86] & ( (!\dmem~37_combout ) # (((!\dmem~36_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[86] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[28]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[28]~103 .extended_lut = "off";
defparam \dbusr[28]~103 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[28]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N34
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \dbusr[28]~182 (
// Equation(s):
// \dbusr[28]~182_combout  = ( \dbusr[28]~103_combout  & ( dmem_rtl_0_bypass[85] & ( (!\dbusr~0_combout  & \dbusr[28]~102_combout ) ) ) ) # ( !\dbusr[28]~103_combout  & ( dmem_rtl_0_bypass[85] & ( !\dbusr~0_combout  ) ) ) # ( \dbusr[28]~103_combout  & ( 
// !dmem_rtl_0_bypass[85] & ( (!\dbusr~0_combout  & \dbusr[28]~102_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[28]~102_combout ),
	.datae(!\dbusr[28]~103_combout ),
	.dataf(!dmem_rtl_0_bypass[85]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[28]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[28]~182 .extended_lut = "off";
defparam \dbusr[28]~182 .lut_mask = 64'h000000F0F0F000F0;
defparam \dbusr[28]~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N55
dffeas \memout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[28]~182_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[28] .is_wysiwyg = "true";
defparam \memout_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N14
dffeas \aluout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[28] .is_wysiwyg = "true";
defparam \aluout_W[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N12
cyclonev_lcell_comb \wregval_W[28]~24 (
// Equation(s):
// \wregval_W[28]~24_combout  = ( aluout_W[28] & ( \selaluout_W~q  ) ) # ( aluout_W[28] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (pcplus_W[28])) # (\selmemout_W~q  & ((memout_W[28]))) ) ) ) # ( !aluout_W[28] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & 
// (pcplus_W[28])) # (\selmemout_W~q  & ((memout_W[28]))) ) ) )

	.dataa(!pcplus_W[28]),
	.datab(!memout_W[28]),
	.datac(!\selmemout_W~q ),
	.datad(gnd),
	.datae(!aluout_W[28]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[28]~24 .extended_lut = "off";
defparam \wregval_W[28]~24 .lut_mask = 64'h535353530000FFFF;
defparam \wregval_W[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \aluout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[30] .is_wysiwyg = "true";
defparam \aluout_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N34
dffeas \pcplus_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[30] .is_wysiwyg = "true";
defparam \pcplus_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N46
dffeas \pcplus_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[30] .is_wysiwyg = "true";
defparam \pcplus_W[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N52
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \dbusr[30]~107 (
// Equation(s):
// \dbusr[30]~107_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[90] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[90] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~34_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[30]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[30]~107 .extended_lut = "off";
defparam \dbusr[30]~107 .lut_mask = 64'h00000000FFFFFEFF;
defparam \dbusr[30]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N45
cyclonev_lcell_comb \aluin2_A[30]~7 (
// Equation(s):
// \aluin2_A[30]~7_combout  = ( \off_A[31]~DUPLICATE_q  & ( (regval2_A[30]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[30]) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~7 .extended_lut = "off";
defparam \aluin2_A[30]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \aluin2_A[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( regval1_A[30] & ( \aluin2_A[30]~7_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !regval1_A[30] & ( 
// \aluin2_A[30]~7_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( regval1_A[30] & ( !\aluin2_A[30]~7_combout  & ( 
// (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !regval1_A[30] & ( !\aluin2_A[30]~7_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[30]),
	.dataf(!\aluin2_A[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h1110144014404410;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N33
cyclonev_lcell_comb \result_A[30]~48 (
// Equation(s):
// \result_A[30]~48_combout  = ( \result_A[30]~20_combout  ) # ( !\result_A[30]~20_combout  & ( (\result_A[1]~5_combout  & \Selector1~0_combout ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\result_A[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~48 .extended_lut = "off";
defparam \result_A[30]~48 .lut_mask = 64'h00550055FFFFFFFF;
defparam \result_A[30]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \regval1_A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[29]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \regval2_A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[29]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N31
dffeas \regs_rtl_1_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~27_combout ,\wregval_W[30]~26_combout ,\wregval_W[29]~25_combout ,\wregval_W[28]~24_combout ,\wregval_W[27]~23_combout ,\wregval_W[26]~22_combout ,\wregval_W[25]~31_combout ,\wregval_W[24]~29_combout ,
\wregval_W[23]~28_combout ,\wregval_W[22]~30_combout ,\wregval_W[21]~9_combout ,\wregval_W[20]~8_combout ,\wregval_W[19]~11_combout ,\wregval_W[18]~10_combout ,\wregval_W[17]~13_combout ,\wregval_W[16]~12_combout ,\wregval_W[15]~3_combout ,\wregval_W[14]~2_combout ,
\wregval_W[13]~1_combout ,\wregval_W[12]~7_combout ,\wregval_W[11]~21_combout ,\wregval_W[10]~20_combout ,\wregval_W[9]~19_combout ,\wregval_W[8]~18_combout ,\wregval_W[7]~17_combout ,\wregval_W[6]~16_combout ,\wregval_W[5]~14_combout ,\wregval_W[4]~15_combout ,
\wregval_W[3]~5_combout ,\wregval_W[2]~6_combout ,\wregval_W[1]~4_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],wregno_W[4],wregno_W[3],wregno_W[2],wregno_W[1],wregno_W[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~14_combout ,\inst_D~13_combout ,\~GND~combout ,\~GND~combout ,\inst_D~11_combout ,\inst_D~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y8_N8
dffeas \regs_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \regs~0feeder (
// Equation(s):
// \regs~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0feeder .extended_lut = "off";
defparam \regs~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N16
dffeas \regs~0DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0DUPLICATE .is_wysiwyg = "true";
defparam \regs~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \regval1_D[31]~61 (
// Equation(s):
// \regval1_D[31]~61_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~32_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[44])))))) # (\forw1W_D~combout  & (result_W[31])) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a31 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[44])))))) # (\forw1W_D~combout  & (result_W[31])) ) )

	.dataa(!result_W[31]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!regs_rtl_0_bypass[44]),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~32_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~61 .extended_lut = "on";
defparam \regval1_D[31]~61 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval1_D[31]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N24
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[30]~DUPLICATE_q  ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[30]~DUPLICATE_q  ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(!\pcplus_A[30]~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N27
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( pcplus_A[31] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~70  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \regval1_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[31]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \regval1_A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[28]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[21] ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[21] ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[21]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add4~90  ))
// \Add4~94  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[22]~DUPLICATE_q ),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[23] ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[23] ) + ( \Add4~94  ))

	.dataa(!regval1_A[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[24] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[24] ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[24]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[25]~DUPLICATE_q ),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[26] ) + ( \Add4~106  ))
// \Add4~110  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[26] ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[26]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( \regval1_A[27]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( \regval1_A[27]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[28]~DUPLICATE_q  ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[28]~DUPLICATE_q  ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[28]~DUPLICATE_q ),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[29] ) + ( \Add4~118  ))
// \Add4~66  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[29] ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[29]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( regval1_A[30] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( regval1_A[30] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[31]~DUPLICATE_q  ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval1_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \pcgood_A[31]~20 (
// Equation(s):
// \pcgood_A[31]~20_combout  = ( \Add3~73_sumout  & ( \Add4~73_sumout  & ( (((\Selector31~12_combout  & \isbranch_A~q )) # (pcplus_A[31])) # (\isjump_A~q ) ) ) ) # ( !\Add3~73_sumout  & ( \Add4~73_sumout  & ( (!\Selector31~12_combout  & (((pcplus_A[31])) # 
// (\isjump_A~q ))) # (\Selector31~12_combout  & (!\isbranch_A~q  & ((pcplus_A[31]) # (\isjump_A~q )))) ) ) ) # ( \Add3~73_sumout  & ( !\Add4~73_sumout  & ( (!\Selector31~12_combout  & (!\isjump_A~q  & (pcplus_A[31]))) # (\Selector31~12_combout  & 
// (((!\isjump_A~q  & pcplus_A[31])) # (\isbranch_A~q ))) ) ) ) # ( !\Add3~73_sumout  & ( !\Add4~73_sumout  & ( (!\isjump_A~q  & (pcplus_A[31] & ((!\Selector31~12_combout ) # (!\isbranch_A~q )))) ) ) )

	.dataa(!\Selector31~12_combout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[31]),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~73_sumout ),
	.dataf(!\Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[31]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[31]~20 .extended_lut = "off";
defparam \pcgood_A[31]~20 .lut_mask = 64'h0C080C5D3F2A3F7F;
defparam \pcgood_A[31]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \pcgood_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[31]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[31] .is_wysiwyg = "true";
defparam \pcgood_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N13
dffeas \pcgood_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[25]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[25] .is_wysiwyg = "true";
defparam \pcgood_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N46
dffeas \pcgood_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[25] .is_wysiwyg = "true";
defparam \pcgood_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N53
dffeas \pcgood_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[26] .is_wysiwyg = "true";
defparam \pcgood_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N38
dffeas \pcgood_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[27]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N40
dffeas \pcgood_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[27] .is_wysiwyg = "true";
defparam \pcgood_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N59
dffeas \pcgood_W[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[28]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[28]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N22
dffeas \pcgood_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[29]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[29] .is_wysiwyg = "true";
defparam \pcgood_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N58
dffeas \pcgood_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[30] .is_wysiwyg = "true";
defparam \pcgood_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N4
dffeas \pcgood_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[31] .is_wysiwyg = "true";
defparam \pcgood_W[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \bptable_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,pcgood_W[31],pcgood_W[30],pcgood_W[29],\pcgood_W[28]~DUPLICATE_q ,pcgood_W[27],pcgood_W[26],pcgood_W[25],\pcgood_W[24]~DUPLICATE_q ,pcgood_W[23],pcgood_W[22],pcgood_W[21],pcgood_W[20],pcgood_W[19],pcgood_W[18],pcgood_W[17],pcgood_W[16],pcgood_W[15],pcgood_W[14],pcgood_W[13],pcgood_W[12],pcgood_W[11],pcgood_W[10],pcgood_W[9],pcgood_W[8],
pcgood_W[7],pcgood_W[6],\pcgood_W[5]~DUPLICATE_q ,pcgood_W[4],pcgood_W[3],pcgood_W[2],pcgood_W[1],pcgood_W[0]}),
	.portaaddr({PC_W[9],PC_W[8],PC_W[7],PC_W[6],PC_W[5],PC_W[4],PC_W[3],PC_W[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\PC~1_combout ,\PC~9_combout ,\PC~7_combout ,\PC~6_combout ,\PC~5_combout ,\PC~4_combout ,\PC~3_combout ,\PC~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:bptable_rtl_0|altsyncram_jmi1:auto_generated|ALTSYNCRAM";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X50_Y9_N34
dffeas \bptable_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N24
cyclonev_lcell_comb \bptable~24 (
// Equation(s):
// \bptable~24_combout  = ( bptable_rtl_0_bypass[48] & ( (\bptable~11_combout ) # (\bptable_rtl_0|auto_generated|ram_block1a31 ) ) ) # ( !bptable_rtl_0_bypass[48] & ( (\bptable_rtl_0|auto_generated|ram_block1a31  & !\bptable~11_combout ) ) )

	.dataa(gnd),
	.datab(!\bptable_rtl_0|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(!\bptable~11_combout ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~24 .extended_lut = "off";
defparam \bptable~24 .lut_mask = 64'h3300330033FF33FF;
defparam \bptable~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N0
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( pcgood_M[31] & ( \bptable~24_combout  ) ) # ( !pcgood_M[31] & ( \bptable~24_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[31] & ( !\bptable~24_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~14_combout ),
	.datae(!pcgood_M[31]),
	.dataf(!\bptable~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N1
dffeas \PC[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N33
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N39
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N45
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~110  ))

	.dataa(!PC[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~114  ))
// \Add0~62  = CARRY(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N51
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \PC[31]~DUPLICATE_q  ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N55
dffeas \pcplus_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[31] .is_wysiwyg = "true";
defparam \pcplus_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N29
dffeas \pcplus_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[31] .is_wysiwyg = "true";
defparam \pcplus_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \result_A[31]~22 (
// Equation(s):
// \result_A[31]~22_combout  = (!\selaluout_A~q  & pcplus_A[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~22 .extended_lut = "off";
defparam \result_A[31]~22 .lut_mask = 64'h00F000F000F000F0;
defparam \result_A[31]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \regval2_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31] .is_wysiwyg = "true";
defparam \regval2_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N7
dffeas \regval1_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[20]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \regval2_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[19]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[17]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[17]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(!\aluimm_A~q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[17]),
	.datae(gnd),
	.dataf(!\regval1_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[18]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[18]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add2~78  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(!regval1_A[18]),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FF000000FA0A;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add2~74  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[19]~DUPLICATE_q ),
	.datad(!\regval2_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add2~70  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[20]~DUPLICATE_q ),
	.datad(!\regval2_A[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[21]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[21]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add2~66  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[21]),
	.datad(!regval2_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \regval1_A[22]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[22]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( \regval1_A[22]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[22]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~62  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[22]),
	.datad(!\regval1_A[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[23] ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[23] ) + ( \Add2~58  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval2_A[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[23]),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[24]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[24]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add2~54  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[24]),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[25]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[25]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add2~50  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(gnd),
	.datad(!regval2_A[25]),
	.datae(gnd),
	.dataf(!\regval1_A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( regval1_A[26] ) + ( (!\aluimm_A~q  & ((!regval2_A[26]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( regval1_A[26] ) + ( (!\aluimm_A~q  & ((!regval2_A[26]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~46  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[26]),
	.datad(!regval1_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \regval1_A[27]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[27]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( \regval1_A[27]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!regval2_A[27]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~42  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[27]),
	.datad(!\regval1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( regval1_A[28] ) + ( (!\aluimm_A~q  & ((!regval2_A[28]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( regval1_A[28] ) + ( (!\aluimm_A~q  & ((!regval2_A[28]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~38  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[28]),
	.datad(!regval1_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[29]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[29] ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[29]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[29] ) + ( \Add2~34  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[29]),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\aluimm_A~q  & ((!regval2_A[30]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[30] ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( (!\aluimm_A~q  & ((!regval2_A[30]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[30] ) + ( \Add2~30  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[30]),
	.datad(!regval2_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \regval1_A[31]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & (!regval2_A[31])) # (\aluimm_A~q  & ((!\off_A[31]~DUPLICATE_q ))) ) + ( \Add2~26  ))

	.dataa(!regval2_A[31]),
	.datab(!\aluimm_A~q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval1_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00004747000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \result_A[31]~21 (
// Equation(s):
// \result_A[31]~21_combout  = ( \Selector0~1_combout  & ( \Add2~21_sumout  & ( \result_A[1]~5_combout  ) ) ) # ( !\Selector0~1_combout  & ( \Add2~21_sumout  & ( (\result_A[1]~5_combout  & (((\Add1~21_sumout  & \Selector6~0_combout )) # (\Selector0~2_combout 
// ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add2~21_sumout  & ( (\result_A[1]~5_combout  & (((\Add1~21_sumout  & \Selector6~0_combout )) # (\Selector0~2_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add2~21_sumout  & ( (\result_A[1]~5_combout  & 
// (((\Add1~21_sumout  & \Selector6~0_combout )) # (\Selector0~2_combout ))) ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~21 .extended_lut = "off";
defparam \result_A[31]~21 .lut_mask = 64'h0155015501555555;
defparam \result_A[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \regval1_D[31]~34 (
// Equation(s):
// \regval1_D[31]~34_combout  = ( \forw1M_D~combout  & ( \result_A[31]~21_combout  & ( (\result_M[31]~33_combout ) # (\forw1A_D~combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_A[31]~21_combout  & ( (\regval1_D[31]~61_combout ) # (\forw1A_D~combout ) ) ) 
// ) # ( \forw1M_D~combout  & ( !\result_A[31]~21_combout  & ( (!\forw1A_D~combout  & (\result_M[31]~33_combout )) # (\forw1A_D~combout  & ((\result_A[31]~22_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( !\result_A[31]~21_combout  & ( (!\forw1A_D~combout  & 
// (\regval1_D[31]~61_combout )) # (\forw1A_D~combout  & ((\result_A[31]~22_combout ))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\regval1_D[31]~61_combout ),
	.datac(!\result_M[31]~33_combout ),
	.datad(!\result_A[31]~22_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_A[31]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~34 .extended_lut = "off";
defparam \regval1_D[31]~34 .lut_mask = 64'h22770A5F77775F5F;
defparam \regval1_D[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N43
dffeas \regval1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[31]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[31] .is_wysiwyg = "true";
defparam \regval1_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N51
cyclonev_lcell_comb \aluin2_A[31]~8 (
// Equation(s):
// \aluin2_A[31]~8_combout  = ( \off_A[31]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q ) # (\regval2_A[31]~DUPLICATE_q ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( (\regval2_A[31]~DUPLICATE_q  & !\aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_A[31]~DUPLICATE_q ),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~8 .extended_lut = "off";
defparam \aluin2_A[31]~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N15
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( regval1_A[31] & ( \aluin2_A[31]~8_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[31] & ( 
// \aluin2_A[31]~8_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[31] & ( !\aluin2_A[31]~8_combout  & ( 
// (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[31] & ( !\aluin2_A[31]~8_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (alufunc_A[3] & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[31]),
	.dataf(!\aluin2_A[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h1110144014404140;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \result_A[31]~49 (
// Equation(s):
// \result_A[31]~49_combout  = ( \result_A[1]~5_combout  & ( (\result_A[31]~22_combout ) # (\Selector0~2_combout ) ) ) # ( !\result_A[1]~5_combout  & ( \result_A[31]~22_combout  ) )

	.dataa(gnd),
	.datab(!\Selector0~2_combout ),
	.datac(!\result_A[31]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~49 .extended_lut = "off";
defparam \result_A[31]~49 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \result_A[31]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \result_A[31]~41 (
// Equation(s):
// \result_A[31]~41_combout  = ( \Add1~21_sumout  & ( \Add2~21_sumout  & ( ((\result_A[1]~5_combout  & ((\Selector0~1_combout ) # (\Selector6~0_combout )))) # (\result_A[31]~49_combout ) ) ) ) # ( !\Add1~21_sumout  & ( \Add2~21_sumout  & ( 
// ((\result_A[1]~5_combout  & \Selector0~1_combout )) # (\result_A[31]~49_combout ) ) ) ) # ( \Add1~21_sumout  & ( !\Add2~21_sumout  & ( ((\result_A[1]~5_combout  & \Selector6~0_combout )) # (\result_A[31]~49_combout ) ) ) ) # ( !\Add1~21_sumout  & ( 
// !\Add2~21_sumout  & ( \result_A[31]~49_combout  ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\result_A[31]~49_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~41 .extended_lut = "off";
defparam \result_A[31]~41 .lut_mask = 64'h3333373733773777;
defparam \result_A[31]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \restmp_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[31]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[31] .is_wysiwyg = "true";
defparam \restmp_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N16
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \dbusr[31]~109 (
// Equation(s):
// \dbusr[31]~109_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[92] & ( (!\dmem~36_combout ) # (((!\dmem~37_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[92] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[31]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[31]~109 .extended_lut = "off";
defparam \dbusr[31]~109 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[31]~109 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322410853480000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \dbusr[31]~108 (
// Equation(s):
// \dbusr[31]~108_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) # 
// ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\dmem~32_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[31]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[31]~108 .extended_lut = "off";
defparam \dbusr[31]~108 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[31]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \result_M[31]~33 (
// Equation(s):
// \result_M[31]~33_combout  = ( \dbusr~0_combout  & ( \dbusr[31]~108_combout  & ( (restmp_M[31] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[31]~108_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # 
// (\selmemout_M~DUPLICATE_q  & (((\dbusr[31]~109_combout ) # (dmem_rtl_0_bypass[91])))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[31]~108_combout  & ( (restmp_M[31] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[31]~108_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # (\selmemout_M~DUPLICATE_q  & (((dmem_rtl_0_bypass[91] & !\dbusr[31]~109_combout )))) ) ) )

	.dataa(!restmp_M[31]),
	.datab(!dmem_rtl_0_bypass[91]),
	.datac(!\dbusr[31]~109_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[31]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[31]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[31]~33 .extended_lut = "off";
defparam \result_M[31]~33 .lut_mask = 64'h55305500553F5500;
defparam \result_M[31]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \result_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[31]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[31] .is_wysiwyg = "true";
defparam \result_W[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~27_combout ,\wregval_W[30]~26_combout ,\wregval_W[29]~25_combout ,\wregval_W[28]~24_combout ,\wregval_W[27]~23_combout ,\wregval_W[26]~22_combout ,\wregval_W[25]~31_combout ,\wregval_W[24]~29_combout ,
\wregval_W[23]~28_combout ,\wregval_W[22]~30_combout ,\wregval_W[21]~9_combout ,\wregval_W[20]~8_combout ,\wregval_W[19]~11_combout ,\wregval_W[18]~10_combout ,\wregval_W[17]~13_combout ,\wregval_W[16]~12_combout ,\wregval_W[15]~3_combout ,\wregval_W[14]~2_combout ,
\wregval_W[13]~1_combout ,\wregval_W[12]~7_combout ,\wregval_W[11]~21_combout ,\wregval_W[10]~20_combout ,\wregval_W[9]~19_combout ,\wregval_W[8]~18_combout ,\wregval_W[7]~17_combout ,\wregval_W[6]~16_combout ,\wregval_W[5]~14_combout ,\wregval_W[4]~15_combout ,
\wregval_W[3]~5_combout ,\wregval_W[2]~6_combout ,\wregval_W[1]~4_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],wregno_W[4],wregno_W[3],wregno_W[2],wregno_W[1],wregno_W[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~7_combout ,\inst_D~5_combout ,\~GND~combout ,\inst_D~3_combout ,\inst_D~2_combout ,\inst_D~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X47_Y7_N5
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \regs~65feeder (
// Equation(s):
// \regs~65feeder_combout  = ( \wregval_W[31]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[31]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~65feeder .extended_lut = "off";
defparam \regs~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N40
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \regval2_D[31]~61 (
// Equation(s):
// \regval2_D[31]~61_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~65_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[44]))))) # (\forw2W_D~combout  & (((result_W[31])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a31 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[44]))))) # (\forw2W_D~combout  & (((result_W[31])))) ) )

	.dataa(!regs_rtl_1_bypass[44]),
	.datab(!result_W[31]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a31 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~61 .extended_lut = "on";
defparam \regval2_D[31]~61 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[31]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \regval2_D[31]~38 (
// Equation(s):
// \regval2_D[31]~38_combout  = ( \forw2M_D~combout  & ( \result_A[31]~21_combout  & ( (\forw2A_D~combout ) # (\result_M[31]~33_combout ) ) ) ) # ( !\forw2M_D~combout  & ( \result_A[31]~21_combout  & ( (\forw2A_D~combout ) # (\regval2_D[31]~61_combout ) ) ) 
// ) # ( \forw2M_D~combout  & ( !\result_A[31]~21_combout  & ( (!\forw2A_D~combout  & ((\result_M[31]~33_combout ))) # (\forw2A_D~combout  & (\result_A[31]~22_combout )) ) ) ) # ( !\forw2M_D~combout  & ( !\result_A[31]~21_combout  & ( (!\forw2A_D~combout  & 
// (\regval2_D[31]~61_combout )) # (\forw2A_D~combout  & ((\result_A[31]~22_combout ))) ) ) )

	.dataa(!\regval2_D[31]~61_combout ),
	.datab(!\result_A[31]~22_combout ),
	.datac(!\result_M[31]~33_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\result_A[31]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~38 .extended_lut = "off";
defparam \regval2_D[31]~38 .lut_mask = 64'h55330F3355FF0FFF;
defparam \regval2_D[31]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N49
dffeas \regval2_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( regval1_A[30] ) + ( (!\aluimm_A~q  & ((regval2_A[30]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( regval1_A[30] ) + ( (!\aluimm_A~q  & ((regval2_A[30]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~30  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[30]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\aluimm_A~q  & ((\regval2_A[31]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[31] ) + ( \Add1~26  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(gnd),
	.datad(!\regval2_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[31]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF00000011DD;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \Add2~21_sumout  & ( (((\Add1~21_sumout  & \Selector6~0_combout )) # (\Selector0~1_combout )) # (\Selector0~2_combout ) ) ) # ( !\Add2~21_sumout  & ( ((\Add1~21_sumout  & \Selector6~0_combout )) # (\Selector0~2_combout ) ) )

	.dataa(!\Add1~21_sumout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h3737373737FF37FF;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \aluout_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31] .is_wysiwyg = "true";
defparam \aluout_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N58
dffeas \aluout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[31] .is_wysiwyg = "true";
defparam \aluout_W[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \pcplus_M[31]~feeder (
// Equation(s):
// \pcplus_M[31]~feeder_combout  = ( pcplus_A[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[31]~feeder .extended_lut = "off";
defparam \pcplus_M[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \pcplus_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[31] .is_wysiwyg = "true";
defparam \pcplus_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N16
dffeas \pcplus_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[31] .is_wysiwyg = "true";
defparam \pcplus_W[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \dbusr[31]~185 (
// Equation(s):
// \dbusr[31]~185_combout  = ( dmem_rtl_0_bypass[91] & ( (!\dbusr~0_combout  & ((!\dbusr[31]~109_combout ) # (\dbusr[31]~108_combout ))) ) ) # ( !dmem_rtl_0_bypass[91] & ( (\dbusr[31]~108_combout  & (\dbusr[31]~109_combout  & !\dbusr~0_combout )) ) )

	.dataa(!\dbusr[31]~108_combout ),
	.datab(gnd),
	.datac(!\dbusr[31]~109_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[91]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[31]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[31]~185 .extended_lut = "off";
defparam \dbusr[31]~185 .lut_mask = 64'h05000500F500F500;
defparam \dbusr[31]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \memout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[31]~185_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[31] .is_wysiwyg = "true";
defparam \memout_W[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \wregval_W[31]~27 (
// Equation(s):
// \wregval_W[31]~27_combout  = ( memout_W[31] & ( (!\selaluout_W~q  & (((pcplus_W[31])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[31])))) ) ) # ( !memout_W[31] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[31])))) # (\selaluout_W~q  & 
// (((aluout_W[31])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[31]),
	.datad(!pcplus_W[31]),
	.datae(!memout_W[31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[31]~27 .extended_lut = "off";
defparam \wregval_W[31]~27 .lut_mask = 64'h058D27AF058D27AF;
defparam \wregval_W[31]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \regs_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N15
cyclonev_lcell_comb \aluin2_A[28]~12 (
// Equation(s):
// \aluin2_A[28]~12_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~12 .extended_lut = "off";
defparam \aluin2_A[28]~12 .lut_mask = 64'h03F303F303F303F3;
defparam \aluin2_A[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \regval1_A[28]~DUPLICATE_q  & ( \aluin2_A[28]~12_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) 
// # ( !\regval1_A[28]~DUPLICATE_q  & ( \aluin2_A[28]~12_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & 
// !alufunc_A[3])))) ) ) ) # ( \regval1_A[28]~DUPLICATE_q  & ( !\aluin2_A[28]~12_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & 
// (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( !\regval1_A[28]~DUPLICATE_q  & ( !\aluin2_A[28]~12_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\regval1_A[28]~DUPLICATE_q ),
	.dataf(!\aluin2_A[28]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0032122012202210;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N51
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Add1~33_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \result_A[28]~38 (
// Equation(s):
// \result_A[28]~38_combout  = ( \result_A[28]~16_combout  & ( \Selector3~2_combout  ) ) # ( !\result_A[28]~16_combout  & ( \Selector3~2_combout  & ( \result_A[1]~5_combout  ) ) ) # ( \result_A[28]~16_combout  & ( !\Selector3~2_combout  ) ) # ( 
// !\result_A[28]~16_combout  & ( !\Selector3~2_combout  & ( (\result_A[1]~5_combout  & (((\Selector0~1_combout  & \Add2~33_sumout )) # (\Selector3~0_combout ))) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\result_A[1]~5_combout ),
	.datac(!\Add2~33_sumout ),
	.datad(!\Selector3~0_combout ),
	.datae(!\result_A[28]~16_combout ),
	.dataf(!\Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~38 .extended_lut = "off";
defparam \result_A[28]~38 .lut_mask = 64'h0133FFFF3333FFFF;
defparam \result_A[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N37
dffeas \restmp_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[28]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[28] .is_wysiwyg = "true";
defparam \restmp_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \result_M[28]~30 (
// Equation(s):
// \result_M[28]~30_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbusr[28]~102_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[85]) # (\dbusr[28]~103_combout ))) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbusr[28]~102_combout  & ( restmp_M[28] ) ) ) # 
// ( \selmemout_M~DUPLICATE_q  & ( !\dbusr[28]~102_combout  & ( (!\dbusr~0_combout  & (!\dbusr[28]~103_combout  & dmem_rtl_0_bypass[85])) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbusr[28]~102_combout  & ( restmp_M[28] ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[28]~103_combout ),
	.datac(!dmem_rtl_0_bypass[85]),
	.datad(!restmp_M[28]),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[28]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[28]~30 .extended_lut = "off";
defparam \result_M[28]~30 .lut_mask = 64'h00FF080800FF2A2A;
defparam \result_M[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \result_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[28]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[28] .is_wysiwyg = "true";
defparam \result_W[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N33
cyclonev_lcell_comb \regs~29feeder (
// Equation(s):
// \regs~29feeder_combout  = ( \wregval_W[28]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29feeder .extended_lut = "off";
defparam \regs~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N34
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \regval1_D[28]~73 (
// Equation(s):
// \regval1_D[28]~73_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~29_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & ((((result_W[28]))))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a28 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & ((((result_W[28]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!regs_rtl_0_bypass[41]),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!result_W[28]),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~73 .extended_lut = "on";
defparam \regval1_D[28]~73 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval1_D[28]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \result_A[28]~15 (
// Equation(s):
// \result_A[28]~15_combout  = ( \Selector3~0_combout  & ( \Add1~33_sumout  & ( \result_A[1]~5_combout  ) ) ) # ( !\Selector3~0_combout  & ( \Add1~33_sumout  & ( (\result_A[1]~5_combout  & (((\Selector0~1_combout  & \Add2~33_sumout )) # (\Selector6~0_combout 
// ))) ) ) ) # ( \Selector3~0_combout  & ( !\Add1~33_sumout  & ( \result_A[1]~5_combout  ) ) ) # ( !\Selector3~0_combout  & ( !\Add1~33_sumout  & ( (\Selector0~1_combout  & (\result_A[1]~5_combout  & \Add2~33_sumout )) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\result_A[1]~5_combout ),
	.datac(!\Add2~33_sumout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Selector3~0_combout ),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~15 .extended_lut = "off";
defparam \result_A[28]~15 .lut_mask = 64'h0101333301333333;
defparam \result_A[28]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \regval1_D[28]~31 (
// Equation(s):
// \regval1_D[28]~31_combout  = ( \result_M[28]~30_combout  & ( \result_A[28]~15_combout  & ( ((\regval1_D[28]~73_combout ) # (\forw1A_D~combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_M[28]~30_combout  & ( \result_A[28]~15_combout  & ( 
// ((!\forw1M_D~combout  & \regval1_D[28]~73_combout )) # (\forw1A_D~combout ) ) ) ) # ( \result_M[28]~30_combout  & ( !\result_A[28]~15_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[28]~73_combout ) # (\forw1M_D~combout )))) # (\forw1A_D~combout  & 
// (\result_A[28]~16_combout )) ) ) ) # ( !\result_M[28]~30_combout  & ( !\result_A[28]~15_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout  & \regval1_D[28]~73_combout )))) # (\forw1A_D~combout  & (\result_A[28]~16_combout )) ) ) )

	.dataa(!\result_A[28]~16_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\regval1_D[28]~73_combout ),
	.datae(!\result_M[28]~30_combout ),
	.dataf(!\result_A[28]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~31 .extended_lut = "off";
defparam \regval1_D[28]~31 .lut_mask = 64'h05C535F50FCF3FFF;
defparam \regval1_D[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \regval1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[28]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[28] .is_wysiwyg = "true";
defparam \regval1_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[24]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( (!\aluimm_A~q  & ((regval2_A[24]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add1~54  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[24]),
	.datad(!regval2_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[25]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( (!\aluimm_A~q  & ((regval2_A[25]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add1~50  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[25]~DUPLICATE_q ),
	.datad(!regval2_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( regval1_A[26] ) + ( (!\aluimm_A~q  & ((regval2_A[26]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( regval1_A[26] ) + ( (!\aluimm_A~q  & ((regval2_A[26]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~46  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[26]),
	.datad(!regval1_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[27]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[27]~DUPLICATE_q  ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( (!\aluimm_A~q  & ((regval2_A[27]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[27]~DUPLICATE_q  ) + ( \Add1~42  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(gnd),
	.datad(!regval2_A[27]),
	.datae(gnd),
	.dataf(!\regval1_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF00000011DD;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval1_A[28] ) + ( (!\aluimm_A~q  & ((regval2_A[28]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( regval1_A[28] ) + ( (!\aluimm_A~q  & ((regval2_A[28]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~38  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[28]),
	.datad(!regval1_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \regval1_A[29]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((\regval2_A[29]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( \regval1_A[29]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((\regval2_A[29]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~34  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \result_A[30]~40 (
// Equation(s):
// \result_A[30]~40_combout  = ( \Add2~25_sumout  & ( \Add1~25_sumout  & ( ((\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector0~1_combout )))) # (\result_A[30]~48_combout ) ) ) ) # ( !\Add2~25_sumout  & ( \Add1~25_sumout  & ( 
// ((\result_A[1]~5_combout  & \Selector6~0_combout )) # (\result_A[30]~48_combout ) ) ) ) # ( \Add2~25_sumout  & ( !\Add1~25_sumout  & ( ((\Selector0~1_combout  & \result_A[1]~5_combout )) # (\result_A[30]~48_combout ) ) ) ) # ( !\Add2~25_sumout  & ( 
// !\Add1~25_sumout  & ( \result_A[30]~48_combout  ) ) )

	.dataa(!\result_A[30]~48_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[1]~5_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~25_sumout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~40 .extended_lut = "off";
defparam \result_A[30]~40 .lut_mask = 64'h55555757555F575F;
defparam \result_A[30]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N35
dffeas \restmp_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[30]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[30] .is_wysiwyg = "true";
defparam \restmp_M[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549210A0960000000000000000";
// synopsys translate_on

// Location: FF_X34_Y8_N53
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \dbusr[30]~106 (
// Equation(s):
// \dbusr[30]~106_combout  = ( \dmem~31_q  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~31_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\dmem~31_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[30]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[30]~106 .extended_lut = "off";
defparam \dbusr[30]~106 .lut_mask = 64'h0050AAFA0555AFFF;
defparam \dbusr[30]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \result_M[30]~32 (
// Equation(s):
// \result_M[30]~32_combout  = ( \dbusr~0_combout  & ( \dbusr[30]~106_combout  & ( (restmp_M[30] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[30]~106_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[30])) # 
// (\selmemout_M~DUPLICATE_q  & (((\dbusr[30]~107_combout ) # (dmem_rtl_0_bypass[89])))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[30]~106_combout  & ( (restmp_M[30] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[30]~106_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (restmp_M[30])) # (\selmemout_M~DUPLICATE_q  & (((dmem_rtl_0_bypass[89] & !\dbusr[30]~107_combout )))) ) ) )

	.dataa(!restmp_M[30]),
	.datab(!dmem_rtl_0_bypass[89]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[30]~107_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[30]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[30]~32 .extended_lut = "off";
defparam \result_M[30]~32 .lut_mask = 64'h53505050535F5050;
defparam \result_M[30]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \result_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[30]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[30] .is_wysiwyg = "true";
defparam \result_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N32
dffeas \regs_rtl_1_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N39
cyclonev_lcell_comb \regs~64feeder (
// Equation(s):
// \regs~64feeder_combout  = ( \wregval_W[30]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[30]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~64feeder .extended_lut = "off";
defparam \regs~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N40
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N30
cyclonev_lcell_comb \regval2_D[30]~65 (
// Equation(s):
// \regval2_D[30]~65_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~64_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[43])))))) # (\forw2W_D~combout  & (result_W[30])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a30 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[43])))))) # (\forw2W_D~combout  & (result_W[30])) ) )

	.dataa(!result_W[30]),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a30 ),
	.datad(!regs_rtl_1_bypass[43]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~65 .extended_lut = "on";
defparam \regval2_D[30]~65 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval2_D[30]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \result_A[30]~19 (
// Equation(s):
// \result_A[30]~19_combout  = ( \Add1~25_sumout  & ( \Add2~25_sumout  & ( (\result_A[1]~5_combout  & (((\Selector0~1_combout ) # (\Selector1~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~25_sumout  & ( \Add2~25_sumout  & ( 
// (\result_A[1]~5_combout  & ((\Selector0~1_combout ) # (\Selector1~0_combout ))) ) ) ) # ( \Add1~25_sumout  & ( !\Add2~25_sumout  & ( (\result_A[1]~5_combout  & ((\Selector1~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~25_sumout  & ( 
// !\Add2~25_sumout  & ( (\result_A[1]~5_combout  & \Selector1~0_combout ) ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~25_sumout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~19 .extended_lut = "off";
defparam \result_A[30]~19 .lut_mask = 64'h0505151505551555;
defparam \result_A[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \regval2_D[30]~37 (
// Equation(s):
// \regval2_D[30]~37_combout  = ( \result_A[30]~19_combout  & ( \result_M[30]~32_combout  & ( ((\regval2_D[30]~65_combout ) # (\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[30]~19_combout  & ( \result_M[30]~32_combout  & ( 
// (!\forw2A_D~combout  & (((\regval2_D[30]~65_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[30]~20_combout )) ) ) ) # ( \result_A[30]~19_combout  & ( !\result_M[30]~32_combout  & ( ((!\forw2M_D~combout  & \regval2_D[30]~65_combout 
// )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[30]~19_combout  & ( !\result_M[30]~32_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout  & \regval2_D[30]~65_combout )))) # (\forw2A_D~combout  & (\result_A[30]~20_combout )) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\result_A[30]~20_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\regval2_D[30]~65_combout ),
	.datae(!\result_A[30]~19_combout ),
	.dataf(!\result_M[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~37 .extended_lut = "off";
defparam \regval2_D[30]~37 .lut_mask = 64'h11B155F51BBB5FFF;
defparam \regval2_D[30]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \regval2_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[30]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[30] .is_wysiwyg = "true";
defparam \regval2_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N41
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \dbusr[30]~184 (
// Equation(s):
// \dbusr[30]~184_combout  = ( \dbusr[30]~106_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[89]) # (\dbusr[30]~107_combout ))) ) ) # ( !\dbusr[30]~106_combout  & ( (!\dbusr~0_combout  & (!\dbusr[30]~107_combout  & dmem_rtl_0_bypass[89])) ) )

	.dataa(gnd),
	.datab(!\dbusr~0_combout ),
	.datac(!\dbusr[30]~107_combout ),
	.datad(!dmem_rtl_0_bypass[89]),
	.datae(gnd),
	.dataf(!\dbusr[30]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[30]~184 .extended_lut = "off";
defparam \dbusr[30]~184 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \dbusr[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \memout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[30]~184_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[30] .is_wysiwyg = "true";
defparam \memout_W[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N51
cyclonev_lcell_comb \wregval_W[30]~26 (
// Equation(s):
// \wregval_W[30]~26_combout  = ( memout_W[30] & ( (!\selaluout_W~q  & (((pcplus_W[30])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[30])))) ) ) # ( !memout_W[30] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[30])))) # (\selaluout_W~q  & 
// (((aluout_W[30])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[30]),
	.datad(!pcplus_W[30]),
	.datae(!memout_W[30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[30]~26 .extended_lut = "off";
defparam \wregval_W[30]~26 .lut_mask = 64'h058D27AF058D27AF;
defparam \wregval_W[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N17
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N16
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \regval1_D[26]~81 (
// Equation(s):
// \regval1_D[26]~81_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~27_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[39]))))) # (\forw1W_D~combout  & (((result_W[26])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a26 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[39]))))) # (\forw1W_D~combout  & (((result_W[26])))) ) )

	.dataa(!regs_rtl_0_bypass[39]),
	.datab(!result_W[26]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~81 .extended_lut = "on";
defparam \regval1_D[26]~81 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[26]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \result_A[26]~11 (
// Equation(s):
// \result_A[26]~11_combout  = ( \result_A[1]~5_combout  & ( \Add2~41_sumout  & ( (((\Selector6~0_combout  & \Add1~41_sumout )) # (\Selector0~1_combout )) # (\Selector5~0_combout ) ) ) ) # ( \result_A[1]~5_combout  & ( !\Add2~41_sumout  & ( 
// ((\Selector6~0_combout  & \Add1~41_sumout )) # (\Selector5~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector5~0_combout ),
	.datac(!\Add1~41_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\result_A[1]~5_combout ),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~11 .extended_lut = "off";
defparam \result_A[26]~11 .lut_mask = 64'h00003737000037FF;
defparam \result_A[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N6
cyclonev_lcell_comb \regval1_D[26]~29 (
// Equation(s):
// \regval1_D[26]~29_combout  = ( \regval1_D[26]~81_combout  & ( \result_A[26]~11_combout  & ( (!\forw1M_D~combout ) # ((\result_M[26]~28_combout ) # (\forw1A_D~combout )) ) ) ) # ( !\regval1_D[26]~81_combout  & ( \result_A[26]~11_combout  & ( 
// ((\forw1M_D~combout  & \result_M[26]~28_combout )) # (\forw1A_D~combout ) ) ) ) # ( \regval1_D[26]~81_combout  & ( !\result_A[26]~11_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout ) # (\result_M[26]~28_combout )))) # (\forw1A_D~combout  & 
// (\result_A[26]~12_combout )) ) ) ) # ( !\regval1_D[26]~81_combout  & ( !\result_A[26]~11_combout  & ( (!\forw1A_D~combout  & (((\forw1M_D~combout  & \result_M[26]~28_combout )))) # (\forw1A_D~combout  & (\result_A[26]~12_combout )) ) ) )

	.dataa(!\result_A[26]~12_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_M[26]~28_combout ),
	.datae(!\regval1_D[26]~81_combout ),
	.dataf(!\result_A[26]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~29 .extended_lut = "off";
defparam \regval1_D[26]~29 .lut_mask = 64'h0535C5F50F3FCFFF;
defparam \regval1_D[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \regval1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[26]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[26] .is_wysiwyg = "true";
defparam \regval1_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \aluin2_A[26]~10 (
// Equation(s):
// \aluin2_A[26]~10_combout  = ( \aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  & ( regval2_A[26] ) ) ) # ( !\aluimm_A~q  & ( !\off_A[31]~DUPLICATE_q  & ( regval2_A[26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[26]),
	.datad(gnd),
	.datae(!\aluimm_A~q ),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~10 .extended_lut = "off";
defparam \aluin2_A[26]~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( regval1_A[26] & ( \aluin2_A[26]~10_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # ( 
// !regval1_A[26] & ( \aluin2_A[26]~10_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// regval1_A[26] & ( !\aluin2_A[26]~10_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// !regval1_A[26] & ( !\aluin2_A[26]~10_combout  & ( (alufunc_A[3] & (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[2]~DUPLICATE_q ),
	.datae(!regval1_A[26]),
	.dataf(!\aluin2_A[26]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h000E0068006800C2;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \Add1~41_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \result_A[26]~36 (
// Equation(s):
// \result_A[26]~36_combout  = ( \result_A[26]~12_combout  & ( \Selector5~2_combout  ) ) # ( !\result_A[26]~12_combout  & ( \Selector5~2_combout  & ( \result_A[1]~5_combout  ) ) ) # ( \result_A[26]~12_combout  & ( !\Selector5~2_combout  ) ) # ( 
// !\result_A[26]~12_combout  & ( !\Selector5~2_combout  & ( (\result_A[1]~5_combout  & (((\Add2~41_sumout  & \Selector0~1_combout )) # (\Selector5~0_combout ))) ) ) )

	.dataa(!\Selector5~0_combout ),
	.datab(!\result_A[1]~5_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\result_A[26]~12_combout ),
	.dataf(!\Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~36 .extended_lut = "off";
defparam \result_A[26]~36 .lut_mask = 64'h1113FFFF3333FFFF;
defparam \result_A[26]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \restmp_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[26]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[26] .is_wysiwyg = "true";
defparam \restmp_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400040004000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \dbusr[26]~98 (
// Equation(s):
// \dbusr[26]~98_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[26]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[26]~98 .extended_lut = "off";
defparam \dbusr[26]~98 .lut_mask = 64'h0005FF0500AFFFAF;
defparam \dbusr[26]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \result_M[26]~28 (
// Equation(s):
// \result_M[26]~28_combout  = ( \dbusr[26]~98_combout  & ( dmem_rtl_0_bypass[81] & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[26]))) # (\selmemout_M~DUPLICATE_q  & (!\dbusr~0_combout )) ) ) ) # ( !\dbusr[26]~98_combout  & ( dmem_rtl_0_bypass[81] & ( 
// (!\selmemout_M~DUPLICATE_q  & (((restmp_M[26])))) # (\selmemout_M~DUPLICATE_q  & (!\dbusr[26]~99_combout  & (!\dbusr~0_combout ))) ) ) ) # ( \dbusr[26]~98_combout  & ( !dmem_rtl_0_bypass[81] & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[26])))) # 
// (\selmemout_M~DUPLICATE_q  & (\dbusr[26]~99_combout  & (!\dbusr~0_combout ))) ) ) ) # ( !\dbusr[26]~98_combout  & ( !dmem_rtl_0_bypass[81] & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[26]) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\dbusr[26]~99_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!restmp_M[26]),
	.datae(!\dbusr[26]~98_combout ),
	.dataf(!dmem_rtl_0_bypass[81]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[26]~28 .extended_lut = "off";
defparam \result_M[26]~28 .lut_mask = 64'h00AA10BA40EA50FA;
defparam \result_M[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \regs_rtl_1_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \regs~60feeder (
// Equation(s):
// \regs~60feeder_combout  = ( \wregval_W[26]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60feeder .extended_lut = "off";
defparam \regs~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N13
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \regval2_D[26]~81 (
// Equation(s):
// \regval2_D[26]~81_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~60_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & ((((result_W[26]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a26 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & ((((result_W[26]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a26 ),
	.datad(!regs_rtl_1_bypass[39]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!result_W[26]),
	.datag(!\regs~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~81 .extended_lut = "on";
defparam \regval2_D[26]~81 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval2_D[26]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \regval2_D[26]~33 (
// Equation(s):
// \regval2_D[26]~33_combout  = ( \regval2_D[26]~81_combout  & ( \result_A[26]~11_combout  & ( ((!\forw2M_D~combout ) # (\result_M[26]~28_combout )) # (\forw2A_D~combout ) ) ) ) # ( !\regval2_D[26]~81_combout  & ( \result_A[26]~11_combout  & ( 
// ((\forw2M_D~combout  & \result_M[26]~28_combout )) # (\forw2A_D~combout ) ) ) ) # ( \regval2_D[26]~81_combout  & ( !\result_A[26]~11_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout ) # ((\result_M[26]~28_combout )))) # (\forw2A_D~combout  & 
// (((\result_A[26]~12_combout )))) ) ) ) # ( !\regval2_D[26]~81_combout  & ( !\result_A[26]~11_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout  & ((\result_M[26]~28_combout )))) # (\forw2A_D~combout  & (((\result_A[26]~12_combout )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[26]~12_combout ),
	.datad(!\result_M[26]~28_combout ),
	.datae(!\regval2_D[26]~81_combout ),
	.dataf(!\result_A[26]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~33 .extended_lut = "off";
defparam \regval2_D[26]~33 .lut_mask = 64'h05278DAF5577DDFF;
defparam \regval2_D[26]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \regval2_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[26]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[26] .is_wysiwyg = "true";
defparam \regval2_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~0_combout  & ( \Add1~41_sumout  ) ) # ( !\Selector5~0_combout  & ( \Add1~41_sumout  & ( ((\Add2~41_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector5~0_combout  & ( !\Add1~41_sumout  ) ) # 
// ( !\Selector5~0_combout  & ( !\Add1~41_sumout  & ( (\Add2~41_sumout  & \Selector0~1_combout ) ) ) )

	.dataa(!\Add2~41_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(gnd),
	.datad(!\Selector6~0_combout ),
	.datae(!\Selector5~0_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h1111FFFF11FFFFFF;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N4
dffeas \aluout_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[26] .is_wysiwyg = "true";
defparam \aluout_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \aluout_W[26]~feeder (
// Equation(s):
// \aluout_W[26]~feeder_combout  = ( aluout_M[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[26]~feeder .extended_lut = "off";
defparam \aluout_W[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N53
dffeas \aluout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[26] .is_wysiwyg = "true";
defparam \aluout_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \pcplus_M[26]~feeder (
// Equation(s):
// \pcplus_M[26]~feeder_combout  = ( pcplus_A[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[26]~feeder .extended_lut = "off";
defparam \pcplus_M[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N55
dffeas \pcplus_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[26] .is_wysiwyg = "true";
defparam \pcplus_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \pcplus_W[26]~feeder (
// Equation(s):
// \pcplus_W[26]~feeder_combout  = ( pcplus_M[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[26]~feeder .extended_lut = "off";
defparam \pcplus_W[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N59
dffeas \pcplus_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[26] .is_wysiwyg = "true";
defparam \pcplus_W[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \dbusr[26]~180 (
// Equation(s):
// \dbusr[26]~180_combout  = ( !\dbusr~0_combout  & ( dmem_rtl_0_bypass[81] & ( (!\dbusr[26]~99_combout ) # (\dbusr[26]~98_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !dmem_rtl_0_bypass[81] & ( (\dbusr[26]~99_combout  & \dbusr[26]~98_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dbusr[26]~99_combout ),
	.datac(!\dbusr[26]~98_combout ),
	.datad(gnd),
	.datae(!\dbusr~0_combout ),
	.dataf(!dmem_rtl_0_bypass[81]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[26]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[26]~180 .extended_lut = "off";
defparam \dbusr[26]~180 .lut_mask = 64'h03030000CFCF0000;
defparam \dbusr[26]~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \memout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[26]~180_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[26] .is_wysiwyg = "true";
defparam \memout_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \wregval_W[26]~22 (
// Equation(s):
// \wregval_W[26]~22_combout  = ( memout_W[26] & ( (!\selaluout_W~q  & (((\selmemout_W~q ) # (pcplus_W[26])))) # (\selaluout_W~q  & (aluout_W[26])) ) ) # ( !memout_W[26] & ( (!\selaluout_W~q  & (((pcplus_W[26] & !\selmemout_W~q )))) # (\selaluout_W~q  & 
// (aluout_W[26])) ) )

	.dataa(!aluout_W[26]),
	.datab(!pcplus_W[26]),
	.datac(!\selmemout_W~q ),
	.datad(!\selaluout_W~q ),
	.datae(!memout_W[26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[26]~22 .extended_lut = "off";
defparam \wregval_W[26]~22 .lut_mask = 64'h30553F5530553F55;
defparam \wregval_W[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \regs_rtl_1_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N48
cyclonev_lcell_comb \regs~59feeder (
// Equation(s):
// \regs~59feeder_combout  = ( \wregval_W[25]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[25]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~59feeder .extended_lut = "off";
defparam \regs~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N49
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N30
cyclonev_lcell_comb \regval2_D[25]~45 (
// Equation(s):
// \regval2_D[25]~45_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~59_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[38])))))) # (\forw2W_D~combout  & (result_W[25])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a25 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[38])))))) # (\forw2W_D~combout  & (result_W[25])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[25]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a25 ),
	.datad(!regs_rtl_1_bypass[38]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~45 .extended_lut = "on";
defparam \regval2_D[25]~45 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[25]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \regval2_D[25]~44 (
// Equation(s):
// \regval2_D[25]~44_combout  = ( \result_M[25]~35_combout  & ( \result_A[25]~25_combout  & ( ((\forw2M_D~combout ) # (\forw2A_D~combout )) # (\regval2_D[25]~45_combout ) ) ) ) # ( !\result_M[25]~35_combout  & ( \result_A[25]~25_combout  & ( 
// ((\regval2_D[25]~45_combout  & !\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( \result_M[25]~35_combout  & ( !\result_A[25]~25_combout  & ( (!\forw2A_D~combout  & (((\forw2M_D~combout )) # (\regval2_D[25]~45_combout ))) # (\forw2A_D~combout  & 
// (((\result_A[25]~26_combout )))) ) ) ) # ( !\result_M[25]~35_combout  & ( !\result_A[25]~25_combout  & ( (!\forw2A_D~combout  & (\regval2_D[25]~45_combout  & (!\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[25]~26_combout )))) ) ) )

	.dataa(!\regval2_D[25]~45_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[25]~26_combout ),
	.datae(!\result_M[25]~35_combout ),
	.dataf(!\result_A[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~44 .extended_lut = "off";
defparam \regval2_D[25]~44 .lut_mask = 64'h40734C7F73737F7F;
defparam \regval2_D[25]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N43
dffeas \regval2_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[25]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[25] .is_wysiwyg = "true";
defparam \regval2_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \result_A[25]~25 (
// Equation(s):
// \result_A[25]~25_combout  = ( \Add2~45_sumout  & ( \Add1~45_sumout  & ( (\result_A[1]~5_combout  & (((\Selector6~0_combout ) # (\Selector0~1_combout )) # (\Selector6~1_combout ))) ) ) ) # ( !\Add2~45_sumout  & ( \Add1~45_sumout  & ( 
// (\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector6~1_combout ))) ) ) ) # ( \Add2~45_sumout  & ( !\Add1~45_sumout  & ( (\result_A[1]~5_combout  & ((\Selector0~1_combout ) # (\Selector6~1_combout ))) ) ) ) # ( !\Add2~45_sumout  & ( 
// !\Add1~45_sumout  & ( (\Selector6~1_combout  & \result_A[1]~5_combout ) ) ) )

	.dataa(!\Selector6~1_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[1]~5_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~45_sumout ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[25]~25 .extended_lut = "off";
defparam \result_A[25]~25 .lut_mask = 64'h05050707050F070F;
defparam \result_A[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \result_A[25]~45 (
// Equation(s):
// \result_A[25]~45_combout  = ( \result_A[25]~25_combout  ) # ( !\result_A[25]~25_combout  & ( \result_A[25]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\result_A[25]~26_combout ),
	.datae(gnd),
	.dataf(!\result_A[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[25]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[25]~45 .extended_lut = "off";
defparam \result_A[25]~45 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \result_A[25]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N11
dffeas \restmp_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[25]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[25] .is_wysiwyg = "true";
defparam \restmp_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N53
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N34
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \dbusr[25]~123 (
// Equation(s):
// \dbusr[25]~123_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[80] & ( ((!\dmem~35_combout ) # ((!\dmem~36_combout ) # (!\dmem~37_combout ))) # (\dmem~34_combout ) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[80] ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\dmem~35_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[25]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[25]~123 .extended_lut = "off";
defparam \dbusr[25]~123 .lut_mask = 64'h00000000FFFFFFFD;
defparam \dbusr[25]~123 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBE0280008008050017A00000000000000000";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \dbusr[25]~122 (
// Equation(s):
// \dbusr[25]~122_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\dmem~26_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[25]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[25]~122 .extended_lut = "off";
defparam \dbusr[25]~122 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dbusr[25]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \result_M[25]~35 (
// Equation(s):
// \result_M[25]~35_combout  = ( \dbusr[25]~123_combout  & ( \dbusr[25]~122_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & ((!\dbusr~0_combout ))) ) ) ) # ( !\dbusr[25]~123_combout  & ( \dbusr[25]~122_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((dmem_rtl_0_bypass[79] & !\dbusr~0_combout )))) ) ) ) # ( \dbusr[25]~123_combout  & ( !\dbusr[25]~122_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[25]) ) ) ) # ( 
// !\dbusr[25]~123_combout  & ( !\dbusr[25]~122_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((dmem_rtl_0_bypass[79] & !\dbusr~0_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[25]),
	.datac(!dmem_rtl_0_bypass[79]),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[25]~123_combout ),
	.dataf(!\dbusr[25]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[25]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[25]~35 .extended_lut = "off";
defparam \result_M[25]~35 .lut_mask = 64'h2722222227227722;
defparam \result_M[25]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N38
dffeas \result_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[25]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[25] .is_wysiwyg = "true";
defparam \result_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N32
dffeas \regs_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \regs~26feeder (
// Equation(s):
// \regs~26feeder_combout  = ( \wregval_W[25]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[25]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~26feeder .extended_lut = "off";
defparam \regs~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N13
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \regval1_D[25]~45 (
// Equation(s):
// \regval1_D[25]~45_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~26_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[38]))))) # (\forw1W_D~combout  & (result_W[25])) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a25 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[38]))))) # (\forw1W_D~combout  & (result_W[25])) ) )

	.dataa(!result_W[25]),
	.datab(!regs_rtl_0_bypass[38]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~45 .extended_lut = "on";
defparam \regval1_D[25]~45 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[25]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \regval1_D[25]~40 (
// Equation(s):
// \regval1_D[25]~40_combout  = ( \result_M[25]~35_combout  & ( \result_A[25]~25_combout  & ( ((\forw1M_D~combout ) # (\forw1A_D~combout )) # (\regval1_D[25]~45_combout ) ) ) ) # ( !\result_M[25]~35_combout  & ( \result_A[25]~25_combout  & ( 
// ((\regval1_D[25]~45_combout  & !\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( \result_M[25]~35_combout  & ( !\result_A[25]~25_combout  & ( (!\forw1A_D~combout  & (((\forw1M_D~combout )) # (\regval1_D[25]~45_combout ))) # (\forw1A_D~combout  & 
// (((\result_A[25]~26_combout )))) ) ) ) # ( !\result_M[25]~35_combout  & ( !\result_A[25]~25_combout  & ( (!\forw1A_D~combout  & (\regval1_D[25]~45_combout  & ((!\forw1M_D~combout )))) # (\forw1A_D~combout  & (((\result_A[25]~26_combout )))) ) ) )

	.dataa(!\regval1_D[25]~45_combout ),
	.datab(!\result_A[25]~26_combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\forw1M_D~combout ),
	.datae(!\result_M[25]~35_combout ),
	.dataf(!\result_A[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~40 .extended_lut = "off";
defparam \regval1_D[25]~40 .lut_mask = 64'h530353F35F0F5FFF;
defparam \regval1_D[25]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \regval1_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[25]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \aluin2_A[25]~9 (
// Equation(s):
// \aluin2_A[25]~9_combout  = ( regval2_A[25] & ( \off_A[31]~DUPLICATE_q  ) ) # ( !regval2_A[25] & ( \off_A[31]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  ) ) ) # ( regval2_A[25] & ( !\off_A[31]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval2_A[25]),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~9 .extended_lut = "off";
defparam \aluin2_A[25]~9 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluin2_A[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N45
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \regval1_A[25]~DUPLICATE_q  & ( \aluin2_A[25]~9_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3])) # (\alufunc_A[1]~DUPLICATE_q  & (alufunc_A[3] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\regval1_A[25]~DUPLICATE_q  & ( \aluin2_A[25]~9_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[0]~DUPLICATE_q )))) ) 
// ) ) # ( \regval1_A[25]~DUPLICATE_q  & ( !\aluin2_A[25]~9_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] & 
// !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[25]~DUPLICATE_q  & ( !\aluin2_A[25]~9_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\regval1_A[25]~DUPLICATE_q ),
	.dataf(!\aluin2_A[25]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h0302122012202120;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \Add1~45_sumout  & ( (((\Selector0~1_combout  & \Add2~45_sumout )) # (\Selector6~0_combout )) # (\Selector6~1_combout ) ) ) # ( !\Add1~45_sumout  & ( ((\Selector0~1_combout  & \Add2~45_sumout )) # (\Selector6~1_combout ) ) )

	.dataa(!\Selector6~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h555F555F777F777F;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N7
dffeas \aluout_M[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \aluout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[25]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[25] .is_wysiwyg = "true";
defparam \aluout_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \pcplus_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[25] .is_wysiwyg = "true";
defparam \pcplus_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N19
dffeas \pcplus_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[25] .is_wysiwyg = "true";
defparam \pcplus_W[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \dbusr[25]~187 (
// Equation(s):
// \dbusr[25]~187_combout  = ( \dbusr[25]~122_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[79]) # (\dbusr[25]~123_combout ))) ) ) # ( !\dbusr[25]~122_combout  & ( (!\dbusr~0_combout  & (!\dbusr[25]~123_combout  & dmem_rtl_0_bypass[79])) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(gnd),
	.datac(!\dbusr[25]~123_combout ),
	.datad(!dmem_rtl_0_bypass[79]),
	.datae(gnd),
	.dataf(!\dbusr[25]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[25]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[25]~187 .extended_lut = "off";
defparam \dbusr[25]~187 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \dbusr[25]~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N58
dffeas \memout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[25]~187_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[25] .is_wysiwyg = "true";
defparam \memout_W[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N54
cyclonev_lcell_comb \wregval_W[25]~31 (
// Equation(s):
// \wregval_W[25]~31_combout  = ( memout_W[25] & ( (!\selaluout_W~q  & (((pcplus_W[25])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[25])))) ) ) # ( !memout_W[25] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[25])))) # (\selaluout_W~q  & 
// (((aluout_W[25])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[25]),
	.datad(!pcplus_W[25]),
	.datae(gnd),
	.dataf(!memout_W[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[25]~31 .extended_lut = "off";
defparam \wregval_W[25]~31 .lut_mask = 64'h058D058D27AF27AF;
defparam \wregval_W[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N6
cyclonev_lcell_comb \regs~55feeder (
// Equation(s):
// \regs~55feeder_combout  = ( \wregval_W[21]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[21]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~55feeder .extended_lut = "off";
defparam \regs~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N7
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N36
cyclonev_lcell_comb \regval2_D[21]~133 (
// Equation(s):
// \regval2_D[21]~133_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~55_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[34]))))) # (\forw2W_D~combout  & (((result_W[21])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a21 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[34]))))) # (\forw2W_D~combout  & (((result_W[21])))) ) )

	.dataa(!regs_rtl_1_bypass[34]),
	.datab(!result_W[21]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~133 .extended_lut = "on";
defparam \regval2_D[21]~133 .lut_mask = 64'h0F330F3355335533;
defparam \regval2_D[21]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \regval2_D[21]~15 (
// Equation(s):
// \regval2_D[21]~15_combout  = ( \regval2_D[21]~133_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[21]))) # (\selmemout_M~DUPLICATE_q  & (\dbusr[21]~49_combout ))) ) ) # ( !\regval2_D[21]~133_combout  & ( (\forw2M_D~combout  
// & ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[21]))) # (\selmemout_M~DUPLICATE_q  & (\dbusr[21]~49_combout )))) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\forw2M_D~combout ),
	.datac(!\dbusr[21]~49_combout ),
	.datad(!restmp_M[21]),
	.datae(gnd),
	.dataf(!\regval2_D[21]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~15 .extended_lut = "off";
defparam \regval2_D[21]~15 .lut_mask = 64'h01230123CDEFCDEF;
defparam \regval2_D[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N45
cyclonev_lcell_comb \regval2_D[21]~16 (
// Equation(s):
// \regval2_D[21]~16_combout  = ( \forw2A_D~combout  & ( \regval2_D[21]~15_combout  & ( (!\selaluout_A~q  & (pcplus_A[21])) # (\selaluout_A~q  & (((alufunc_A[5] & \Selector10~1_combout )))) ) ) ) # ( !\forw2A_D~combout  & ( \regval2_D[21]~15_combout  ) ) # ( 
// \forw2A_D~combout  & ( !\regval2_D[21]~15_combout  & ( (!\selaluout_A~q  & (pcplus_A[21])) # (\selaluout_A~q  & (((alufunc_A[5] & \Selector10~1_combout )))) ) ) )

	.dataa(!pcplus_A[21]),
	.datab(!\selaluout_A~q ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector10~1_combout ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\regval2_D[21]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~16 .extended_lut = "off";
defparam \regval2_D[21]~16 .lut_mask = 64'h00004447FFFF4447;
defparam \regval2_D[21]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N46
dffeas \regval2_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[21]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[21] .is_wysiwyg = "true";
defparam \regval2_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N17
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N53
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \dbusr[21]~45 (
// Equation(s):
// \dbusr[21]~45_combout  = ( \dmem~22_q  & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~22_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\dmem~22_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~45 .extended_lut = "off";
defparam \dbusr[21]~45 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dbusr[21]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \dbusr[21]~49 (
// Equation(s):
// \dbusr[21]~49_combout  = ( \dbusr[21]~45_combout  & ( ((!\dbusr~0_combout  & ((\dbusr[21]~46_combout ) # (dmem_rtl_0_bypass[71])))) # (\dbusr[21]~48_combout ) ) ) # ( !\dbusr[21]~45_combout  & ( ((dmem_rtl_0_bypass[71] & (!\dbusr~0_combout  & 
// !\dbusr[21]~46_combout ))) # (\dbusr[21]~48_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[71]),
	.datab(!\dbusr~0_combout ),
	.datac(!\dbusr[21]~48_combout ),
	.datad(!\dbusr[21]~46_combout ),
	.datae(gnd),
	.dataf(!\dbusr[21]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[21]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[21]~49 .extended_lut = "off";
defparam \dbusr[21]~49 .lut_mask = 64'h4F0F4F0F4FCF4FCF;
defparam \dbusr[21]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \memout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[21]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[21] .is_wysiwyg = "true";
defparam \memout_W[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \wregval_W[21]~9 (
// Equation(s):
// \wregval_W[21]~9_combout  = ( \selmemout_W~q  & ( memout_W[21] & ( (!\selaluout_W~q ) # (aluout_W[21]) ) ) ) # ( !\selmemout_W~q  & ( memout_W[21] & ( (!\selaluout_W~q  & ((pcplus_W[21]))) # (\selaluout_W~q  & (aluout_W[21])) ) ) ) # ( \selmemout_W~q  & ( 
// !memout_W[21] & ( (aluout_W[21] & \selaluout_W~q ) ) ) ) # ( !\selmemout_W~q  & ( !memout_W[21] & ( (!\selaluout_W~q  & ((pcplus_W[21]))) # (\selaluout_W~q  & (aluout_W[21])) ) ) )

	.dataa(!aluout_W[21]),
	.datab(!pcplus_W[21]),
	.datac(!\selaluout_W~q ),
	.datad(gnd),
	.datae(!\selmemout_W~q ),
	.dataf(!memout_W[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[21]~9 .extended_lut = "off";
defparam \wregval_W[21]~9 .lut_mask = 64'h353505053535F5F5;
defparam \wregval_W[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N43
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \regval1_D[23]~57 (
// Equation(s):
// \regval1_D[23]~57_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~24_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[36]))))) # (\forw1W_D~combout  & (((result_W[23])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a23 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[36]))))) # (\forw1W_D~combout  & (((result_W[23])))) ) )

	.dataa(!regs_rtl_0_bypass[36]),
	.datab(!result_W[23]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~57 .extended_lut = "on";
defparam \regval1_D[23]~57 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[23]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \regval1_D[23]~35 (
// Equation(s):
// \regval1_D[23]~35_combout  = ( \forw1M_D~combout  & ( \dbusr[23]~114_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[23]) ) ) ) # ( !\forw1M_D~combout  & ( \dbusr[23]~114_combout  & ( \regval1_D[23]~57_combout  ) ) ) # ( \forw1M_D~combout  & ( 
// !\dbusr[23]~114_combout  & ( (restmp_M[23] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\forw1M_D~combout  & ( !\dbusr[23]~114_combout  & ( \regval1_D[23]~57_combout  ) ) )

	.dataa(!\regval1_D[23]~57_combout ),
	.datab(!restmp_M[23]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\forw1M_D~combout ),
	.dataf(!\dbusr[23]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~35 .extended_lut = "off";
defparam \regval1_D[23]~35 .lut_mask = 64'h5555303055553F3F;
defparam \regval1_D[23]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \regval1_D[23]~36 (
// Equation(s):
// \regval1_D[23]~36_combout  = ( \forw1A_D~combout  & ( \regval1_D[23]~35_combout  & ( (!\selaluout_A~q  & (pcplus_A[23])) # (\selaluout_A~q  & (((\Selector8~1_combout  & alufunc_A[5])))) ) ) ) # ( !\forw1A_D~combout  & ( \regval1_D[23]~35_combout  ) ) # ( 
// \forw1A_D~combout  & ( !\regval1_D[23]~35_combout  & ( (!\selaluout_A~q  & (pcplus_A[23])) # (\selaluout_A~q  & (((\Selector8~1_combout  & alufunc_A[5])))) ) ) )

	.dataa(!pcplus_A[23]),
	.datab(!\Selector8~1_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\selaluout_A~q ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[23]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~36 .extended_lut = "off";
defparam \regval1_D[23]~36 .lut_mask = 64'h00005503FFFF5503;
defparam \regval1_D[23]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \regval1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[23]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[23] .is_wysiwyg = "true";
defparam \regval1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \aluin2_A[23]~14 (
// Equation(s):
// \aluin2_A[23]~14_combout  = ( \regval2_A[23]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !\regval2_A[23]~DUPLICATE_q  & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~14 .extended_lut = "off";
defparam \aluin2_A[23]~14 .lut_mask = 64'h00330033FF33FF33;
defparam \aluin2_A[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( regval1_A[23] & ( \aluin2_A[23]~14_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_A[23] & ( \aluin2_A[23]~14_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// regval1_A[23] & ( !\aluin2_A[23]~14_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_A[23] & ( !\aluin2_A[23]~14_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!regval1_A[23]),
	.dataf(!\aluin2_A[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0302122012203002;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N50
dffeas \regval1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[17]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[17] .is_wysiwyg = "true";
defparam \regval1_A[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[17] ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[17] ) + ( \Add1~82  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[17]),
	.datad(!\regval2_A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( regval1_A[18] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( regval1_A[18] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~78  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[18]),
	.datad(!regval1_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add1~74  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval2_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF00000011BB;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( regval1_A[20] ) + ( (!\aluimm_A~q  & ((\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( regval1_A[20] ) + ( (!\aluimm_A~q  & ((\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~70  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval2_A[20]~DUPLICATE_q ),
	.datad(!regval1_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[21]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( (!\aluimm_A~q  & ((regval2_A[21]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add1~66  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[21]),
	.datad(!regval2_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[22]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( (!\aluimm_A~q  & ((regval2_A[22]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add1~62  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[22]~DUPLICATE_q ),
	.datad(!regval2_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( (!\aluimm_A~q  & ((\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[23] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( (!\aluimm_A~q  & ((\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[23] ) + ( \Add1~58  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval2_A[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[23]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000001D1D;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Add2~53_sumout  & ( (((\Selector6~0_combout  & \Add1~53_sumout )) # (\Selector0~1_combout )) # (\Selector8~0_combout ) ) ) # ( !\Add2~53_sumout  & ( ((\Selector6~0_combout  & \Add1~53_sumout )) # (\Selector8~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector8~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~53_sumout ),
	.datae(!\Add2~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h33773F7F33773F7F;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \regs_rtl_1_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \regval2_D[23]~57 (
// Equation(s):
// \regval2_D[23]~57_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~57_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (((result_W[23])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a23 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (((result_W[23])))) ) )

	.dataa(!regs_rtl_1_bypass[36]),
	.datab(!result_W[23]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a23 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~57 .extended_lut = "on";
defparam \regval2_D[23]~57 .lut_mask = 64'h0F330F3355335533;
defparam \regval2_D[23]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \regval2_D[23]~39 (
// Equation(s):
// \regval2_D[23]~39_combout  = ( \regval2_D[23]~57_combout  & ( \dbusr[23]~114_combout  & ( ((!\forw2M_D~combout ) # (restmp_M[23])) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\regval2_D[23]~57_combout  & ( \dbusr[23]~114_combout  & ( (\forw2M_D~combout  & 
// ((restmp_M[23]) # (\selmemout_M~DUPLICATE_q ))) ) ) ) # ( \regval2_D[23]~57_combout  & ( !\dbusr[23]~114_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & restmp_M[23])) ) ) ) # ( !\regval2_D[23]~57_combout  & ( !\dbusr[23]~114_combout  
// & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[23] & \forw2M_D~combout )) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(!restmp_M[23]),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[23]~57_combout ),
	.dataf(!\dbusr[23]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~39 .extended_lut = "off";
defparam \regval2_D[23]~39 .lut_mask = 64'h000AFF0A005FFF5F;
defparam \regval2_D[23]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \regval2_D[23]~40 (
// Equation(s):
// \regval2_D[23]~40_combout  = ( \forw2A_D~combout  & ( \regval2_D[23]~39_combout  & ( (!\selaluout_A~q  & (pcplus_A[23])) # (\selaluout_A~q  & (((\Selector8~1_combout  & alufunc_A[5])))) ) ) ) # ( !\forw2A_D~combout  & ( \regval2_D[23]~39_combout  ) ) # ( 
// \forw2A_D~combout  & ( !\regval2_D[23]~39_combout  & ( (!\selaluout_A~q  & (pcplus_A[23])) # (\selaluout_A~q  & (((\Selector8~1_combout  & alufunc_A[5])))) ) ) )

	.dataa(!pcplus_A[23]),
	.datab(!\Selector8~1_combout ),
	.datac(!\selaluout_A~q ),
	.datad(!alufunc_A[5]),
	.datae(!\forw2A_D~combout ),
	.dataf(!\regval2_D[23]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~40 .extended_lut = "off";
defparam \regval2_D[23]~40 .lut_mask = 64'h00005053FFFF5053;
defparam \regval2_D[23]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N4
dffeas \regval2_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[23]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N9
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \Add2~49_sumout  & ( (((\Selector6~0_combout  & \Add1~49_sumout )) # (\Selector7~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~49_sumout  & ( ((\Selector6~0_combout  & \Add1~49_sumout )) # (\Selector7~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Add1~49_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N10
dffeas \aluout_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24] .is_wysiwyg = "true";
defparam \aluout_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N41
dffeas \aluout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[24] .is_wysiwyg = "true";
defparam \aluout_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N14
dffeas \pcplus_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[24] .is_wysiwyg = "true";
defparam \pcplus_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N36
cyclonev_lcell_comb \pcplus_W[24]~feeder (
// Equation(s):
// \pcplus_W[24]~feeder_combout  = pcplus_M[24]

	.dataa(gnd),
	.datab(!pcplus_M[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[24]~feeder .extended_lut = "off";
defparam \pcplus_W[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \pcplus_W[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N37
dffeas \pcplus_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[24] .is_wysiwyg = "true";
defparam \pcplus_W[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N15
cyclonev_lcell_comb \wregval_W[24]~29 (
// Equation(s):
// \wregval_W[24]~29_combout  = ( \selmemout_W~q  & ( \selaluout_W~q  & ( aluout_W[24] ) ) ) # ( !\selmemout_W~q  & ( \selaluout_W~q  & ( aluout_W[24] ) ) ) # ( \selmemout_W~q  & ( !\selaluout_W~q  & ( memout_W[24] ) ) ) # ( !\selmemout_W~q  & ( 
// !\selaluout_W~q  & ( pcplus_W[24] ) ) )

	.dataa(!memout_W[24]),
	.datab(!aluout_W[24]),
	.datac(!pcplus_W[24]),
	.datad(gnd),
	.datae(!\selmemout_W~q ),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[24]~29 .extended_lut = "off";
defparam \wregval_W[24]~29 .lut_mask = 64'h0F0F555533333333;
defparam \wregval_W[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N34
dffeas \regs_rtl_1_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N3
cyclonev_lcell_comb \regs~58feeder (
// Equation(s):
// \regs~58feeder_combout  = ( \wregval_W[24]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58feeder .extended_lut = "off";
defparam \regs~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N4
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N33
cyclonev_lcell_comb \regval2_D[24]~53 (
// Equation(s):
// \regval2_D[24]~53_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~58_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[37])))) # (\forw2W_D~combout  & ((((result_W[24]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a24 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[37])))) # (\forw2W_D~combout  & ((((result_W[24]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!regs_rtl_1_bypass[37]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!result_W[24]),
	.datag(!\regs~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~53 .extended_lut = "on";
defparam \regval2_D[24]~53 .lut_mask = 64'h0A220A225F775F77;
defparam \regval2_D[24]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \regval2_D[24]~41 (
// Equation(s):
// \regval2_D[24]~41_combout  = ( \result_A[24]~23_combout  & ( \regval2_D[24]~53_combout  & ( ((!\forw2M_D~combout ) # (\forw2A_D~combout )) # (\result_M[24]~34_combout ) ) ) ) # ( !\result_A[24]~23_combout  & ( \regval2_D[24]~53_combout  & ( 
// (!\forw2A_D~combout  & (((!\forw2M_D~combout )) # (\result_M[24]~34_combout ))) # (\forw2A_D~combout  & (((\result_A[24]~24_combout )))) ) ) ) # ( \result_A[24]~23_combout  & ( !\regval2_D[24]~53_combout  & ( ((\result_M[24]~34_combout  & 
// \forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[24]~23_combout  & ( !\regval2_D[24]~53_combout  & ( (!\forw2A_D~combout  & (\result_M[24]~34_combout  & ((\forw2M_D~combout )))) # (\forw2A_D~combout  & (((\result_A[24]~24_combout )))) ) ) 
// )

	.dataa(!\result_M[24]~34_combout ),
	.datab(!\result_A[24]~24_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\result_A[24]~23_combout ),
	.dataf(!\regval2_D[24]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~41 .extended_lut = "off";
defparam \regval2_D[24]~41 .lut_mask = 64'h053305FFF533F5FF;
defparam \regval2_D[24]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \regval2_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[24]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[24] .is_wysiwyg = "true";
defparam \regval2_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \aluin2_A[24]~15 (
// Equation(s):
// \aluin2_A[24]~15_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  & ( regval2_A[24] ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !\off_A[31]~DUPLICATE_q  & ( regval2_A[24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[24]),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~15 .extended_lut = "off";
defparam \aluin2_A[24]~15 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \aluin2_A[24]~15_combout  & ( regval1_A[24] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # ( 
// !\aluin2_A[24]~15_combout  & ( regval1_A[24] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// \aluin2_A[24]~15_combout  & ( !regval1_A[24] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// !\aluin2_A[24]~15_combout  & ( !regval1_A[24] & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[24]~15_combout ),
	.dataf(!regval1_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0032122012203002;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \result_A[24]~23 (
// Equation(s):
// \result_A[24]~23_combout  = ( \Add1~49_sumout  & ( \Add2~49_sumout  & ( (\result_A[1]~5_combout  & (((\Selector0~1_combout ) # (\Selector7~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~49_sumout  & ( \Add2~49_sumout  & ( 
// (\result_A[1]~5_combout  & ((\Selector0~1_combout ) # (\Selector7~0_combout ))) ) ) ) # ( \Add1~49_sumout  & ( !\Add2~49_sumout  & ( (\result_A[1]~5_combout  & ((\Selector7~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~49_sumout  & ( 
// !\Add2~49_sumout  & ( (\result_A[1]~5_combout  & \Selector7~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\result_A[1]~5_combout ),
	.datac(!\Selector7~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~49_sumout ),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[24]~23 .extended_lut = "off";
defparam \result_A[24]~23 .lut_mask = 64'h0303131303331333;
defparam \result_A[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N18
cyclonev_lcell_comb \result_A[24]~43 (
// Equation(s):
// \result_A[24]~43_combout  = ( \result_A[24]~24_combout  & ( \result_A[24]~23_combout  ) ) # ( !\result_A[24]~24_combout  & ( \result_A[24]~23_combout  ) ) # ( \result_A[24]~24_combout  & ( !\result_A[24]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\result_A[24]~24_combout ),
	.dataf(!\result_A[24]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[24]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[24]~43 .extended_lut = "off";
defparam \result_A[24]~43 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \result_A[24]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N19
dffeas \restmp_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[24]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[24] .is_wysiwyg = "true";
defparam \restmp_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \result_M[24]~34 (
// Equation(s):
// \result_M[24]~34_combout  = ( \dbusr~0_combout  & ( \dbusr[24]~115_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[24]) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[24]~115_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[24])) # 
// (\selmemout_M~DUPLICATE_q  & (((\dbusr[24]~116_combout ) # (dmem_rtl_0_bypass[77])))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[24]~115_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[24]) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[24]~115_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (restmp_M[24])) # (\selmemout_M~DUPLICATE_q  & (((dmem_rtl_0_bypass[77] & !\dbusr[24]~116_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[24]),
	.datac(!dmem_rtl_0_bypass[77]),
	.datad(!\dbusr[24]~116_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[24]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[24]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[24]~34 .extended_lut = "off";
defparam \result_M[24]~34 .lut_mask = 64'h2722222227772222;
defparam \result_M[24]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \result_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[24]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[24] .is_wysiwyg = "true";
defparam \result_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N8
dffeas \regs_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N56
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N6
cyclonev_lcell_comb \regval1_D[24]~53 (
// Equation(s):
// \regval1_D[24]~53_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~25_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[37])))))) # (\forw1W_D~combout  & (result_W[24])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a24 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[37])))))) # (\forw1W_D~combout  & (result_W[24])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[24]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!regs_rtl_0_bypass[37]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~53 .extended_lut = "on";
defparam \regval1_D[24]~53 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[24]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \regval1_D[24]~37 (
// Equation(s):
// \regval1_D[24]~37_combout  = ( \result_A[24]~23_combout  & ( \result_M[24]~34_combout  & ( ((\forw1A_D~combout ) # (\forw1M_D~combout )) # (\regval1_D[24]~53_combout ) ) ) ) # ( !\result_A[24]~23_combout  & ( \result_M[24]~34_combout  & ( 
// (!\forw1A_D~combout  & (((\forw1M_D~combout )) # (\regval1_D[24]~53_combout ))) # (\forw1A_D~combout  & (((\result_A[24]~24_combout )))) ) ) ) # ( \result_A[24]~23_combout  & ( !\result_M[24]~34_combout  & ( ((\regval1_D[24]~53_combout  & 
// !\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[24]~23_combout  & ( !\result_M[24]~34_combout  & ( (!\forw1A_D~combout  & (\regval1_D[24]~53_combout  & ((!\forw1M_D~combout )))) # (\forw1A_D~combout  & (((\result_A[24]~24_combout )))) ) 
// ) )

	.dataa(!\regval1_D[24]~53_combout ),
	.datab(!\result_A[24]~24_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1A_D~combout ),
	.datae(!\result_A[24]~23_combout ),
	.dataf(!\result_M[24]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~37 .extended_lut = "off";
defparam \regval1_D[24]~37 .lut_mask = 64'h503350FF5F335FFF;
defparam \regval1_D[24]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N31
dffeas \regval1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[24]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[24] .is_wysiwyg = "true";
defparam \regval1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \pcgood_A[24]~27 (
// Equation(s):
// \pcgood_A[24]~27_combout  = ( \isjump_A~q  & ( \Add4~101_sumout  & ( (!\isbranch_A~q ) # ((!\Selector31~12_combout ) # (\Add3~101_sumout )) ) ) ) # ( !\isjump_A~q  & ( \Add4~101_sumout  & ( (!\isbranch_A~q  & (pcplus_A[24])) # (\isbranch_A~q  & 
// ((!\Selector31~12_combout  & (pcplus_A[24])) # (\Selector31~12_combout  & ((\Add3~101_sumout ))))) ) ) ) # ( \isjump_A~q  & ( !\Add4~101_sumout  & ( (\isbranch_A~q  & (\Selector31~12_combout  & \Add3~101_sumout )) ) ) ) # ( !\isjump_A~q  & ( 
// !\Add4~101_sumout  & ( (!\isbranch_A~q  & (pcplus_A[24])) # (\isbranch_A~q  & ((!\Selector31~12_combout  & (pcplus_A[24])) # (\Selector31~12_combout  & ((\Add3~101_sumout ))))) ) ) )

	.dataa(!pcplus_A[24]),
	.datab(!\isbranch_A~q ),
	.datac(!\Selector31~12_combout ),
	.datad(!\Add3~101_sumout ),
	.datae(!\isjump_A~q ),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[24]~27 .extended_lut = "off";
defparam \pcgood_A[24]~27 .lut_mask = 64'h545700035457FCFF;
defparam \pcgood_A[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N7
dffeas \pcgood_M[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[24]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N10
dffeas \pcgood_W[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[24]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[24]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N15
cyclonev_lcell_comb \bptable~20 (
// Equation(s):
// \bptable~20_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a17  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[34]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a17  & ( (bptable_rtl_0_bypass[34] & \bptable~11_combout ) ) )

	.dataa(!bptable_rtl_0_bypass[34]),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~20 .extended_lut = "off";
defparam \bptable~20 .lut_mask = 64'h05050505F5F5F5F5;
defparam \bptable~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N9
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( pcgood_M[17] & ( \bptable~20_combout  ) ) # ( !pcgood_M[17] & ( \bptable~20_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[17] & ( !\bptable~20_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(!pcgood_M[17]),
	.dataf(!\bptable~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N10
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N14
dffeas \pcplus_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[17] .is_wysiwyg = "true";
defparam \pcplus_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N10
dffeas \pcplus_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[17] .is_wysiwyg = "true";
defparam \pcplus_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N46
dffeas \pcplus_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[17] .is_wysiwyg = "true";
defparam \pcplus_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \pcplus_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[17] .is_wysiwyg = "true";
defparam \pcplus_W[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N9
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \Selector14~0_combout  & ( \Add1~77_sumout  ) ) # ( !\Selector14~0_combout  & ( \Add1~77_sumout  & ( ((\Selector0~1_combout  & \Add2~77_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector14~0_combout  & ( !\Add1~77_sumout  ) 
// ) # ( !\Selector14~0_combout  & ( !\Add1~77_sumout  & ( (\Selector0~1_combout  & \Add2~77_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add2~77_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N10
dffeas \aluout_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17] .is_wysiwyg = "true";
defparam \aluout_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N17
dffeas \aluout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[17] .is_wysiwyg = "true";
defparam \aluout_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N4
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N37
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \dbusr[17]~63 (
// Equation(s):
// \dbusr[17]~63_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[64] & ( (!\dmem~37_combout ) # (((!\dmem~36_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[64] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~63 .extended_lut = "off";
defparam \dbusr[17]~63 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[17]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y7_N7
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \dbusr[17]~62 (
// Equation(s):
// \dbusr[17]~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~62 .extended_lut = "off";
defparam \dbusr[17]~62 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[17]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \dbusr[17]~162 (
// Equation(s):
// \dbusr[17]~162_combout  = ( \dbusr[17]~62_combout  & ( ((!\dbusr~0_combout  & ((\dbusr[17]~63_combout ) # (dmem_rtl_0_bypass[63])))) # (\dbusr[17]~65_combout ) ) ) # ( !\dbusr[17]~62_combout  & ( ((dmem_rtl_0_bypass[63] & (!\dbusr[17]~63_combout  & 
// !\dbusr~0_combout ))) # (\dbusr[17]~65_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[63]),
	.datab(!\dbusr[17]~63_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[17]~65_combout ),
	.datae(gnd),
	.dataf(!\dbusr[17]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~162 .extended_lut = "off";
defparam \dbusr[17]~162 .lut_mask = 64'h40FF40FF70FF70FF;
defparam \dbusr[17]~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N53
dffeas \memout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[17]~162_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[17] .is_wysiwyg = "true";
defparam \memout_W[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \wregval_W[17]~13 (
// Equation(s):
// \wregval_W[17]~13_combout  = ( aluout_W[17] & ( memout_W[17] & ( ((\selaluout_W~q ) # (pcplus_W[17])) # (\selmemout_W~q ) ) ) ) # ( !aluout_W[17] & ( memout_W[17] & ( (!\selaluout_W~q  & ((pcplus_W[17]) # (\selmemout_W~q ))) ) ) ) # ( aluout_W[17] & ( 
// !memout_W[17] & ( ((!\selmemout_W~q  & pcplus_W[17])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[17] & ( !memout_W[17] & ( (!\selmemout_W~q  & (pcplus_W[17] & !\selaluout_W~q )) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!pcplus_W[17]),
	.datac(!\selaluout_W~q ),
	.datad(gnd),
	.datae(!aluout_W[17]),
	.dataf(!memout_W[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[17]~13 .extended_lut = "off";
defparam \wregval_W[17]~13 .lut_mask = 64'h20202F2F70707F7F;
defparam \wregval_W[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \regval2_D[15]~157 (
// Equation(s):
// \regval2_D[15]~157_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~49_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[28]))))) # (\forw2W_D~combout  & (result_W[15])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a15 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[28]))))) # (\forw2W_D~combout  & (result_W[15])) ) )

	.dataa(!result_W[15]),
	.datab(!regs_rtl_1_bypass[28]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~157 .extended_lut = "on";
defparam \regval2_D[15]~157 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \result_M[15]~5 (
// Equation(s):
// \result_M[15]~5_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!restmp_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~5 .extended_lut = "off";
defparam \result_M[15]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \result_M[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \regval2_D[15]~6 (
// Equation(s):
// \regval2_D[15]~6_combout  = ( \Selector16~1_combout  & ( (\forw2A_D~combout  & ((!\selaluout_A~q  & (pcplus_A[15])) # (\selaluout_A~q  & ((alufunc_A[5]))))) ) ) # ( !\Selector16~1_combout  & ( (pcplus_A[15] & (!\selaluout_A~q  & \forw2A_D~combout )) ) )

	.dataa(!pcplus_A[15]),
	.datab(!\selaluout_A~q ),
	.datac(!\forw2A_D~combout ),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~6 .extended_lut = "off";
defparam \regval2_D[15]~6 .lut_mask = 64'h0404040404070407;
defparam \regval2_D[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \result_M[15]~4 (
// Equation(s):
// \result_M[15]~4_combout  = ( \dbusr[15]~17_combout  & ( \dbusr[15]~14_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( !\dbusr[15]~17_combout  & ( \dbusr[15]~14_combout  & ( (!\dbusr~0_combout  & (\selmemout_M~DUPLICATE_q  & ((!dmem_rtl_0_bypass[59]) # 
// (\dbusr[15]~15_combout )))) ) ) ) # ( \dbusr[15]~17_combout  & ( !\dbusr[15]~14_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( !\dbusr[15]~17_combout  & ( !\dbusr[15]~14_combout  & ( (!\dbusr~0_combout  & (!dmem_rtl_0_bypass[59] & 
// (\selmemout_M~DUPLICATE_q  & !\dbusr[15]~15_combout ))) ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!dmem_rtl_0_bypass[59]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[15]~15_combout ),
	.datae(!\dbusr[15]~17_combout ),
	.dataf(!\dbusr[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~4 .extended_lut = "off";
defparam \result_M[15]~4 .lut_mask = 64'h08000F0F080A0F0F;
defparam \result_M[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \regval2_D[15]~7 (
// Equation(s):
// \regval2_D[15]~7_combout  = ( \regval2_D[15]~6_combout  & ( \result_M[15]~4_combout  ) ) # ( !\regval2_D[15]~6_combout  & ( \result_M[15]~4_combout  & ( (!\forw2A_D~combout  & ((\forw2M_D~combout ) # (\regval2_D[15]~157_combout ))) ) ) ) # ( 
// \regval2_D[15]~6_combout  & ( !\result_M[15]~4_combout  ) ) # ( !\regval2_D[15]~6_combout  & ( !\result_M[15]~4_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & (\regval2_D[15]~157_combout )) # (\forw2M_D~combout  & ((\result_M[15]~5_combout 
// ))))) ) ) )

	.dataa(!\regval2_D[15]~157_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_M[15]~5_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\regval2_D[15]~6_combout ),
	.dataf(!\result_M[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~7 .extended_lut = "off";
defparam \regval2_D[15]~7 .lut_mask = 64'h4700FFFF7700FFFF;
defparam \regval2_D[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N19
dffeas \regval2_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add2~2  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!\regval2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \regval1_A[15]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \regval1_A[15]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & ((!\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~6  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\regval2_A[15]~DUPLICATE_q ),
	.datad(!\regval1_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \Add1~77_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h0000000033333333;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \result_A[17]~51 (
// Equation(s):
// \result_A[17]~51_combout  = ( !\selaluout_A~q  & ( (((pcplus_A[17]))) ) ) # ( \selaluout_A~q  & ( (alufunc_A[5] & ((((\Selector0~1_combout  & \Add2~77_sumout )) # (\Selector14~2_combout )) # (\Selector14~0_combout ))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Add2~77_sumout ),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector14~2_combout ),
	.datag(!pcplus_A[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~51 .extended_lut = "on";
defparam \result_A[17]~51 .lut_mask = 64'h0F0F05070F0F0F0F;
defparam \result_A[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \restmp_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[17]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[17] .is_wysiwyg = "true";
defparam \restmp_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \result_M[17]~17 (
// Equation(s):
// \result_M[17]~17_combout  = ( restmp_M[17] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!restmp_M[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[17]~17 .extended_lut = "off";
defparam \result_M[17]~17 .lut_mask = 64'h0000F0F00000F0F0;
defparam \result_M[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \regs_rtl_1_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N43
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \regval2_D[17]~117 (
// Equation(s):
// \regval2_D[17]~117_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~51_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[30]))))) # (\forw2W_D~combout  & (result_W[17])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a17 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[30]))))) # (\forw2W_D~combout  & (result_W[17])) ) )

	.dataa(!result_W[17]),
	.datab(!regs_rtl_1_bypass[30]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~117 .extended_lut = "on";
defparam \regval2_D[17]~117 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[17]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N5
dffeas \dmem_rtl_0_bypass[63]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[63]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N15
cyclonev_lcell_comb \result_M[17]~16 (
// Equation(s):
// \result_M[17]~16_combout  = ( \dmem_rtl_0_bypass[63]~DUPLICATE_q  & ( \dbusr[17]~62_combout  & ( (\selmemout_M~DUPLICATE_q  & ((!\dbusr~0_combout ) # (\dbusr[17]~65_combout ))) ) ) ) # ( !\dmem_rtl_0_bypass[63]~DUPLICATE_q  & ( \dbusr[17]~62_combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((!\dbusr~0_combout  & \dbusr[17]~63_combout )) # (\dbusr[17]~65_combout ))) ) ) ) # ( \dmem_rtl_0_bypass[63]~DUPLICATE_q  & ( !\dbusr[17]~62_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\dbusr~0_combout  & 
// !\dbusr[17]~63_combout )) # (\dbusr[17]~65_combout ))) ) ) ) # ( !\dmem_rtl_0_bypass[63]~DUPLICATE_q  & ( !\dbusr[17]~62_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[17]~65_combout ) ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbusr[17]~63_combout ),
	.datad(!\dbusr[17]~65_combout ),
	.datae(!\dmem_rtl_0_bypass[63]~DUPLICATE_q ),
	.dataf(!\dbusr[17]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[17]~16 .extended_lut = "off";
defparam \result_M[17]~16 .lut_mask = 64'h0033203302332233;
defparam \result_M[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \regval2_D[17]~20 (
// Equation(s):
// \regval2_D[17]~20_combout  = ( \regval2_D[17]~117_combout  & ( \result_M[17]~16_combout  & ( (!\forw2A_D~combout ) # (\result_A[17]~51_combout ) ) ) ) # ( !\regval2_D[17]~117_combout  & ( \result_M[17]~16_combout  & ( (!\forw2A_D~combout  & 
// ((\forw2M_D~combout ))) # (\forw2A_D~combout  & (\result_A[17]~51_combout )) ) ) ) # ( \regval2_D[17]~117_combout  & ( !\result_M[17]~16_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout ) # (\result_M[17]~17_combout )))) # (\forw2A_D~combout  & 
// (\result_A[17]~51_combout )) ) ) ) # ( !\regval2_D[17]~117_combout  & ( !\result_M[17]~16_combout  & ( (!\forw2A_D~combout  & (((\result_M[17]~17_combout  & \forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[17]~51_combout )) ) ) )

	.dataa(!\result_A[17]~51_combout ),
	.datab(!\result_M[17]~17_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[17]~117_combout ),
	.dataf(!\result_M[17]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~20 .extended_lut = "off";
defparam \regval2_D[17]~20 .lut_mask = 64'h0535F53505F5F5F5;
defparam \regval2_D[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N55
dffeas \regval2_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[17]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[17]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N32
dffeas \hexes|hdata[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[17] .is_wysiwyg = "true";
defparam \hexes|hdata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \dbusr[17]~64 (
// Equation(s):
// \dbusr[17]~64_combout  = ( \hexes|hdata [17] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!\wrmem_M~DUPLICATE_q  & !aluout_M[5]))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[5]),
	.datae(!\hexes|hdata [17]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~64 .extended_lut = "off";
defparam \dbusr[17]~64 .lut_mask = 64'h0000800000000000;
defparam \dbusr[17]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \dbusr[17]~65 (
// Equation(s):
// \dbusr[17]~65_combout  = ( \hexes|Equal0~0_combout  & ( \hexes|Equal0~2_combout  & ( (\hexes|Equal0~1_combout  & (\dmem~33_combout  & (\hexes|Equal0~3_combout  & \dbusr[17]~64_combout ))) ) ) )

	.dataa(!\hexes|Equal0~1_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\dbusr[17]~64_combout ),
	.datae(!\hexes|Equal0~0_combout ),
	.dataf(!\hexes|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~65 .extended_lut = "off";
defparam \dbusr[17]~65 .lut_mask = 64'h0000000000000001;
defparam \dbusr[17]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \dbusr[17]~133 (
// Equation(s):
// \dbusr[17]~133_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \dmem~18_q  & ( (\dbusr[17]~63_combout  & (((!\dmem~0_q ) # (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout 
// ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \dmem~18_q  & ( (\dbusr[17]~63_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\dmem~18_q  & ( (\dmem~0_q  & (\dbusr[17]~63_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\dmem~18_q  & ( (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dbusr[17]~63_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbusr[17]~63_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\dmem~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[17]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[17]~133 .extended_lut = "off";
defparam \dbusr[17]~133 .lut_mask = 64'h0001003100CD00FD;
defparam \dbusr[17]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \result_M[17]~65 (
// Equation(s):
// \result_M[17]~65_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[17]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((\dmem_rtl_0_bypass[63]~DUPLICATE_q  & !\dbusr[17]~63_combout )) # (\dbusr[17]~133_combout )))) # 
// (\dbusr[17]~65_combout ) ) )

	.dataa(!\dbusr[17]~65_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!\dmem_rtl_0_bypass[63]~DUPLICATE_q ),
	.datad(!\dbusr[17]~63_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[17]~133_combout ),
	.datag(!restmp_M[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[17]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[17]~65 .extended_lut = "on";
defparam \result_M[17]~65 .lut_mask = 64'h0F0F5D550F0FDDDD;
defparam \result_M[17]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N31
dffeas \result_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[17]~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[17] .is_wysiwyg = "true";
defparam \result_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N44
dffeas \regs_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N19
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \regval1_D[17]~117 (
// Equation(s):
// \regval1_D[17]~117_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~18_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[30])))))) # (\forw1W_D~combout  & (((result_W[17])))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a17 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[30])))))) # (\forw1W_D~combout  & (((result_W[17])))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!result_W[17]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!regs_rtl_0_bypass[30]),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~117 .extended_lut = "on";
defparam \regval1_D[17]~117 .lut_mask = 64'h0A330A335F335F33;
defparam \regval1_D[17]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \regval1_D[17]~16 (
// Equation(s):
// \regval1_D[17]~16_combout  = ( \result_A[17]~51_combout  & ( \result_M[17]~16_combout  & ( ((\regval1_D[17]~117_combout ) # (\forw1A_D~combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[17]~51_combout  & ( \result_M[17]~16_combout  & ( 
// (!\forw1A_D~combout  & ((\regval1_D[17]~117_combout ) # (\forw1M_D~combout ))) ) ) ) # ( \result_A[17]~51_combout  & ( !\result_M[17]~16_combout  & ( ((!\forw1M_D~combout  & (\regval1_D[17]~117_combout )) # (\forw1M_D~combout  & ((\result_M[17]~17_combout 
// )))) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[17]~51_combout  & ( !\result_M[17]~16_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & (\regval1_D[17]~117_combout )) # (\forw1M_D~combout  & ((\result_M[17]~17_combout ))))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[17]~117_combout ),
	.datad(!\result_M[17]~17_combout ),
	.datae(!\result_A[17]~51_combout ),
	.dataf(!\result_M[17]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~16 .extended_lut = "off";
defparam \regval1_D[17]~16 .lut_mask = 64'h084C3B7F4C4C7F7F;
defparam \regval1_D[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N49
dffeas \regval1_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[17]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[18] ) + ( \Add4~30  ))
// \Add4~78  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[18] ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[18]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \pcgood_A[18]~21 (
// Equation(s):
// \pcgood_A[18]~21_combout  = ( \Add3~77_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & ((pcplus_A[18]))) # (\isjump_A~q  & (\Add4~77_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~77_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & ((pcplus_A[18]))) # (\isjump_A~q  & (\Add4~77_sumout )))) ) ) ) # ( \Add3~77_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[18]))) # (\isjump_A~q  & (\Add4~77_sumout )) ) ) ) # ( !\Add3~77_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[18]))) # (\isjump_A~q  & (\Add4~77_sumout )) ) ) )

	.dataa(!\Add4~77_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[18]),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~77_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[18]~21 .extended_lut = "off";
defparam \pcgood_A[18]~21 .lut_mask = 64'h1D1D1D1D1D001DFF;
defparam \pcgood_A[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \pcgood_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[18]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[18] .is_wysiwyg = "true";
defparam \pcgood_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N35
dffeas \bptable_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N42
cyclonev_lcell_comb \bptable~25 (
// Equation(s):
// \bptable~25_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a18  & ( bptable_rtl_0_bypass[35] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a18  & ( bptable_rtl_0_bypass[35] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a18  & ( !bptable_rtl_0_bypass[35] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bptable~11_combout ),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!bptable_rtl_0_bypass[35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~25 .extended_lut = "off";
defparam \bptable~25 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \bptable~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N12
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( pcgood_M[18] & ( \bptable~25_combout  ) ) # ( !pcgood_M[18] & ( \bptable~25_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[18] & ( !\bptable~25_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~2_combout ),
	.datae(!pcgood_M[18]),
	.dataf(!\bptable~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N13
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!PC[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N19
dffeas \pcplus_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[19] .is_wysiwyg = "true";
defparam \pcplus_D[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N27
cyclonev_lcell_comb \pcplus_A[19]~feeder (
// Equation(s):
// \pcplus_A[19]~feeder_combout  = ( pcplus_D[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[19]~feeder .extended_lut = "off";
defparam \pcplus_A[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N28
dffeas \pcplus_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N29
dffeas \pcplus_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[19] .is_wysiwyg = "true";
defparam \pcplus_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[19]~DUPLICATE_q  ) + ( \Add4~78  ))

	.dataa(!\regval1_A[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \pcgood_A[19]~22 (
// Equation(s):
// \pcgood_A[19]~22_combout  = ( \Selector31~12_combout  & ( \Add4~81_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[19]) # (\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~81_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~81_sumout  & ( (pcplus_A[19]) # 
// (\isjump_A~q ) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~81_sumout  & ( (!\isbranch_A~q  & (((!\isjump_A~q  & pcplus_A[19])))) # (\isbranch_A~q  & (\Add3~81_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~81_sumout  & ( (!\isjump_A~q  & 
// pcplus_A[19]) ) ) )

	.dataa(!\Add3~81_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[19]),
	.datad(!\isbranch_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[19]~22 .extended_lut = "off";
defparam \pcgood_A[19]~22 .lut_mask = 64'h0C0C0C553F3F3F55;
defparam \pcgood_A[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \pcgood_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[19]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[19] .is_wysiwyg = "true";
defparam \pcgood_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y6_N22
dffeas \bptable_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N57
cyclonev_lcell_comb \bptable~26 (
// Equation(s):
// \bptable~26_combout  = ( \bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a19  & ( bptable_rtl_0_bypass[36] ) ) ) # ( !\bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a19  ) ) # ( \bptable~11_combout  & ( 
// !\bptable_rtl_0|auto_generated|ram_block1a19  & ( bptable_rtl_0_bypass[36] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bptable_rtl_0_bypass[36]),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~26 .extended_lut = "off";
defparam \bptable~26 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \bptable~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N21
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( pcgood_M[19] & ( \bptable~26_combout  ) ) # ( !pcgood_M[19] & ( \bptable~26_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[19] & ( !\bptable~26_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(!pcgood_M[19]),
	.dataf(!\bptable~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N22
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N28
dffeas \pcplus_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[22] .is_wysiwyg = "true";
defparam \pcplus_D[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \pcplus_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[22] .is_wysiwyg = "true";
defparam \pcplus_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \result_A[22]~44 (
// Equation(s):
// \result_A[22]~44_combout  = ( pcplus_A[22] & ( (!\selaluout_A~q ) # ((alufunc_A[5] & \Selector9~1_combout )) ) ) # ( !pcplus_A[22] & ( (\selaluout_A~q  & (alufunc_A[5] & \Selector9~1_combout )) ) )

	.dataa(!\selaluout_A~q ),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(!\Selector9~1_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~44 .extended_lut = "off";
defparam \result_A[22]~44 .lut_mask = 64'h00110011AABBAABB;
defparam \result_A[22]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N49
dffeas \restmp_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[22]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[22] .is_wysiwyg = "true";
defparam \restmp_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \dbusr[22]~140 (
// Equation(s):
// \dbusr[22]~140_combout  = ( \dbusr[22]~118_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dbusr[22]~118_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~23_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\dbusr[22]~118_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[22]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[22]~140 .extended_lut = "off";
defparam \dbusr[22]~140 .lut_mask = 64'h0000303A0000353F;
defparam \dbusr[22]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \result_M[22]~37 (
// Equation(s):
// \result_M[22]~37_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[22]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((dmem_rtl_0_bypass[73] & !\dbusr[22]~118_combout )) # (\dbusr[22]~140_combout )))) # (\dbusr[22]~120_combout ) ) 
// )

	.dataa(!\dbusr[22]~120_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[73]),
	.datad(!\dbusr[22]~118_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[22]~140_combout ),
	.datag(!restmp_M[22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[22]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[22]~37 .extended_lut = "on";
defparam \result_M[22]~37 .lut_mask = 64'h0F0F5D550F0FDDDD;
defparam \result_M[22]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \result_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[22]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[22] .is_wysiwyg = "true";
defparam \result_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \regs_rtl_1_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[22]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \regval2_D[22]~49 (
// Equation(s):
// \regval2_D[22]~49_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~56_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[35]))))) # (\forw2W_D~combout  & (result_W[22])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a22 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[35]))))) # (\forw2W_D~combout  & (result_W[22])) ) )

	.dataa(!result_W[22]),
	.datab(!regs_rtl_1_bypass[35]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a22 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~49 .extended_lut = "on";
defparam \regval2_D[22]~49 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[22]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \regval2_D[22]~42 (
// Equation(s):
// \regval2_D[22]~42_combout  = ( \regval2_D[22]~49_combout  & ( \dbusr[22]~121_combout  & ( ((!\forw2M_D~combout ) # (\selmemout_M~DUPLICATE_q )) # (restmp_M[22]) ) ) ) # ( !\regval2_D[22]~49_combout  & ( \dbusr[22]~121_combout  & ( (\forw2M_D~combout  & 
// ((\selmemout_M~DUPLICATE_q ) # (restmp_M[22]))) ) ) ) # ( \regval2_D[22]~49_combout  & ( !\dbusr[22]~121_combout  & ( (!\forw2M_D~combout ) # ((restmp_M[22] & !\selmemout_M~DUPLICATE_q )) ) ) ) # ( !\regval2_D[22]~49_combout  & ( !\dbusr[22]~121_combout  
// & ( (restmp_M[22] & (!\selmemout_M~DUPLICATE_q  & \forw2M_D~combout )) ) ) )

	.dataa(!restmp_M[22]),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[22]~49_combout ),
	.dataf(!\dbusr[22]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~42 .extended_lut = "off";
defparam \regval2_D[22]~42 .lut_mask = 64'h0050FF50005FFF5F;
defparam \regval2_D[22]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \regval2_D[22]~43 (
// Equation(s):
// \regval2_D[22]~43_combout  = ( \selaluout_A~q  & ( \regval2_D[22]~42_combout  & ( (!\forw2A_D~combout ) # ((\Selector9~1_combout  & alufunc_A[5])) ) ) ) # ( !\selaluout_A~q  & ( \regval2_D[22]~42_combout  & ( (!\forw2A_D~combout ) # (pcplus_A[22]) ) ) ) # 
// ( \selaluout_A~q  & ( !\regval2_D[22]~42_combout  & ( (\Selector9~1_combout  & (\forw2A_D~combout  & alufunc_A[5])) ) ) ) # ( !\selaluout_A~q  & ( !\regval2_D[22]~42_combout  & ( (pcplus_A[22] & \forw2A_D~combout ) ) ) )

	.dataa(!\Selector9~1_combout ),
	.datab(!pcplus_A[22]),
	.datac(!\forw2A_D~combout ),
	.datad(!alufunc_A[5]),
	.datae(!\selaluout_A~q ),
	.dataf(!\regval2_D[22]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~43 .extended_lut = "off";
defparam \regval2_D[22]~43 .lut_mask = 64'h03030005F3F3F0F5;
defparam \regval2_D[22]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \regval2_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[22]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[22] .is_wysiwyg = "true";
defparam \regval2_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N43
dffeas \regval1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[22]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[22] .is_wysiwyg = "true";
defparam \regval1_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N15
cyclonev_lcell_comb \aluin2_A[22]~13 (
// Equation(s):
// \aluin2_A[22]~13_combout  = ( regval2_A[22] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !regval2_A[22] & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~13 .extended_lut = "off";
defparam \aluin2_A[22]~13 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( regval1_A[22] & ( \aluin2_A[22]~13_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # ( 
// !regval1_A[22] & ( \aluin2_A[22]~13_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// regval1_A[22] & ( !\aluin2_A[22]~13_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// !regval1_A[22] & ( !\aluin2_A[22]~13_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!regval1_A[22]),
	.dataf(!\aluin2_A[22]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0032122012202210;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector9~0_combout  & ( \Add1~57_sumout  ) ) # ( !\Selector9~0_combout  & ( \Add1~57_sumout  & ( ((\Selector0~1_combout  & \Add2~57_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector9~0_combout  & ( !\Add1~57_sumout  ) ) # 
// ( !\Selector9~0_combout  & ( !\Add1~57_sumout  & ( (\Selector0~1_combout  & \Add2~57_sumout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(gnd),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~57_sumout ),
	.datae(!\Selector9~0_combout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N38
dffeas \regs_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \result_W[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[22]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_W[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[22]~DUPLICATE .is_wysiwyg = "true";
defparam \result_W[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N57
cyclonev_lcell_comb \regs~23feeder (
// Equation(s):
// \regs~23feeder_combout  = ( \wregval_W[22]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[22]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~23feeder .extended_lut = "off";
defparam \regs~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N59
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N36
cyclonev_lcell_comb \regval1_D[22]~49 (
// Equation(s):
// \regval1_D[22]~49_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~23_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[35]))))) # (\forw1W_D~combout  & (((\result_W[22]~DUPLICATE_q )))) ) ) # ( \regs~0DUPLICATE_q 
//  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[35]))))) # (\forw1W_D~combout  & (((\result_W[22]~DUPLICATE_q )))) ) )

	.dataa(!regs_rtl_0_bypass[35]),
	.datab(!\result_W[22]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~49 .extended_lut = "on";
defparam \regval1_D[22]~49 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[22]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \regval1_D[22]~38 (
// Equation(s):
// \regval1_D[22]~38_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbusr[22]~121_combout  & ( (\forw1M_D~combout ) # (\regval1_D[22]~49_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbusr[22]~121_combout  & ( (!\forw1M_D~combout  & 
// (\regval1_D[22]~49_combout )) # (\forw1M_D~combout  & ((restmp_M[22]))) ) ) ) # ( \selmemout_M~DUPLICATE_q  & ( !\dbusr[22]~121_combout  & ( (\regval1_D[22]~49_combout  & !\forw1M_D~combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( 
// !\dbusr[22]~121_combout  & ( (!\forw1M_D~combout  & (\regval1_D[22]~49_combout )) # (\forw1M_D~combout  & ((restmp_M[22]))) ) ) )

	.dataa(!\regval1_D[22]~49_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!restmp_M[22]),
	.datad(gnd),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[22]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~38 .extended_lut = "off";
defparam \regval1_D[22]~38 .lut_mask = 64'h4747444447477777;
defparam \regval1_D[22]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \regval1_D[22]~39 (
// Equation(s):
// \regval1_D[22]~39_combout  = ( pcplus_A[22] & ( \regval1_D[22]~38_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & \Selector9~1_combout ))) ) ) ) # ( !pcplus_A[22] & ( \regval1_D[22]~38_combout  & ( (!\forw1A_D~combout 
// ) # ((alufunc_A[5] & (\Selector9~1_combout  & \selaluout_A~DUPLICATE_q ))) ) ) ) # ( pcplus_A[22] & ( !\regval1_D[22]~38_combout  & ( (\forw1A_D~combout  & ((!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & \Selector9~1_combout )))) ) ) ) # ( !pcplus_A[22] 
// & ( !\regval1_D[22]~38_combout  & ( (alufunc_A[5] & (\forw1A_D~combout  & (\Selector9~1_combout  & \selaluout_A~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\forw1A_D~combout ),
	.datac(!\Selector9~1_combout ),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(!pcplus_A[22]),
	.dataf(!\regval1_D[22]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~39 .extended_lut = "off";
defparam \regval1_D[22]~39 .lut_mask = 64'h00013301CCCDFFCD;
defparam \regval1_D[22]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N44
dffeas \regval1_A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[22]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N33
cyclonev_lcell_comb \pcgood_A[22]~25 (
// Equation(s):
// \pcgood_A[22]~25_combout  = ( \Add3~93_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & ((pcplus_A[22]))) # (\isjump_A~q  & (\Add4~93_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~93_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & ((pcplus_A[22]))) # (\isjump_A~q  & (\Add4~93_sumout )))) ) ) ) # ( \Add3~93_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[22]))) # (\isjump_A~q  & (\Add4~93_sumout )) ) ) ) # ( !\Add3~93_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[22]))) # (\isjump_A~q  & (\Add4~93_sumout )) ) ) )

	.dataa(!\Add4~93_sumout ),
	.datab(!\isbranch_A~q ),
	.datac(!\isjump_A~q ),
	.datad(!pcplus_A[22]),
	.datae(!\Add3~93_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[22]~25 .extended_lut = "off";
defparam \pcgood_A[22]~25 .lut_mask = 64'h05F505F504C437F7;
defparam \pcgood_A[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \pcgood_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[22]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[22] .is_wysiwyg = "true";
defparam \pcgood_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N21
cyclonev_lcell_comb \bptable_rtl_0_bypass[39]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[39]~feeder_combout  = ( pcgood_W[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[39]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N23
dffeas \bptable_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N6
cyclonev_lcell_comb \bptable~29 (
// Equation(s):
// \bptable~29_combout  = ( bptable_rtl_0_bypass[39] & ( (\bptable_rtl_0|auto_generated|ram_block1a22 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[39] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a22 ) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~29 .extended_lut = "off";
defparam \bptable~29 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \bptable~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N39
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( pcgood_M[22] & ( \bptable~29_combout  ) ) # ( !pcgood_M[22] & ( \bptable~29_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[22] & ( !\bptable~29_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\flushed_M~q ),
	.datae(!pcgood_M[22]),
	.dataf(!\bptable~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N40
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N31
dffeas \pcplus_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[23] .is_wysiwyg = "true";
defparam \pcplus_D[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N59
dffeas \pcplus_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[23] .is_wysiwyg = "true";
defparam \pcplus_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \pcgood_A[23]~26 (
// Equation(s):
// \pcgood_A[23]~26_combout  = ( \Selector31~12_combout  & ( \Add4~97_sumout  & ( (!\isbranch_A~q  & (((\isjump_A~q ) # (pcplus_A[23])))) # (\isbranch_A~q  & (\Add3~97_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~97_sumout  & ( (\isjump_A~q ) # 
// (pcplus_A[23]) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~97_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[23] & !\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~97_sumout )) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~97_sumout  & ( (pcplus_A[23] & 
// !\isjump_A~q ) ) ) )

	.dataa(!\Add3~97_sumout ),
	.datab(!\isbranch_A~q ),
	.datac(!pcplus_A[23]),
	.datad(!\isjump_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[23]~26 .extended_lut = "off";
defparam \pcgood_A[23]~26 .lut_mask = 64'h0F001D110FFF1DDD;
defparam \pcgood_A[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \pcgood_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[23]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[23] .is_wysiwyg = "true";
defparam \pcgood_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \bptable_rtl_0_bypass[40]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[40]~feeder_combout  = ( pcgood_W[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N50
dffeas \bptable_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \bptable~30 (
// Equation(s):
// \bptable~30_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a23  & ( bptable_rtl_0_bypass[40] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a23  & ( bptable_rtl_0_bypass[40] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a23  & ( !bptable_rtl_0_bypass[40] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!bptable_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~30 .extended_lut = "off";
defparam \bptable~30 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N36
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( pcgood_M[23] & ( \bptable~30_combout  ) ) # ( !pcgood_M[23] & ( \bptable~30_combout  & ( ((\Equal2~8_combout  & (\Equal2~2_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[23] & ( !\bptable~30_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~2_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~14_combout ),
	.datae(!pcgood_M[23]),
	.dataf(!\bptable~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h0000AAA85557FFFF;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N38
dffeas \PC[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N35
dffeas \pcplus_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[24] .is_wysiwyg = "true";
defparam \pcplus_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N8
dffeas \pcplus_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[24] .is_wysiwyg = "true";
defparam \pcplus_A[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N9
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[25] ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[25] ) + ( \Add3~102  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N12
cyclonev_lcell_comb \pcgood_A[25]~28 (
// Equation(s):
// \pcgood_A[25]~28_combout  = ( \isjump_A~q  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & ((\Add4~105_sumout ))) # (\isbranch_A~q  & (\Add3~105_sumout )) ) ) ) # ( !\isjump_A~q  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & (pcplus_A[25])) # 
// (\isbranch_A~q  & ((\Add3~105_sumout ))) ) ) ) # ( \isjump_A~q  & ( !\Selector31~12_combout  & ( \Add4~105_sumout  ) ) ) # ( !\isjump_A~q  & ( !\Selector31~12_combout  & ( pcplus_A[25] ) ) )

	.dataa(!pcplus_A[25]),
	.datab(!\Add3~105_sumout ),
	.datac(!\Add4~105_sumout ),
	.datad(!\isbranch_A~q ),
	.datae(!\isjump_A~q ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[25]~28 .extended_lut = "off";
defparam \pcgood_A[25]~28 .lut_mask = 64'h55550F0F55330F33;
defparam \pcgood_A[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N14
dffeas \pcgood_M[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[25]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[25]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N29
dffeas \bptable_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N57
cyclonev_lcell_comb \bptable~32 (
// Equation(s):
// \bptable~32_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a25  & ( bptable_rtl_0_bypass[42] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a25  & ( bptable_rtl_0_bypass[42] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a25  & ( !bptable_rtl_0_bypass[42] & ( !\bptable~11_combout  ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!bptable_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~32 .extended_lut = "off";
defparam \bptable~32 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \bptable~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N48
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \pcgood_M[25]~DUPLICATE_q  & ( \bptable~32_combout  ) ) # ( !\pcgood_M[25]~DUPLICATE_q  & ( \bptable~32_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[25]~DUPLICATE_q  & ( !\bptable~32_combout  & ( (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~14_combout ),
	.datae(!\pcgood_M[25]~DUPLICATE_q ),
	.dataf(!\bptable~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N50
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N37
dffeas \pcplus_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[25] .is_wysiwyg = "true";
defparam \pcplus_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \pcplus_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[25] .is_wysiwyg = "true";
defparam \pcplus_A[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[26] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[26] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!pcplus_A[26]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \pcgood_A[26]~29 (
// Equation(s):
// \pcgood_A[26]~29_combout  = ( \Add3~109_sumout  & ( \Add4~109_sumout  & ( (((\Selector31~12_combout  & \isbranch_A~q )) # (pcplus_A[26])) # (\isjump_A~q ) ) ) ) # ( !\Add3~109_sumout  & ( \Add4~109_sumout  & ( (!\isjump_A~q  & (pcplus_A[26] & 
// ((!\Selector31~12_combout ) # (!\isbranch_A~q )))) # (\isjump_A~q  & (((!\Selector31~12_combout ) # (!\isbranch_A~q )))) ) ) ) # ( \Add3~109_sumout  & ( !\Add4~109_sumout  & ( (!\isjump_A~q  & (((\Selector31~12_combout  & \isbranch_A~q )) # 
// (pcplus_A[26]))) # (\isjump_A~q  & (((\Selector31~12_combout  & \isbranch_A~q )))) ) ) ) # ( !\Add3~109_sumout  & ( !\Add4~109_sumout  & ( (!\isjump_A~q  & (pcplus_A[26] & ((!\Selector31~12_combout ) # (!\isbranch_A~q )))) ) ) )

	.dataa(!\isjump_A~q ),
	.datab(!pcplus_A[26]),
	.datac(!\Selector31~12_combout ),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~109_sumout ),
	.dataf(!\Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[26]~29 .extended_lut = "off";
defparam \pcgood_A[26]~29 .lut_mask = 64'h2220222F7770777F;
defparam \pcgood_A[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N49
dffeas \pcgood_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[26]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[26] .is_wysiwyg = "true";
defparam \pcgood_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N52
dffeas \pcgood_W[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[26]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N23
dffeas \bptable_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_W[26]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N3
cyclonev_lcell_comb \bptable~33 (
// Equation(s):
// \bptable~33_combout  = ( \bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a26  & ( bptable_rtl_0_bypass[43] ) ) ) # ( !\bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a26  ) ) # ( \bptable~11_combout  & ( 
// !\bptable_rtl_0|auto_generated|ram_block1a26  & ( bptable_rtl_0_bypass[43] ) ) )

	.dataa(!bptable_rtl_0_bypass[43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~33 .extended_lut = "off";
defparam \bptable~33 .lut_mask = 64'h00005555FFFF5555;
defparam \bptable~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N51
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( pcgood_M[26] & ( \bptable~33_combout  ) ) # ( !pcgood_M[26] & ( \bptable~33_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[26] & ( !\bptable~33_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\flushed_M~q ),
	.datae(!pcgood_M[26]),
	.dataf(!\bptable~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N53
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N40
dffeas \pcplus_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[26] .is_wysiwyg = "true";
defparam \pcplus_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \pcplus_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[26] .is_wysiwyg = "true";
defparam \pcplus_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N15
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[27] ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[27] ) + ( \Add3~110  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[28] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[28] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(!pcplus_A[28]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N42
cyclonev_lcell_comb \pcgood_A[28]~31 (
// Equation(s):
// \pcgood_A[28]~31_combout  = ( \Add4~117_sumout  & ( pcplus_A[28] & ( (!\isbranch_A~q ) # ((!\Selector31~12_combout ) # (\Add3~117_sumout )) ) ) ) # ( !\Add4~117_sumout  & ( pcplus_A[28] & ( (!\isbranch_A~q  & (!\isjump_A~q )) # (\isbranch_A~q  & 
// ((!\Selector31~12_combout  & (!\isjump_A~q )) # (\Selector31~12_combout  & ((\Add3~117_sumout ))))) ) ) ) # ( \Add4~117_sumout  & ( !pcplus_A[28] & ( (!\isbranch_A~q  & (\isjump_A~q )) # (\isbranch_A~q  & ((!\Selector31~12_combout  & (\isjump_A~q )) # 
// (\Selector31~12_combout  & ((\Add3~117_sumout ))))) ) ) ) # ( !\Add4~117_sumout  & ( !pcplus_A[28] & ( (\isbranch_A~q  & (\Add3~117_sumout  & \Selector31~12_combout )) ) ) )

	.dataa(!\isjump_A~q ),
	.datab(!\isbranch_A~q ),
	.datac(!\Add3~117_sumout ),
	.datad(!\Selector31~12_combout ),
	.datae(!\Add4~117_sumout ),
	.dataf(!pcplus_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[28]~31 .extended_lut = "off";
defparam \pcgood_A[28]~31 .lut_mask = 64'h00035547AA8BFFCF;
defparam \pcgood_A[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N43
dffeas \pcgood_M[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[28]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[28]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N58
dffeas \pcgood_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[28]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[28] .is_wysiwyg = "true";
defparam \pcgood_W[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N6
cyclonev_lcell_comb \bptable_rtl_0_bypass[45]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[45]~feeder_combout  = ( pcgood_W[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N7
dffeas \bptable_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N15
cyclonev_lcell_comb \bptable~35 (
// Equation(s):
// \bptable~35_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a28  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[45]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a28  & ( (bptable_rtl_0_bypass[45] & \bptable~11_combout ) ) )

	.dataa(!bptable_rtl_0_bypass[45]),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~35 .extended_lut = "off";
defparam \bptable~35 .lut_mask = 64'h05050505F5F5F5F5;
defparam \bptable~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N45
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \pcgood_M[28]~DUPLICATE_q  & ( \bptable~35_combout  ) ) # ( !\pcgood_M[28]~DUPLICATE_q  & ( \bptable~35_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[28]~DUPLICATE_q  & ( !\bptable~35_combout  & ( (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\flushed_M~q ),
	.datae(!\pcgood_M[28]~DUPLICATE_q ),
	.dataf(!\bptable~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N46
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N46
dffeas \pcplus_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[28] .is_wysiwyg = "true";
defparam \pcplus_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \pcplus_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[28] .is_wysiwyg = "true";
defparam \pcplus_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N27
cyclonev_lcell_comb \result_A[28]~16 (
// Equation(s):
// \result_A[28]~16_combout  = (!\selaluout_A~DUPLICATE_q  & pcplus_A[28])

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!pcplus_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~16 .extended_lut = "off";
defparam \result_A[28]~16 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \result_A[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \regs_rtl_1_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N36
cyclonev_lcell_comb \regs~62feeder (
// Equation(s):
// \regs~62feeder_combout  = ( \wregval_W[28]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~62feeder .extended_lut = "off";
defparam \regs~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N37
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \regval2_D[28]~73 (
// Equation(s):
// \regval2_D[28]~73_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~62_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[41])))))) # (\forw2W_D~combout  & ((((result_W[28]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a28 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[41])))))) # (\forw2W_D~combout  & ((((result_W[28]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!regs_rtl_1_bypass[41]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!result_W[28]),
	.datag(!\regs~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~73 .extended_lut = "on";
defparam \regval2_D[28]~73 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval2_D[28]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \regval2_D[28]~35 (
// Equation(s):
// \regval2_D[28]~35_combout  = ( \regval2_D[28]~73_combout  & ( \result_A[28]~15_combout  & ( ((!\forw2M_D~combout ) # (\result_M[28]~30_combout )) # (\forw2A_D~combout ) ) ) ) # ( !\regval2_D[28]~73_combout  & ( \result_A[28]~15_combout  & ( 
// ((\forw2M_D~combout  & \result_M[28]~30_combout )) # (\forw2A_D~combout ) ) ) ) # ( \regval2_D[28]~73_combout  & ( !\result_A[28]~15_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout ) # ((\result_M[28]~30_combout )))) # (\forw2A_D~combout  & 
// (((\result_A[28]~16_combout )))) ) ) ) # ( !\regval2_D[28]~73_combout  & ( !\result_A[28]~15_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout  & ((\result_M[28]~30_combout )))) # (\forw2A_D~combout  & (((\result_A[28]~16_combout )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[28]~16_combout ),
	.datad(!\result_M[28]~30_combout ),
	.datae(!\regval2_D[28]~73_combout ),
	.dataf(!\result_A[28]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~35 .extended_lut = "off";
defparam \regval2_D[28]~35 .lut_mask = 64'h05278DAF5577DDFF;
defparam \regval2_D[28]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N25
dffeas \regval2_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[28]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[28] .is_wysiwyg = "true";
defparam \regval2_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Selector3~0_combout  & ( \Add2~33_sumout  ) ) # ( !\Selector3~0_combout  & ( \Add2~33_sumout  & ( ((\Selector6~0_combout  & \Add1~33_sumout )) # (\Selector0~1_combout ) ) ) ) # ( \Selector3~0_combout  & ( !\Add2~33_sumout  ) ) # 
// ( !\Selector3~0_combout  & ( !\Add2~33_sumout  & ( (\Selector6~0_combout  & \Add1~33_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Add1~33_sumout ),
	.datad(gnd),
	.datae(!\Selector3~0_combout ),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0303FFFF5757FFFF;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \aluout_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28] .is_wysiwyg = "true";
defparam \aluout_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \hexes|Equal0~5 (
// Equation(s):
// \hexes|Equal0~5_combout  = ( aluout_M[28] & ( (aluout_M[27] & (aluout_M[30] & aluout_M[29])) ) )

	.dataa(!aluout_M[27]),
	.datab(!aluout_M[30]),
	.datac(!aluout_M[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~5 .extended_lut = "off";
defparam \hexes|Equal0~5 .lut_mask = 64'h0000000001010101;
defparam \hexes|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N40
dffeas \aluout_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[0] .is_wysiwyg = "true";
defparam \aluout_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \hexes|Equal0~6 (
// Equation(s):
// \hexes|Equal0~6_combout  = ( \dmem~33_combout  & ( aluout_M[31] & ( (\hexes|Equal0~5_combout  & (!aluout_M[0] & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~5_combout ),
	.datab(!aluout_M[0]),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!aluout_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~6 .extended_lut = "off";
defparam \hexes|Equal0~6 .lut_mask = 64'h0000000000000004;
defparam \hexes|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \switches|Equal2~0 (
// Equation(s):
// \switches|Equal2~0_combout  = ( \SW[8]~input_o  ) # ( !\SW[8]~input_o  & ( ((\SW[7]~input_o ) # (\SW[6]~input_o )) # (\SW[9]~input_o ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~0 .extended_lut = "off";
defparam \switches|Equal2~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \switches|bounceTimer[31]~2 (
// Equation(s):
// \switches|bounceTimer[31]~2_combout  = ( \SW[2]~input_o  ) # ( !\SW[2]~input_o  & ( (\SW[3]~input_o ) # (\switches|bouncing~q ) ) )

	.dataa(gnd),
	.datab(!\switches|bouncing~q ),
	.datac(gnd),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~2 .extended_lut = "off";
defparam \switches|bounceTimer[31]~2 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \switches|bounceTimer[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \switches|bounceTimer[31]~0 (
// Equation(s):
// \switches|bounceTimer[31]~0_combout  = ( \SW[4]~input_o  ) # ( !\SW[4]~input_o  & ( ((\SW[5]~input_o ) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~0 .extended_lut = "off";
defparam \switches|bounceTimer[31]~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|bounceTimer[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \switches|bounceTimer[31]~3 (
// Equation(s):
// \switches|bounceTimer[31]~3_combout  = ( \switches|bounceTimer[31]~2_combout  & ( \switches|bounceTimer[31]~0_combout  & ( (!\hexes|Equal0~6_combout ) # ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~0_combout )) ) ) ) # ( 
// !\switches|bounceTimer[31]~2_combout  & ( \switches|bounceTimer[31]~0_combout  & ( (!\hexes|Equal0~6_combout ) # ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~0_combout )) ) ) ) # ( \switches|bounceTimer[31]~2_combout  & ( 
// !\switches|bounceTimer[31]~0_combout  & ( (!\hexes|Equal0~6_combout ) # ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~0_combout )) ) ) ) # ( !\switches|bounceTimer[31]~2_combout  & ( !\switches|bounceTimer[31]~0_combout  & ( 
// (\switches|Equal2~0_combout  & ((!\hexes|Equal0~6_combout ) # ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~0_combout )))) ) ) )

	.dataa(!\hexes|Equal0~6_combout ),
	.datab(!\switches|prev[9]~0_combout ),
	.datac(!\switches|Equal2~0_combout ),
	.datad(!\hexes|Equal0~0_combout ),
	.datae(!\switches|bounceTimer[31]~2_combout ),
	.dataf(!\switches|bounceTimer[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~3 .extended_lut = "off";
defparam \switches|bounceTimer[31]~3 .lut_mask = 64'h0F0EFFEEFFEEFFEE;
defparam \switches|bounceTimer[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \switches|bounceTimer[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \switches|LessThan0~2 (
// Equation(s):
// \switches|LessThan0~2_combout  = ( \switches|bounceTimer [6] & ( (\switches|bounceTimer [9] & (\switches|bounceTimer [7] & (\switches|bounceTimer[8]~DUPLICATE_q  & \switches|bounceTimer [10]))) ) )

	.dataa(!\switches|bounceTimer [9]),
	.datab(!\switches|bounceTimer [7]),
	.datac(!\switches|bounceTimer[8]~DUPLICATE_q ),
	.datad(!\switches|bounceTimer [10]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~2 .extended_lut = "off";
defparam \switches|LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \switches|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N58
dffeas \switches|bounceTimer[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N49
dffeas \switches|bounceTimer[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \switches|LessThan0~0 (
// Equation(s):
// \switches|LessThan0~0_combout  = ( \switches|bounceTimer [14] & ( (!\switches|bounceTimer [18] & (!\switches|bounceTimer [17] & !\switches|bounceTimer[16]~DUPLICATE_q )) ) ) # ( !\switches|bounceTimer [14] & ( (!\switches|bounceTimer [18] & 
// (!\switches|bounceTimer [17] & ((!\switches|bounceTimer[16]~DUPLICATE_q ) # (!\switches|bounceTimer [15])))) ) )

	.dataa(!\switches|bounceTimer [18]),
	.datab(!\switches|bounceTimer [17]),
	.datac(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datad(!\switches|bounceTimer [15]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~0 .extended_lut = "off";
defparam \switches|LessThan0~0 .lut_mask = 64'h8880888080808080;
defparam \switches|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \switches|LessThan0~1 (
// Equation(s):
// \switches|LessThan0~1_combout  = ( \switches|bounceTimer [11] ) # ( !\switches|bounceTimer [11] & ( \switches|bounceTimer [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~1 .extended_lut = "off";
defparam \switches|LessThan0~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \switches|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \switches|LessThan0~3 (
// Equation(s):
// \switches|LessThan0~3_combout  = ( \switches|LessThan0~1_combout  & ( \switches|bounceTimer[16]~DUPLICATE_q  & ( (!\switches|bounceTimer[19]~DUPLICATE_q ) # ((!\switches|bounceTimer [13] & \switches|LessThan0~0_combout )) ) ) ) # ( 
// !\switches|LessThan0~1_combout  & ( \switches|bounceTimer[16]~DUPLICATE_q  & ( (!\switches|bounceTimer[19]~DUPLICATE_q ) # ((\switches|LessThan0~0_combout  & ((!\switches|LessThan0~2_combout ) # (!\switches|bounceTimer [13])))) ) ) ) # ( 
// \switches|LessThan0~1_combout  & ( !\switches|bounceTimer[16]~DUPLICATE_q  & ( (!\switches|bounceTimer[19]~DUPLICATE_q ) # (\switches|LessThan0~0_combout ) ) ) ) # ( !\switches|LessThan0~1_combout  & ( !\switches|bounceTimer[16]~DUPLICATE_q  & ( 
// (!\switches|bounceTimer[19]~DUPLICATE_q ) # (\switches|LessThan0~0_combout ) ) ) )

	.dataa(!\switches|LessThan0~2_combout ),
	.datab(!\switches|bounceTimer [13]),
	.datac(!\switches|bounceTimer[19]~DUPLICATE_q ),
	.datad(!\switches|LessThan0~0_combout ),
	.datae(!\switches|LessThan0~1_combout ),
	.dataf(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~3 .extended_lut = "off";
defparam \switches|LessThan0~3 .lut_mask = 64'hF0FFF0FFF0FEF0FC;
defparam \switches|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \switches|bounceTimer[31]~1 (
// Equation(s):
// \switches|bounceTimer[31]~1_combout  = ( \switches|bounceTimer[31]~0_combout  ) # ( !\switches|bounceTimer[31]~0_combout  & ( (((\switches|Equal2~0_combout ) # (\SW[3]~input_o )) # (\switches|bouncing~q )) # (\SW[2]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\switches|bouncing~q ),
	.datac(!\SW[3]~input_o ),
	.datad(!\switches|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\switches|bounceTimer[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~1 .extended_lut = "off";
defparam \switches|bounceTimer[31]~1 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \switches|bounceTimer[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \switches|bouncing~0 (
// Equation(s):
// \switches|bouncing~0_combout  = ( \switches|bouncing~q  & ( \switches|bounceTimer[31]~1_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\switches|LessThan0~6_combout  & \switches|LessThan0~3_combout ))) # (\switches|prev[9]~1_combout ) 
// ) ) ) # ( !\switches|bouncing~q  & ( \switches|bounceTimer[31]~1_combout  & ( (!\switches|prev[9]~1_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( \switches|bouncing~q  & ( !\switches|bounceTimer[31]~1_combout  ) )

	.dataa(!\switches|LessThan0~6_combout ),
	.datab(!\switches|prev[9]~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|LessThan0~3_combout ),
	.datae(!\switches|bouncing~q ),
	.dataf(!\switches|bounceTimer[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bouncing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bouncing~0 .extended_lut = "off";
defparam \switches|bouncing~0 .lut_mask = 64'h0000FFFF0C0CF3FB;
defparam \switches|bouncing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \switches|bouncing (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|bouncing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bouncing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bouncing .is_wysiwyg = "true";
defparam \switches|bouncing .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \switches|bounceTimer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[0] .is_wysiwyg = "true";
defparam \switches|bounceTimer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \switches|Add0~121 (
// Equation(s):
// \switches|Add0~121_sumout  = SUM(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))
// \switches|Add0~122  = CARRY(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~121_sumout ),
	.cout(\switches|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~121 .extended_lut = "off";
defparam \switches|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \switches|bounceTimer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[1] .is_wysiwyg = "true";
defparam \switches|bounceTimer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \switches|Add0~117 (
// Equation(s):
// \switches|Add0~117_sumout  = SUM(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))
// \switches|Add0~118  = CARRY(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~117_sumout ),
	.cout(\switches|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~117 .extended_lut = "off";
defparam \switches|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \switches|bounceTimer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[2] .is_wysiwyg = "true";
defparam \switches|bounceTimer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \switches|Add0~113 (
// Equation(s):
// \switches|Add0~113_sumout  = SUM(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))
// \switches|Add0~114  = CARRY(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~113_sumout ),
	.cout(\switches|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~113 .extended_lut = "off";
defparam \switches|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \switches|bounceTimer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[3] .is_wysiwyg = "true";
defparam \switches|bounceTimer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \switches|Add0~109 (
// Equation(s):
// \switches|Add0~109_sumout  = SUM(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))
// \switches|Add0~110  = CARRY(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~109_sumout ),
	.cout(\switches|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~109 .extended_lut = "off";
defparam \switches|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \switches|bounceTimer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[4] .is_wysiwyg = "true";
defparam \switches|bounceTimer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \switches|Add0~105 (
// Equation(s):
// \switches|Add0~105_sumout  = SUM(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))
// \switches|Add0~106  = CARRY(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~105_sumout ),
	.cout(\switches|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~105 .extended_lut = "off";
defparam \switches|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \switches|bounceTimer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[5] .is_wysiwyg = "true";
defparam \switches|bounceTimer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \switches|Add0~53 (
// Equation(s):
// \switches|Add0~53_sumout  = SUM(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))
// \switches|Add0~54  = CARRY(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~53_sumout ),
	.cout(\switches|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~53 .extended_lut = "off";
defparam \switches|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \switches|bounceTimer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6] .is_wysiwyg = "true";
defparam \switches|bounceTimer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \switches|Add0~49 (
// Equation(s):
// \switches|Add0~49_sumout  = SUM(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~54  ))
// \switches|Add0~50  = CARRY(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~49_sumout ),
	.cout(\switches|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~49 .extended_lut = "off";
defparam \switches|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N22
dffeas \switches|bounceTimer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7] .is_wysiwyg = "true";
defparam \switches|bounceTimer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \switches|Add0~45 (
// Equation(s):
// \switches|Add0~45_sumout  = SUM(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~50  ))
// \switches|Add0~46  = CARRY(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~45_sumout ),
	.cout(\switches|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~45 .extended_lut = "off";
defparam \switches|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \switches|bounceTimer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8] .is_wysiwyg = "true";
defparam \switches|bounceTimer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \switches|Add0~41 (
// Equation(s):
// \switches|Add0~41_sumout  = SUM(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~46  ))
// \switches|Add0~42  = CARRY(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~41_sumout ),
	.cout(\switches|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~41 .extended_lut = "off";
defparam \switches|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \switches|bounceTimer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[9] .is_wysiwyg = "true";
defparam \switches|bounceTimer[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \switches|Add0~37 (
// Equation(s):
// \switches|Add0~37_sumout  = SUM(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~42  ))
// \switches|Add0~38  = CARRY(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~37_sumout ),
	.cout(\switches|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~37 .extended_lut = "off";
defparam \switches|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \switches|bounceTimer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[10] .is_wysiwyg = "true";
defparam \switches|bounceTimer[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \switches|Add0~33 (
// Equation(s):
// \switches|Add0~33_sumout  = SUM(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~38  ))
// \switches|Add0~34  = CARRY(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~38  ))

	.dataa(!\switches|bounceTimer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~33_sumout ),
	.cout(\switches|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~33 .extended_lut = "off";
defparam \switches|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N35
dffeas \switches|bounceTimer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[11] .is_wysiwyg = "true";
defparam \switches|bounceTimer[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \switches|Add0~29 (
// Equation(s):
// \switches|Add0~29_sumout  = SUM(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~34  ))
// \switches|Add0~30  = CARRY(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~29_sumout ),
	.cout(\switches|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~29 .extended_lut = "off";
defparam \switches|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \switches|bounceTimer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12] .is_wysiwyg = "true";
defparam \switches|bounceTimer[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \switches|Add0~9 (
// Equation(s):
// \switches|Add0~9_sumout  = SUM(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~30  ))
// \switches|Add0~10  = CARRY(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~9_sumout ),
	.cout(\switches|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~9 .extended_lut = "off";
defparam \switches|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N40
dffeas \switches|bounceTimer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13] .is_wysiwyg = "true";
defparam \switches|bounceTimer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \switches|Add0~25 (
// Equation(s):
// \switches|Add0~25_sumout  = SUM(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~10  ))
// \switches|Add0~26  = CARRY(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~10  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~25_sumout ),
	.cout(\switches|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~25 .extended_lut = "off";
defparam \switches|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \switches|bounceTimer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[14] .is_wysiwyg = "true";
defparam \switches|bounceTimer[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \switches|Add0~21 (
// Equation(s):
// \switches|Add0~21_sumout  = SUM(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~26  ))
// \switches|Add0~22  = CARRY(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~21_sumout ),
	.cout(\switches|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~21 .extended_lut = "off";
defparam \switches|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N47
dffeas \switches|bounceTimer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15] .is_wysiwyg = "true";
defparam \switches|bounceTimer[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \switches|Add0~5 (
// Equation(s):
// \switches|Add0~5_sumout  = SUM(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~22  ))
// \switches|Add0~6  = CARRY(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~5_sumout ),
	.cout(\switches|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~5 .extended_lut = "off";
defparam \switches|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \switches|bounceTimer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16] .is_wysiwyg = "true";
defparam \switches|bounceTimer[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \switches|Add0~17 (
// Equation(s):
// \switches|Add0~17_sumout  = SUM(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~6  ))
// \switches|Add0~18  = CARRY(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~17_sumout ),
	.cout(\switches|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~17 .extended_lut = "off";
defparam \switches|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N52
dffeas \switches|bounceTimer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[17] .is_wysiwyg = "true";
defparam \switches|bounceTimer[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \switches|Add0~13 (
// Equation(s):
// \switches|Add0~13_sumout  = SUM(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~18  ))
// \switches|Add0~14  = CARRY(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~13_sumout ),
	.cout(\switches|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~13 .extended_lut = "off";
defparam \switches|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \switches|bounceTimer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[18] .is_wysiwyg = "true";
defparam \switches|bounceTimer[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \switches|Add0~1 (
// Equation(s):
// \switches|Add0~1_sumout  = SUM(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~14  ))
// \switches|Add0~2  = CARRY(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~1_sumout ),
	.cout(\switches|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~1 .extended_lut = "off";
defparam \switches|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \switches|bounceTimer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19] .is_wysiwyg = "true";
defparam \switches|bounceTimer[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \switches|Add0~101 (
// Equation(s):
// \switches|Add0~101_sumout  = SUM(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~2  ))
// \switches|Add0~102  = CARRY(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~101_sumout ),
	.cout(\switches|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~101 .extended_lut = "off";
defparam \switches|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \switches|bounceTimer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[20] .is_wysiwyg = "true";
defparam \switches|bounceTimer[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \switches|Add0~97 (
// Equation(s):
// \switches|Add0~97_sumout  = SUM(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~102  ))
// \switches|Add0~98  = CARRY(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~97_sumout ),
	.cout(\switches|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~97 .extended_lut = "off";
defparam \switches|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \switches|bounceTimer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21] .is_wysiwyg = "true";
defparam \switches|bounceTimer[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \switches|Add0~69 (
// Equation(s):
// \switches|Add0~69_sumout  = SUM(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~98  ))
// \switches|Add0~70  = CARRY(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~69_sumout ),
	.cout(\switches|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~69 .extended_lut = "off";
defparam \switches|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \switches|bounceTimer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[22] .is_wysiwyg = "true";
defparam \switches|bounceTimer[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \switches|Add0~65 (
// Equation(s):
// \switches|Add0~65_sumout  = SUM(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~70  ))
// \switches|Add0~66  = CARRY(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~65_sumout ),
	.cout(\switches|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~65 .extended_lut = "off";
defparam \switches|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \switches|bounceTimer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23] .is_wysiwyg = "true";
defparam \switches|bounceTimer[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \switches|Add0~93 (
// Equation(s):
// \switches|Add0~93_sumout  = SUM(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~66  ))
// \switches|Add0~94  = CARRY(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~66  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~93_sumout ),
	.cout(\switches|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~93 .extended_lut = "off";
defparam \switches|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \switches|bounceTimer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[24] .is_wysiwyg = "true";
defparam \switches|bounceTimer[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \switches|Add0~89 (
// Equation(s):
// \switches|Add0~89_sumout  = SUM(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~94  ))
// \switches|Add0~90  = CARRY(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~89_sumout ),
	.cout(\switches|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~89 .extended_lut = "off";
defparam \switches|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \switches|bounceTimer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[25] .is_wysiwyg = "true";
defparam \switches|bounceTimer[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \switches|Add0~85 (
// Equation(s):
// \switches|Add0~85_sumout  = SUM(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~90  ))
// \switches|Add0~86  = CARRY(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~85_sumout ),
	.cout(\switches|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~85 .extended_lut = "off";
defparam \switches|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \switches|bounceTimer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26] .is_wysiwyg = "true";
defparam \switches|bounceTimer[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \switches|Add0~81 (
// Equation(s):
// \switches|Add0~81_sumout  = SUM(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~86  ))
// \switches|Add0~82  = CARRY(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~81_sumout ),
	.cout(\switches|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~81 .extended_lut = "off";
defparam \switches|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \switches|bounceTimer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27] .is_wysiwyg = "true";
defparam \switches|bounceTimer[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \switches|Add0~77 (
// Equation(s):
// \switches|Add0~77_sumout  = SUM(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~82  ))
// \switches|Add0~78  = CARRY(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~82  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~77_sumout ),
	.cout(\switches|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~77 .extended_lut = "off";
defparam \switches|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \switches|bounceTimer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[28] .is_wysiwyg = "true";
defparam \switches|bounceTimer[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \switches|Add0~73 (
// Equation(s):
// \switches|Add0~73_sumout  = SUM(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~78  ))
// \switches|Add0~74  = CARRY(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~73_sumout ),
	.cout(\switches|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~73 .extended_lut = "off";
defparam \switches|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \switches|bounceTimer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29] .is_wysiwyg = "true";
defparam \switches|bounceTimer[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \switches|LessThan0~4 (
// Equation(s):
// \switches|LessThan0~4_combout  = ( \switches|bounceTimer [26] ) # ( !\switches|bounceTimer [26] & ( ((\switches|bounceTimer [27]) # (\switches|bounceTimer [29])) # (\switches|bounceTimer [28]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [28]),
	.datac(!\switches|bounceTimer [29]),
	.datad(!\switches|bounceTimer [27]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~4 .extended_lut = "off";
defparam \switches|LessThan0~4 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N4
dffeas \switches|bounceTimer[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \switches|LessThan0~5 (
// Equation(s):
// \switches|LessThan0~5_combout  = ( \switches|bounceTimer[21]~DUPLICATE_q  ) # ( !\switches|bounceTimer[21]~DUPLICATE_q  & ( ((\switches|bounceTimer [25]) # (\switches|bounceTimer [20])) # (\switches|bounceTimer [24]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(!\switches|bounceTimer [20]),
	.datad(!\switches|bounceTimer [25]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~5 .extended_lut = "off";
defparam \switches|LessThan0~5 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N10
dffeas \switches|bounceTimer[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \switches|Add0~61 (
// Equation(s):
// \switches|Add0~61_sumout  = SUM(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~74  ))
// \switches|Add0~62  = CARRY(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~74  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~61_sumout ),
	.cout(\switches|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~61 .extended_lut = "off";
defparam \switches|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \switches|bounceTimer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[30] .is_wysiwyg = "true";
defparam \switches|bounceTimer[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \switches|bounceTimer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31] .is_wysiwyg = "true";
defparam \switches|bounceTimer[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \switches|Add0~57 (
// Equation(s):
// \switches|Add0~57_sumout  = SUM(( \switches|bounceTimer [31] ) + ( GND ) + ( \switches|Add0~62  ))

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~57 .extended_lut = "off";
defparam \switches|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N34
dffeas \switches|bounceTimer[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \switches|LessThan0~6 (
// Equation(s):
// \switches|LessThan0~6_combout  = ( \switches|bounceTimer[31]~DUPLICATE_q  & ( \switches|bounceTimer [22] ) ) # ( !\switches|bounceTimer[31]~DUPLICATE_q  & ( \switches|bounceTimer [22] ) ) # ( \switches|bounceTimer[31]~DUPLICATE_q  & ( 
// !\switches|bounceTimer [22] ) ) # ( !\switches|bounceTimer[31]~DUPLICATE_q  & ( !\switches|bounceTimer [22] & ( (((\switches|bounceTimer [30]) # (\switches|bounceTimer[23]~DUPLICATE_q )) # (\switches|LessThan0~5_combout )) # (\switches|LessThan0~4_combout 
// ) ) ) )

	.dataa(!\switches|LessThan0~4_combout ),
	.datab(!\switches|LessThan0~5_combout ),
	.datac(!\switches|bounceTimer[23]~DUPLICATE_q ),
	.datad(!\switches|bounceTimer [30]),
	.datae(!\switches|bounceTimer[31]~DUPLICATE_q ),
	.dataf(!\switches|bounceTimer [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~6 .extended_lut = "off";
defparam \switches|LessThan0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \switches|sdata[0]~0 (
// Equation(s):
// \switches|sdata[0]~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\switches|prev[9]~1_combout  & ( (\switches|bouncing~q  & ((!\switches|LessThan0~3_combout ) # (\switches|LessThan0~6_combout ))) ) ) )

	.dataa(!\switches|LessThan0~6_combout ),
	.datab(!\switches|LessThan0~3_combout ),
	.datac(!\switches|bouncing~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\switches|prev[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~0 .extended_lut = "off";
defparam \switches|sdata[0]~0 .lut_mask = 64'h00000D0D00000000;
defparam \switches|sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \switches|sdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7] .is_wysiwyg = "true";
defparam \switches|sdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \hexes|hdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[7] .is_wysiwyg = "true";
defparam \hexes|hdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \leds|ldata[7]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \dbusr[7]~172 (
// Equation(s):
// \dbusr[7]~172_combout  = ( \leds|ldata[7]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( (((\switches|ready~0_combout  & \switches|sdata [7])) # (\hexes|hdata [7])) # (aluout_M[5]) ) ) ) # ( !\leds|ldata[7]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( 
// (!\switches|ready~0_combout  & (((!aluout_M[5] & \hexes|hdata [7])))) # (\switches|ready~0_combout  & (((!aluout_M[5] & \hexes|hdata [7])) # (\switches|sdata [7]))) ) ) ) # ( \leds|ldata[7]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( 
// (\switches|ready~0_combout  & \switches|sdata [7]) ) ) ) # ( !\leds|ldata[7]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|ready~0_combout  & \switches|sdata [7]) ) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!\switches|sdata [7]),
	.datac(!aluout_M[5]),
	.datad(!\hexes|hdata [7]),
	.datae(!\leds|ldata[7]~_Duplicate_1_q ),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~172 .extended_lut = "off";
defparam \dbusr[7]~172 .lut_mask = 64'h1111111111F11FFF;
defparam \dbusr[7]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \dbusr[7]~79 (
// Equation(s):
// \dbusr[7]~79_combout  = ( \dmem~38_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[44] ) ) ) # ( !\dmem~38_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[44] ) ) ) # ( \dmem~38_combout  & ( !\dmem~34_combout  & ( (dmem_rtl_0_bypass[44] & 
// ((!\dmem~36_combout ) # ((!\dmem~37_combout ) # (!\dmem~35_combout )))) ) ) ) # ( !\dmem~38_combout  & ( !\dmem~34_combout  & ( dmem_rtl_0_bypass[44] ) ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~37_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~79 .extended_lut = "off";
defparam \dbusr[7]~79 .lut_mask = 64'h0F0F0F0E0F0F0F0F;
defparam \dbusr[7]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000101042005020400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \dbusr[7]~78 (
// Equation(s):
// \dbusr[7]~78_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~8_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~8_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~8_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~78 .extended_lut = "off";
defparam \dbusr[7]~78 .lut_mask = 64'hA0E4A0E4B1F5B1F5;
defparam \dbusr[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \dbusr[7]~173 (
// Equation(s):
// \dbusr[7]~173_combout  = ( \dbusr~0_combout  & ( \dbusr[7]~78_combout  & ( (\hexes|Equal0~4_combout  & \dbusr[7]~172_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[7]~78_combout  & ( (!dmem_rtl_0_bypass[43]) # (((\hexes|Equal0~4_combout  & 
// \dbusr[7]~172_combout )) # (\dbusr[7]~79_combout )) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[7]~78_combout  & ( (\hexes|Equal0~4_combout  & \dbusr[7]~172_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[7]~78_combout  & ( (!dmem_rtl_0_bypass[43] & 
// ((!\dbusr[7]~79_combout ) # ((\hexes|Equal0~4_combout  & \dbusr[7]~172_combout )))) # (dmem_rtl_0_bypass[43] & (\hexes|Equal0~4_combout  & (\dbusr[7]~172_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\hexes|Equal0~4_combout ),
	.datac(!\dbusr[7]~172_combout ),
	.datad(!\dbusr[7]~79_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~173 .extended_lut = "off";
defparam \dbusr[7]~173 .lut_mask = 64'hAB030303ABFF0303;
defparam \dbusr[7]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \memout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[7]~173_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[7] .is_wysiwyg = "true";
defparam \memout_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N59
dffeas \aluout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[7] .is_wysiwyg = "true";
defparam \aluout_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \pcplus_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[7] .is_wysiwyg = "true";
defparam \pcplus_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N46
dffeas \pcplus_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[7] .is_wysiwyg = "true";
defparam \pcplus_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \wregval_W[7]~17 (
// Equation(s):
// \wregval_W[7]~17_combout  = ( pcplus_W[7] & ( (!\selaluout_W~q  & (((!\selmemout_W~q )) # (memout_W[7]))) # (\selaluout_W~q  & (((aluout_W[7])))) ) ) # ( !pcplus_W[7] & ( (!\selaluout_W~q  & (memout_W[7] & ((\selmemout_W~q )))) # (\selaluout_W~q  & 
// (((aluout_W[7])))) ) )

	.dataa(!memout_W[7]),
	.datab(!aluout_W[7]),
	.datac(!\selaluout_W~q ),
	.datad(!\selmemout_W~q ),
	.datae(!pcplus_W[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[7]~17 .extended_lut = "off";
defparam \wregval_W[7]~17 .lut_mask = 64'h0353F3530353F353;
defparam \wregval_W[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \regval2_D[0]~1 (
// Equation(s):
// \regval2_D[0]~1_combout  = ( \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\regs~34_q ) # (\regs~33DUPLICATE_q ) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\regs~33DUPLICATE_q  & \regs~34_q ) ) )

	.dataa(gnd),
	.datab(!\regs~33DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regs~34_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~1 .extended_lut = "off";
defparam \regval2_D[0]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \regval2_D[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \regs_rtl_1_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \dbusr[0]~2 (
// Equation(s):
// \dbusr[0]~2_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[30] & ( (!\dmem~37_combout ) # (((!\dmem~35_combout ) # (!\dmem~36_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[30] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~2 .extended_lut = "off";
defparam \dbusr[0]~2 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \regval2_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[0] .is_wysiwyg = "true";
defparam \regval2_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N35
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N46
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF140A0801D0850225001140FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \dbusr[0]~1 (
// Equation(s):
// \dbusr[0]~1_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) )

	.dataa(!\dmem~1_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~1 .extended_lut = "off";
defparam \dbusr[0]~1 .lut_mask = 64'h888B888BB8BBB8BB;
defparam \dbusr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \dbusr[0]~3 (
// Equation(s):
// \dbusr[0]~3_combout  = ( \dbusr[0]~1_combout  & ( (!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[29]) # (\dbusr[0]~2_combout ))) ) ) # ( !\dbusr[0]~1_combout  & ( (!\dbusr~0_combout  & (!\dbusr[0]~2_combout  & !dmem_rtl_0_bypass[29])) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[0]~2_combout ),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbusr[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~3 .extended_lut = "off";
defparam \dbusr[0]~3 .lut_mask = 64'h80808080A2A2A2A2;
defparam \dbusr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( alufunc_A[3] & ( !\alufunc_A[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[3]),
	.dataf(!\alufunc_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0000FFFF00000000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \aluin2_A[5]~20 (
// Equation(s):
// \aluin2_A[5]~20_combout  = ( off_A[5] & ( (regval2_A[5]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !off_A[5] & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[5]),
	.datae(gnd),
	.dataf(!off_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~20 .extended_lut = "off";
defparam \aluin2_A[5]~20 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin2_A[5]~20_combout  & ( (!\regval1_A[5]~DUPLICATE_q ) # ((\aluin2_A[4]~21_combout  & !regval1_A[4])) ) ) # ( !\aluin2_A[5]~20_combout  & ( (\aluin2_A[4]~21_combout  & (!regval1_A[4] & !\regval1_A[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]~21_combout ),
	.datac(!regval1_A[4]),
	.datad(!\regval1_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h30003000FF30FF30;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( \regval2_A[8]~DUPLICATE_q  & ( \aluimm_A~q  & ( !regval1_A[8] $ (!off_A[8]) ) ) ) # ( !\regval2_A[8]~DUPLICATE_q  & ( \aluimm_A~q  & ( !regval1_A[8] $ (!off_A[8]) ) ) ) # ( \regval2_A[8]~DUPLICATE_q  & ( !\aluimm_A~q  & ( 
// !regval1_A[8] ) ) ) # ( !\regval2_A[8]~DUPLICATE_q  & ( !\aluimm_A~q  & ( regval1_A[8] ) ) )

	.dataa(!regval1_A[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!off_A[8]),
	.datae(!\regval2_A[8]~DUPLICATE_q ),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h5555AAAA55AA55AA;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( regval1_A[9] & ( (!\aluimm_A~DUPLICATE_q  & (!\regval2_A[9]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & ((!off_A[9]))) ) ) # ( !regval1_A[9] & ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[9]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & 
// ((off_A[9]))) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_A[9]~DUPLICATE_q ),
	.datad(!off_A[9]),
	.datae(gnd),
	.dataf(!regval1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( !\aluout_A~3_combout  & ( !\aluout_A~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_A~2_combout ),
	.datae(gnd),
	.dataf(!\aluout_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'hFF00FF0000000000;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \aluin2_A[7]~19 (
// Equation(s):
// \aluin2_A[7]~19_combout  = ( regval2_A[7] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[7]) ) ) # ( !regval2_A[7] & ( (off_A[7] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!off_A[7]),
	.datac(gnd),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~19 .extended_lut = "off";
defparam \aluin2_A[7]~19 .lut_mask = 64'h00330033FF33FF33;
defparam \aluin2_A[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \off_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[6] .is_wysiwyg = "true";
defparam \off_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \aluin2_A[6]~18 (
// Equation(s):
// \aluin2_A[6]~18_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[6] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( \regval2_A[6]~DUPLICATE_q  ) )

	.dataa(!off_A[6]),
	.datab(gnd),
	.datac(!\regval2_A[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~18 .extended_lut = "off";
defparam \aluin2_A[6]~18 .lut_mask = 64'h0F0F0F0F55555555;
defparam \aluin2_A[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \aluin2_A[7]~19_combout  & ( \aluin2_A[6]~18_combout  & ( (\LessThan1~8_combout  & ((!regval1_A[7]) # ((!regval1_A[6]) # (\LessThan0~8_combout )))) ) ) ) # ( !\aluin2_A[7]~19_combout  & ( \aluin2_A[6]~18_combout  & ( 
// (!regval1_A[7] & (\LessThan1~8_combout  & ((!regval1_A[6]) # (\LessThan0~8_combout )))) ) ) ) # ( \aluin2_A[7]~19_combout  & ( !\aluin2_A[6]~18_combout  & ( (\LessThan1~8_combout  & ((!regval1_A[7]) # ((!regval1_A[6] & \LessThan0~8_combout )))) ) ) ) # ( 
// !\aluin2_A[7]~19_combout  & ( !\aluin2_A[6]~18_combout  & ( (!regval1_A[7] & (!regval1_A[6] & (\LessThan0~8_combout  & \LessThan1~8_combout ))) ) ) )

	.dataa(!regval1_A[7]),
	.datab(!regval1_A[6]),
	.datac(!\LessThan0~8_combout ),
	.datad(!\LessThan1~8_combout ),
	.datae(!\aluin2_A[7]~19_combout ),
	.dataf(!\aluin2_A[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h000800AE008A00EF;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \aluin2_A[9]~17 (
// Equation(s):
// \aluin2_A[9]~17_combout  = ( off_A[9] & ( (\aluimm_A~q ) # (\regval2_A[9]~DUPLICATE_q ) ) ) # ( !off_A[9] & ( (\regval2_A[9]~DUPLICATE_q  & !\aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_A[9]~DUPLICATE_q ),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!off_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~17 .extended_lut = "off";
defparam \aluin2_A[9]~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[9]~17_combout  & ( (!regval1_A[9]) # ((\aluin2_A[8]~16_combout  & !\regval1_A[8]~DUPLICATE_q )) ) ) # ( !\aluin2_A[9]~17_combout  & ( (\aluin2_A[8]~16_combout  & (!regval1_A[9] & !\regval1_A[8]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[8]~16_combout ),
	.datab(!regval1_A[9]),
	.datac(gnd),
	.datad(!\regval1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[9]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h44004400DDCCDDCC;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \off_A[31]~DUPLICATE_q  & ( regval1_A[23] & ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[23]~DUPLICATE_q  & (!regval1_A[24] $ (regval2_A[24])))) # (\aluimm_A~DUPLICATE_q  & (regval1_A[24])) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( 
// regval1_A[23] & ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[23]~DUPLICATE_q  & (!regval1_A[24] $ (regval2_A[24])))) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !regval1_A[23] & ( (!\aluimm_A~DUPLICATE_q  & (!\regval2_A[23]~DUPLICATE_q  & (!regval1_A[24] $ 
// (regval2_A[24])))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !regval1_A[23] & ( (!\aluimm_A~DUPLICATE_q  & (!\regval2_A[23]~DUPLICATE_q  & (!regval1_A[24] $ (regval2_A[24])))) # (\aluimm_A~DUPLICATE_q  & (!regval1_A[24])) ) ) )

	.dataa(!regval1_A[24]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[24]),
	.datad(!\regval2_A[23]~DUPLICATE_q ),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!regval1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'hA622840000841195;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[26] & ( !regval1_A[26] $ (!\off_A[31]~DUPLICATE_q ) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[26] & ( !regval1_A[26] ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[26] & ( !regval1_A[26] $ 
// (!\off_A[31]~DUPLICATE_q ) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !regval2_A[26] & ( regval1_A[26] ) ) )

	.dataa(gnd),
	.datab(!regval1_A[26]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h33333C3CCCCC3C3C;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \regval1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[25]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[25] .is_wysiwyg = "true";
defparam \regval1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \regval1_A[22]~DUPLICATE_q  & ( regval2_A[22] & ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25] $ (!regval1_A[25])))) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[31]~DUPLICATE_q ) # ((!regval1_A[25])))) ) ) ) # ( !\regval1_A[22]~DUPLICATE_q 
//  & ( regval2_A[22] & ( ((!\aluimm_A~DUPLICATE_q ) # (regval1_A[25])) # (\off_A[31]~DUPLICATE_q ) ) ) ) # ( \regval1_A[22]~DUPLICATE_q  & ( !regval2_A[22] & ( (!\off_A[31]~DUPLICATE_q ) # ((!\aluimm_A~DUPLICATE_q ) # (!regval1_A[25])) ) ) ) # ( 
// !\regval1_A[22]~DUPLICATE_q  & ( !regval2_A[22] & ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25] $ (!regval1_A[25])))) # (\aluimm_A~DUPLICATE_q  & (((regval1_A[25])) # (\off_A[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!regval2_A[25]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[25]),
	.datae(!\regval1_A[22]~DUPLICATE_q ),
	.dataf(!regval2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h35CFFFFAF5FF3FCA;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N23
dffeas \regval1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[27]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[27] .is_wysiwyg = "true";
defparam \regval1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \off_A[31]~DUPLICATE_q  & ( regval2_A[28] & ( (\regval1_A[28]~DUPLICATE_q  & (!regval1_A[27] $ (((\aluimm_A~DUPLICATE_q ) # (regval2_A[27]))))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( regval2_A[28] & ( (!\regval1_A[28]~DUPLICATE_q 
//  & (!regval1_A[27] & ((\aluimm_A~DUPLICATE_q )))) # (\regval1_A[28]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & (!regval1_A[27] $ (regval2_A[27])))) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !regval2_A[28] & ( (!\regval1_A[28]~DUPLICATE_q  & 
// (!\aluimm_A~DUPLICATE_q  & (!regval1_A[27] $ (regval2_A[27])))) # (\regval1_A[28]~DUPLICATE_q  & (regval1_A[27] & ((\aluimm_A~DUPLICATE_q )))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !regval2_A[28] & ( (!\regval1_A[28]~DUPLICATE_q  & (!regval1_A[27] $ 
// (((regval2_A[27] & !\aluimm_A~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_A[27]),
	.datab(!\regval1_A[28]~DUPLICATE_q ),
	.datac(!regval2_A[27]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!regval2_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8488841121882111;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( \LessThan1~0_combout  & ( (\Equal1~7_combout  & (!\Equal1~4_combout  & !\Equal1~8_combout )) ) )

	.dataa(!\Equal1~7_combout ),
	.datab(gnd),
	.datac(!\Equal1~4_combout ),
	.datad(!\Equal1~8_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h0000000050005000;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \aluin2_A[3]~5 (
// Equation(s):
// \aluin2_A[3]~5_combout  = ( regval2_A[3] & ( \off_A[3]~DUPLICATE_q  ) ) # ( !regval2_A[3] & ( \off_A[3]~DUPLICATE_q  & ( \aluimm_A~q  ) ) ) # ( regval2_A[3] & ( !\off_A[3]~DUPLICATE_q  & ( !\aluimm_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(gnd),
	.datae(!regval2_A[3]),
	.dataf(!\off_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~5 .extended_lut = "off";
defparam \aluin2_A[3]~5 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluin2_A[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N37
dffeas \regval1_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[1]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[1] .is_wysiwyg = "true";
defparam \regval1_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \aluin2_A[0]~6 (
// Equation(s):
// \aluin2_A[0]~6_combout  = ( off_A[0] & ( (\aluimm_A~DUPLICATE_q ) # (regval2_A[0]) ) ) # ( !off_A[0] & ( (regval2_A[0] & !\aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[0]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!off_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~6 .extended_lut = "off";
defparam \aluin2_A[0]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \aluin2_A[1]~3 (
// Equation(s):
// \aluin2_A[1]~3_combout  = ( off_A[1] & ( (\aluimm_A~DUPLICATE_q ) # (\regval2_A[1]~DUPLICATE_q ) ) ) # ( !off_A[1] & ( (\regval2_A[1]~DUPLICATE_q  & !\aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\regval2_A[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!off_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~3 .extended_lut = "off";
defparam \aluin2_A[1]~3 .lut_mask = 64'h3300330033FF33FF;
defparam \aluin2_A[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \aluin2_A[1]~3_combout  & ( (!regval1_A[1]) # ((!regval1_A[0] & \aluin2_A[0]~6_combout )) ) ) # ( !\aluin2_A[1]~3_combout  & ( (!regval1_A[1] & (!regval1_A[0] & \aluin2_A[0]~6_combout )) ) )

	.dataa(!regval1_A[1]),
	.datab(gnd),
	.datac(!regval1_A[0]),
	.datad(!\aluin2_A[0]~6_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( off_A[4] & ( off_A[6] & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[4] $ ((regval2_A[4])))) # (\aluimm_A~DUPLICATE_q  & (regval1_A[4] & ((regval1_A[6])))) ) ) ) # ( !off_A[4] & ( off_A[6] & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[4] 
// $ ((regval2_A[4])))) # (\aluimm_A~DUPLICATE_q  & (!regval1_A[4] & ((regval1_A[6])))) ) ) ) # ( off_A[4] & ( !off_A[6] & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[4] $ ((regval2_A[4])))) # (\aluimm_A~DUPLICATE_q  & (regval1_A[4] & ((!regval1_A[6])))) ) ) ) 
// # ( !off_A[4] & ( !off_A[6] & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[4] $ ((regval2_A[4])))) # (\aluimm_A~DUPLICATE_q  & (!regval1_A[4] & ((!regval1_A[6])))) ) ) )

	.dataa(!regval1_A[4]),
	.datab(!regval2_A[4]),
	.datac(!regval1_A[6]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(!off_A[4]),
	.dataf(!off_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'h99A09950990A9905;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \regval2_A[6]~DUPLICATE_q  & ( regval1_A[7] & ( (!\aluimm_A~DUPLICATE_q  & (regval1_A[6] & (regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (((off_A[7])))) ) ) ) # ( !\regval2_A[6]~DUPLICATE_q  & ( regval1_A[7] & ( 
// (!\aluimm_A~DUPLICATE_q  & (!regval1_A[6] & (regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (((off_A[7])))) ) ) ) # ( \regval2_A[6]~DUPLICATE_q  & ( !regval1_A[7] & ( (!\aluimm_A~DUPLICATE_q  & (regval1_A[6] & (!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & 
// (((!off_A[7])))) ) ) ) # ( !\regval2_A[6]~DUPLICATE_q  & ( !regval1_A[7] & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[6] & (!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (((!off_A[7])))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval1_A[6]),
	.datac(!regval2_A[7]),
	.datad(!off_A[7]),
	.datae(!\regval2_A[6]~DUPLICATE_q ),
	.dataf(!regval1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'hD5807520085D0257;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( !\aluout_A~2_combout  & ( \Equal1~15_combout  & ( (\Equal1~16_combout  & (!\aluout_A~3_combout  & (!\regval1_A[5]~DUPLICATE_q  $ (\aluin2_A[5]~20_combout )))) ) ) )

	.dataa(!\Equal1~16_combout ),
	.datab(!\regval1_A[5]~DUPLICATE_q ),
	.datac(!\aluout_A~3_combout ),
	.datad(!\aluin2_A[5]~20_combout ),
	.datae(!\aluout_A~2_combout ),
	.dataf(!\Equal1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000040100000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \LessThan0~5_combout  & ( \Equal1~2_combout  & ( (!\regval1_A[3]~DUPLICATE_q  & (((!regval1_A[2]) # (\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~4_combout ))) # (\regval1_A[3]~DUPLICATE_q  & (\aluin2_A[3]~5_combout  & 
// ((!regval1_A[2]) # (\aluin2_A[2]~4_combout )))) ) ) ) # ( !\LessThan0~5_combout  & ( \Equal1~2_combout  & ( (!\regval1_A[3]~DUPLICATE_q  & (((\aluin2_A[2]~4_combout  & !regval1_A[2])) # (\aluin2_A[3]~5_combout ))) # (\regval1_A[3]~DUPLICATE_q  & 
// (\aluin2_A[2]~4_combout  & (!regval1_A[2] & \aluin2_A[3]~5_combout ))) ) ) )

	.dataa(!\regval1_A[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[2]~4_combout ),
	.datac(!regval1_A[2]),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\LessThan0~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0000000020BAA2FB;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \regval1_A[13]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) ) # ( !\regval1_A[13]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[13]))) # 
// (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h1B1B1B1BE4E4E4E4;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \regval2_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15] .is_wysiwyg = "true";
defparam \regval2_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N2
dffeas \regval1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[15]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[15] .is_wysiwyg = "true";
defparam \regval1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \regval1_A[14]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( (\off_A[31]~DUPLICATE_q  & regval1_A[15]) ) ) ) # ( !\regval1_A[14]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( (!\off_A[31]~DUPLICATE_q  & !regval1_A[15]) ) ) ) # ( 
// \regval1_A[14]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (\regval2_A[14]~DUPLICATE_q  & (!regval2_A[15] $ (regval1_A[15]))) ) ) ) # ( !\regval1_A[14]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (!\regval2_A[14]~DUPLICATE_q  & (!regval2_A[15] $ 
// (regval1_A[15]))) ) ) )

	.dataa(!regval2_A[15]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[15]),
	.datad(!\regval2_A[14]~DUPLICATE_q ),
	.datae(!\regval1_A[14]~DUPLICATE_q ),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'hA50000A5C0C00303;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \regval2_A[19]~DUPLICATE_q  & ( regval1_A[18] & ( (\regval1_A[19]~DUPLICATE_q  & ((!\aluimm_A~q  & ((regval2_A[18]))) # (\aluimm_A~q  & (\off_A[31]~DUPLICATE_q )))) ) ) ) # ( !\regval2_A[19]~DUPLICATE_q  & ( regval1_A[18] & ( 
// (!\regval1_A[19]~DUPLICATE_q  & (((regval2_A[18] & !\aluimm_A~q )))) # (\regval1_A[19]~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q  & ((\aluimm_A~q )))) ) ) ) # ( \regval2_A[19]~DUPLICATE_q  & ( !regval1_A[18] & ( (!\regval1_A[19]~DUPLICATE_q  & 
// (!\off_A[31]~DUPLICATE_q  & ((\aluimm_A~q )))) # (\regval1_A[19]~DUPLICATE_q  & (((!regval2_A[18] & !\aluimm_A~q )))) ) ) ) # ( !\regval2_A[19]~DUPLICATE_q  & ( !regval1_A[18] & ( (!\regval1_A[19]~DUPLICATE_q  & ((!\aluimm_A~q  & ((!regval2_A[18]))) # 
// (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_A[19]~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[18]),
	.datad(!\aluimm_A~q ),
	.datae(!\regval2_A[19]~DUPLICATE_q ),
	.dataf(!regval1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hA08850880A110511;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N43
dffeas \regval1_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[21]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \regval1_A[20]~DUPLICATE_q  & ( regval2_A[21] & ( (\regval1_A[21]~DUPLICATE_q  & ((!\aluimm_A~DUPLICATE_q  & (regval2_A[20])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[31]~DUPLICATE_q ))))) ) ) ) # ( !\regval1_A[20]~DUPLICATE_q  & ( 
// regval2_A[21] & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[20] & ((\regval1_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (((!\off_A[31]~DUPLICATE_q  & !\regval1_A[21]~DUPLICATE_q )))) ) ) ) # ( \regval1_A[20]~DUPLICATE_q  & ( !regval2_A[21] & ( 
// (!\aluimm_A~DUPLICATE_q  & (regval2_A[20] & ((!\regval1_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (((\off_A[31]~DUPLICATE_q  & \regval1_A[21]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[20]~DUPLICATE_q  & ( !regval2_A[21] & ( 
// (!\regval1_A[21]~DUPLICATE_q  & ((!\aluimm_A~DUPLICATE_q  & (!regval2_A[20])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[31]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_A[20]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval1_A[21]~DUPLICATE_q ),
	.datae(!\regval1_A[20]~DUPLICATE_q ),
	.dataf(!regval2_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hAC0050030CA00053;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( \regval2_A[12]~DUPLICATE_q  & ( !\regval1_A[12]~DUPLICATE_q  $ (((\aluimm_A~q  & !off_A[12]))) ) ) # ( !\regval2_A[12]~DUPLICATE_q  & ( !\regval1_A[12]~DUPLICATE_q  $ (((!\aluimm_A~q ) # (!off_A[12]))) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~q ),
	.datac(!off_A[12]),
	.datad(!\regval1_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h03FC03FCCF30CF30;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \regval1_A[16]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( (regval1_A[17] & \off_A[31]~DUPLICATE_q ) ) ) ) # ( !\regval1_A[16]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( (!regval1_A[17] & !\off_A[31]~DUPLICATE_q ) ) ) ) # ( 
// \regval1_A[16]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (\regval2_A[16]~DUPLICATE_q  & (!\regval2_A[17]~DUPLICATE_q  $ (regval1_A[17]))) ) ) ) # ( !\regval1_A[16]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (!\regval2_A[16]~DUPLICATE_q  & 
// (!\regval2_A[17]~DUPLICATE_q  $ (regval1_A[17]))) ) ) )

	.dataa(!\regval2_A[17]~DUPLICATE_q ),
	.datab(!regval1_A[17]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval2_A[16]~DUPLICATE_q ),
	.datae(!\regval1_A[16]~DUPLICATE_q ),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h99000099C0C00303;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( !\aluout_A~0_combout  & ( \LessThan0~2_combout  & ( (!\aluout_A~1_combout  & (\Equal1~1_combout  & (\LessThan0~1_combout  & \LessThan0~0_combout ))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\Equal1~1_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\aluout_A~0_combout ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000020000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \LessThan0~3_combout  & ( \Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal1~3_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \off_A[31]~DUPLICATE_q  & ( regval1_A[21] & ( (!\regval1_A[20]~DUPLICATE_q  & (((regval2_A[21] & regval2_A[20])) # (\aluimm_A~q ))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( regval1_A[21] & ( (!\aluimm_A~q  & (regval2_A[21] & 
// (!\regval1_A[20]~DUPLICATE_q  & regval2_A[20]))) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !regval1_A[21] & ( (((!\regval1_A[20]~DUPLICATE_q  & regval2_A[20])) # (regval2_A[21])) # (\aluimm_A~q ) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !regval1_A[21] & ( 
// (!\aluimm_A~q  & (((!\regval1_A[20]~DUPLICATE_q  & regval2_A[20])) # (regval2_A[21]))) ) ) )

	.dataa(!\aluimm_A~q ),
	.datab(!regval2_A[21]),
	.datac(!\regval1_A[20]~DUPLICATE_q ),
	.datad(!regval2_A[20]),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!regval1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h22A277F700205070;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~2_combout  & ( (\LessThan0~0_combout  & \LessThan0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00000000000F000F;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( off_A[31] & ( \regval2_A[14]~DUPLICATE_q  & ( (!regval1_A[15] & (((!\regval1_A[14]~DUPLICATE_q ) # (\aluimm_A~q )) # (regval2_A[15]))) # (regval1_A[15] & (!\regval1_A[14]~DUPLICATE_q  & ((\aluimm_A~q ) # (regval2_A[15])))) ) ) ) 
// # ( !off_A[31] & ( \regval2_A[14]~DUPLICATE_q  & ( (!\aluimm_A~q  & ((!regval2_A[15] & (!regval1_A[15] & !\regval1_A[14]~DUPLICATE_q )) # (regval2_A[15] & ((!regval1_A[15]) # (!\regval1_A[14]~DUPLICATE_q ))))) ) ) ) # ( off_A[31] & ( 
// !\regval2_A[14]~DUPLICATE_q  & ( (!\aluimm_A~q  & (regval2_A[15] & (!regval1_A[15]))) # (\aluimm_A~q  & (((!regval1_A[15]) # (!\regval1_A[14]~DUPLICATE_q )))) ) ) ) # ( !off_A[31] & ( !\regval2_A[14]~DUPLICATE_q  & ( (regval2_A[15] & (!\aluimm_A~q  & 
// !regval1_A[15])) ) ) )

	.dataa(!regval2_A[15]),
	.datab(!\aluimm_A~q ),
	.datac(!regval1_A[15]),
	.datad(!\regval1_A[14]~DUPLICATE_q ),
	.datae(!off_A[31]),
	.dataf(!\regval2_A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h40407370C440F770;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \aluin2_A[12]~24_combout  & ( \LessThan0~13_combout  ) ) # ( !\aluin2_A[12]~24_combout  & ( \LessThan0~13_combout  ) ) # ( \aluin2_A[12]~24_combout  & ( !\LessThan0~13_combout  & ( (\Equal1~1_combout  & 
// ((!\aluin2_A[13]~0_combout  & (!\regval1_A[13]~DUPLICATE_q  & !\regval1_A[12]~DUPLICATE_q )) # (\aluin2_A[13]~0_combout  & ((!\regval1_A[13]~DUPLICATE_q ) # (!\regval1_A[12]~DUPLICATE_q ))))) ) ) ) # ( !\aluin2_A[12]~24_combout  & ( !\LessThan0~13_combout 
//  & ( (\aluin2_A[13]~0_combout  & (\Equal1~1_combout  & !\regval1_A[13]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\Equal1~1_combout ),
	.datac(!\regval1_A[13]~DUPLICATE_q ),
	.datad(!\regval1_A[12]~DUPLICATE_q ),
	.datae(!\aluin2_A[12]~24_combout ),
	.dataf(!\LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h10103110FFFFFFFF;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \regval2_A[11]~DUPLICATE_q  & ( regval1_A[11] & ( (!\regval1_A[10]~DUPLICATE_q  & ((!\aluimm_A~q  & ((regval2_A[10]))) # (\aluimm_A~q  & (off_A[11])))) ) ) ) # ( !\regval2_A[11]~DUPLICATE_q  & ( regval1_A[11] & ( 
// (!\regval1_A[10]~DUPLICATE_q  & (\aluimm_A~q  & off_A[11])) ) ) ) # ( \regval2_A[11]~DUPLICATE_q  & ( !regval1_A[11] & ( (!\aluimm_A~q ) # (off_A[11]) ) ) ) # ( !\regval2_A[11]~DUPLICATE_q  & ( !regval1_A[11] & ( (!\aluimm_A~q  & 
// (!\regval1_A[10]~DUPLICATE_q  & ((regval2_A[10])))) # (\aluimm_A~q  & (((off_A[11])))) ) ) )

	.dataa(!\regval1_A[10]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!off_A[11]),
	.datad(!regval2_A[10]),
	.datae(!\regval2_A[11]~DUPLICATE_q ),
	.dataf(!regval1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h038BCFCF0202028A;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \regval1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[19]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[19] .is_wysiwyg = "true";
defparam \regval1_A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \regval2_A[16]~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  & ( (!\regval1_A[16]~DUPLICATE_q  & (((!regval1_A[17]) # (\aluimm_A~DUPLICATE_q )) # (\regval2_A[17]~DUPLICATE_q ))) # (\regval1_A[16]~DUPLICATE_q  & (!regval1_A[17] & 
// ((\aluimm_A~DUPLICATE_q ) # (\regval2_A[17]~DUPLICATE_q )))) ) ) ) # ( !\regval2_A[16]~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[17]~DUPLICATE_q  & ((!regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & 
// (((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17])))) ) ) ) # ( \regval2_A[16]~DUPLICATE_q  & ( !\off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[17]~DUPLICATE_q  & (!\regval1_A[16]~DUPLICATE_q  & !regval1_A[17])) # 
// (\regval2_A[17]~DUPLICATE_q  & ((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17]))))) ) ) ) # ( !\regval2_A[16]~DUPLICATE_q  & ( !\off_A[31]~DUPLICATE_q  & ( (\regval2_A[17]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & !regval1_A[17])) ) ) )

	.dataa(!\regval2_A[17]~DUPLICATE_q ),
	.datab(!\regval1_A[16]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[17]),
	.datae(!\regval2_A[16]~DUPLICATE_q ),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h5000D0405F0CDF4C;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan0~11_combout  & ( \LessThan0~0_combout  & ( (!regval1_A[19] & ((!regval1_A[18]) # ((\aluin2_A[19]~23_combout ) # (\aluin2_A[18]~22_combout )))) # (regval1_A[19] & (\aluin2_A[19]~23_combout  & ((!regval1_A[18]) # 
// (\aluin2_A[18]~22_combout )))) ) ) ) # ( !\LessThan0~11_combout  & ( \LessThan0~0_combout  & ( (!regval1_A[19] & (((!regval1_A[18] & \aluin2_A[18]~22_combout )) # (\aluin2_A[19]~23_combout ))) # (regval1_A[19] & (!regval1_A[18] & (\aluin2_A[18]~22_combout 
//  & \aluin2_A[19]~23_combout ))) ) ) )

	.dataa(!regval1_A[18]),
	.datab(!regval1_A[19]),
	.datac(!\aluin2_A[18]~22_combout ),
	.datad(!\aluin2_A[19]~23_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0000000008CE8CEF;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \LessThan0~3_combout  & ( \LessThan0~12_combout  ) ) # ( !\LessThan0~3_combout  & ( \LessThan0~12_combout  ) ) # ( \LessThan0~3_combout  & ( !\LessThan0~12_combout  & ( (((\LessThan0~4_combout  & \LessThan0~14_combout )) # 
// (\LessThan0~10_combout )) # (\LessThan0~15_combout ) ) ) ) # ( !\LessThan0~3_combout  & ( !\LessThan0~12_combout  & ( ((\LessThan0~4_combout  & \LessThan0~14_combout )) # (\LessThan0~15_combout ) ) ) )

	.dataa(!\LessThan0~15_combout ),
	.datab(!\LessThan0~4_combout ),
	.datac(!\LessThan0~14_combout ),
	.datad(!\LessThan0~10_combout ),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h575757FFFFFFFFFF;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \Equal1~13_combout  & ( \LessThan0~16_combout  & ( \Equal1~14_combout  ) ) ) # ( !\Equal1~13_combout  & ( \LessThan0~16_combout  & ( \Equal1~14_combout  ) ) ) # ( \Equal1~13_combout  & ( !\LessThan0~16_combout  & ( 
// (\Equal1~14_combout  & (((\LessThan0~6_combout ) # (\LessThan0~7_combout )) # (\LessThan0~9_combout ))) ) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(!\LessThan0~7_combout ),
	.datac(!\Equal1~14_combout ),
	.datad(!\LessThan0~6_combout ),
	.datae(!\Equal1~13_combout ),
	.dataf(!\LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h0000070F0F0F0F0F;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \off_A[31]~DUPLICATE_q  & ( regval1_A[30] & ( (!\aluimm_A~q  & (regval2_A[30] & (!regval2_A[31] $ (\regval1_A[31]~DUPLICATE_q )))) # (\aluimm_A~q  & (((\regval1_A[31]~DUPLICATE_q )))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( 
// regval1_A[30] & ( (!\aluimm_A~q  & (regval2_A[30] & (!regval2_A[31] $ (\regval1_A[31]~DUPLICATE_q )))) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !regval1_A[30] & ( (!\aluimm_A~q  & (!regval2_A[30] & (!regval2_A[31] $ (\regval1_A[31]~DUPLICATE_q )))) ) ) ) # ( 
// !\off_A[31]~DUPLICATE_q  & ( !regval1_A[30] & ( (!\aluimm_A~q  & (!regval2_A[30] & (!regval2_A[31] $ (\regval1_A[31]~DUPLICATE_q )))) # (\aluimm_A~q  & (((!\regval1_A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_A[31]),
	.datab(!\aluimm_A~q ),
	.datac(!regval2_A[30]),
	.datad(!\regval1_A[31]~DUPLICATE_q ),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!regval1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'hB340804008040837;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  & ( !\regval1_A[29]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  & ( !\regval2_A[29]~DUPLICATE_q  $ (!\regval1_A[29]~DUPLICATE_q ) ) ) ) # ( \aluimm_A~q  & ( 
// !\off_A[31]~DUPLICATE_q  & ( \regval1_A[29]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~q  & ( !\off_A[31]~DUPLICATE_q  & ( !\regval2_A[29]~DUPLICATE_q  $ (!\regval1_A[29]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_A[29]~DUPLICATE_q ),
	.datad(!\regval1_A[29]~DUPLICATE_q ),
	.datae(!\aluimm_A~q ),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h0FF000FF0FF0FF00;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( !\Equal1~5_combout  & ( \Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal1~6_combout ),
	.datae(gnd),
	.dataf(!\Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h00FF00FF00000000;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \aluin2_A[27]~11 (
// Equation(s):
// \aluin2_A[27]~11_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[27]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~11 .extended_lut = "off";
defparam \aluin2_A[27]~11 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \aluin2_A[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N6
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \regval1_A[28]~DUPLICATE_q  & ( \aluin2_A[26]~10_combout  & ( (\aluin2_A[28]~12_combout  & ((!regval1_A[26] & ((!\regval1_A[27]~DUPLICATE_q ) # (\aluin2_A[27]~11_combout ))) # (regval1_A[26] & (!\regval1_A[27]~DUPLICATE_q  & 
// \aluin2_A[27]~11_combout )))) ) ) ) # ( !\regval1_A[28]~DUPLICATE_q  & ( \aluin2_A[26]~10_combout  & ( ((!regval1_A[26] & ((!\regval1_A[27]~DUPLICATE_q ) # (\aluin2_A[27]~11_combout ))) # (regval1_A[26] & (!\regval1_A[27]~DUPLICATE_q  & 
// \aluin2_A[27]~11_combout ))) # (\aluin2_A[28]~12_combout ) ) ) ) # ( \regval1_A[28]~DUPLICATE_q  & ( !\aluin2_A[26]~10_combout  & ( (\aluin2_A[28]~12_combout  & (!\regval1_A[27]~DUPLICATE_q  & \aluin2_A[27]~11_combout )) ) ) ) # ( 
// !\regval1_A[28]~DUPLICATE_q  & ( !\aluin2_A[26]~10_combout  & ( ((!\regval1_A[27]~DUPLICATE_q  & \aluin2_A[27]~11_combout )) # (\aluin2_A[28]~12_combout ) ) ) )

	.dataa(!regval1_A[26]),
	.datab(!\aluin2_A[28]~12_combout ),
	.datac(!\regval1_A[27]~DUPLICATE_q ),
	.datad(!\aluin2_A[27]~11_combout ),
	.datae(!\regval1_A[28]~DUPLICATE_q ),
	.dataf(!\aluin2_A[26]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h33F30030B3FB2032;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( regval1_A[22] & ( \aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & (!regval1_A[24] & !regval1_A[23])) # (\aluin2_A[24]~15_combout  & ((!regval1_A[24]) # (!regval1_A[23]))) ) ) ) # ( !regval1_A[22] & ( 
// \aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & (!regval1_A[24] & ((!regval1_A[23]) # (\aluin2_A[22]~13_combout )))) # (\aluin2_A[24]~15_combout  & (((!regval1_A[24]) # (!regval1_A[23])) # (\aluin2_A[22]~13_combout ))) ) ) ) # ( regval1_A[22] 
// & ( !\aluin2_A[23]~14_combout  & ( (\aluin2_A[24]~15_combout  & !regval1_A[24]) ) ) ) # ( !regval1_A[22] & ( !\aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & (\aluin2_A[22]~13_combout  & (!regval1_A[24] & !regval1_A[23]))) # 
// (\aluin2_A[24]~15_combout  & ((!regval1_A[24]) # ((\aluin2_A[22]~13_combout  & !regval1_A[23])))) ) ) )

	.dataa(!\aluin2_A[24]~15_combout ),
	.datab(!\aluin2_A[22]~13_combout ),
	.datac(!regval1_A[24]),
	.datad(!regval1_A[23]),
	.datae(!regval1_A[22]),
	.dataf(!\aluin2_A[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h71505050F571F550;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( !\Equal1~4_combout  & ( \LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h00FF00FF00000000;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \aluin2_A[25]~9_combout  & ( \LessThan1~2_combout  & ( ((!\regval1_A[25]~DUPLICATE_q ) # (\LessThan0~19_combout )) # (\LessThan0~18_combout ) ) ) ) # ( !\aluin2_A[25]~9_combout  & ( \LessThan1~2_combout  & ( 
// ((!\regval1_A[25]~DUPLICATE_q  & \LessThan0~19_combout )) # (\LessThan0~18_combout ) ) ) ) # ( \aluin2_A[25]~9_combout  & ( !\LessThan1~2_combout  & ( \LessThan0~18_combout  ) ) ) # ( !\aluin2_A[25]~9_combout  & ( !\LessThan1~2_combout  & ( 
// \LessThan0~18_combout  ) ) )

	.dataa(gnd),
	.datab(!\LessThan0~18_combout ),
	.datac(!\regval1_A[25]~DUPLICATE_q ),
	.datad(!\LessThan0~19_combout ),
	.datae(!\aluin2_A[25]~9_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h3333333333F3F3FF;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \aluin2_A[29]~25 (
// Equation(s):
// \aluin2_A[29]~25_combout  = ( regval2_A[29] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !regval2_A[29] & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~25 .extended_lut = "off";
defparam \aluin2_A[29]~25 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \aluin2_A[31]~8_combout  & ( (\regval1_A[31]~DUPLICATE_q  & (!alufunc_A[1] & (!regval1_A[30] & \aluin2_A[30]~7_combout ))) ) ) # ( !\aluin2_A[31]~8_combout  & ( (!alufunc_A[1] & (((!regval1_A[30] & \aluin2_A[30]~7_combout )) # 
// (\regval1_A[31]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_A[31]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!regval1_A[30]),
	.datad(!\aluin2_A[30]~7_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h44C444C400400040;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( regval1_A[29] & ( \Equal1~11_combout  & ( \Selector31~8_combout  ) ) ) # ( !regval1_A[29] & ( \Equal1~11_combout  & ( ((\Equal1~6_combout  & (\aluin2_A[29]~25_combout  & !alufunc_A[1]))) # (\Selector31~8_combout ) ) ) ) # ( 
// regval1_A[29] & ( !\Equal1~11_combout  & ( (alufunc_A[1]) # (\Selector31~8_combout ) ) ) ) # ( !regval1_A[29] & ( !\Equal1~11_combout  & ( (((\Equal1~6_combout  & \aluin2_A[29]~25_combout )) # (alufunc_A[1])) # (\Selector31~8_combout ) ) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\aluin2_A[29]~25_combout ),
	.datac(!\Selector31~8_combout ),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[29]),
	.dataf(!\Equal1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h1FFF0FFF1F0F0F0F;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( \LessThan0~20_combout  & ( \Selector31~9_combout  & ( \Selector31~0_combout  ) ) ) # ( !\LessThan0~20_combout  & ( \Selector31~9_combout  & ( \Selector31~0_combout  ) ) ) # ( \LessThan0~20_combout  & ( !\Selector31~9_combout  & 
// ( (\Selector31~0_combout  & (!\alufunc_A[1]~DUPLICATE_q  & \Equal1~12_combout )) ) ) ) # ( !\LessThan0~20_combout  & ( !\Selector31~9_combout  & ( (\Selector31~0_combout  & (!\alufunc_A[1]~DUPLICATE_q  & (\LessThan0~17_combout  & \Equal1~12_combout ))) ) 
// ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\LessThan0~17_combout ),
	.datad(!\Equal1~12_combout ),
	.datae(!\LessThan0~20_combout ),
	.dataf(!\Selector31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h0004004455555555;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \aluin2_A[0]~6_combout  & ( !\alufunc_A[1]~DUPLICATE_q  & ( (!alufunc_A[3] & \alufunc_A[2]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~6_combout  & ( !\alufunc_A[1]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ 
// (!regval1_A[0]))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!regval1_A[0]),
	.datac(!\alufunc_A[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluin2_A[0]~6_combout ),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h06060A0A00000000;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[0]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[0]~DUPLICATE_q )) ) + ( regval1_A[0] ) + ( !VCC ))
// \Add1~18  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[0]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[0]~DUPLICATE_q )) ) + ( regval1_A[0] ) + ( !VCC ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[0]~DUPLICATE_q ),
	.datac(!regval1_A[0]),
	.datad(!regval2_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\aluimm_A~q  & ((!\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[0]~DUPLICATE_q )) ) + ( \regval1_A[0]~DUPLICATE_q  ) + ( \Add2~130_cout  ))
// \Add2~18  = CARRY(( (!\aluimm_A~q  & ((!\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[0]~DUPLICATE_q )) ) + ( \regval1_A[0]~DUPLICATE_q  ) + ( \Add2~130_cout  ))

	.dataa(!\regval1_A[0]~DUPLICATE_q ),
	.datab(!\aluimm_A~q ),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(!\regval2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000AAAA0000FC30;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( !\alufunc_A[2]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3] & (((\Add1~17_sumout )))) # (alufunc_A[3] & (\Add2~17_sumout )))) ) ) # ( \alufunc_A[2]~DUPLICATE_q  & ( !alufunc_A[3] $ 
// (((!\alufunc_A[1]~DUPLICATE_q  & ((!regval1_A[0]) # ((!\aluin2_A[0]~6_combout )))) # (\alufunc_A[1]~DUPLICATE_q  & (((!\Add1~17_sumout )))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!regval1_A[0]),
	.datad(!\Add1~17_sumout ),
	.datae(!\alufunc_A[2]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~6_combout ),
	.datag(!\Add2~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "on";
defparam \Selector31~13 .lut_mask = 64'h048C5566048C596A;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N27
cyclonev_lcell_comb \result_A[0]~50 (
// Equation(s):
// \result_A[0]~50_combout  = ( PC_A[0] & ( \Selector31~13_combout  & ( ((!\alufunc_A[0]~DUPLICATE_q ) # (!\selaluout_A~q )) # (\Selector31~11_combout ) ) ) ) # ( !PC_A[0] & ( \Selector31~13_combout  & ( (\selaluout_A~q  & ((!\alufunc_A[0]~DUPLICATE_q ) # 
// (\Selector31~11_combout ))) ) ) ) # ( PC_A[0] & ( !\Selector31~13_combout  & ( (!\selaluout_A~q ) # ((\Selector31~11_combout  & \alufunc_A[0]~DUPLICATE_q )) ) ) ) # ( !PC_A[0] & ( !\Selector31~13_combout  & ( (\Selector31~11_combout  & 
// (\alufunc_A[0]~DUPLICATE_q  & \selaluout_A~q )) ) ) )

	.dataa(!\Selector31~11_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\selaluout_A~q ),
	.datae(!PC_A[0]),
	.dataf(!\Selector31~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~50 .extended_lut = "off";
defparam \result_A[0]~50 .lut_mask = 64'h0011FF1100DDFFDD;
defparam \result_A[0]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N45
cyclonev_lcell_comb \result_A[0]~27 (
// Equation(s):
// \result_A[0]~27_combout  = ( \result_A[0]~50_combout  & ( \selaluout_A~q  & ( ((!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~7_combout )) # (\alufunc_A[0]~DUPLICATE_q  & ((\Selector31~10_combout )))) # (alufunc_A[5]) ) ) ) # ( !\result_A[0]~50_combout  & ( 
// \selaluout_A~q  & ( (!alufunc_A[5] & ((!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~7_combout )) # (\alufunc_A[0]~DUPLICATE_q  & ((\Selector31~10_combout ))))) ) ) ) # ( \result_A[0]~50_combout  & ( !\selaluout_A~q  ) )

	.dataa(!\Selector31~7_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\Selector31~10_combout ),
	.datae(!\result_A[0]~50_combout ),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~27 .extended_lut = "off";
defparam \result_A[0]~27 .lut_mask = 64'h0000FFFF404C737F;
defparam \result_A[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N46
dffeas \restmp_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[0]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[0] .is_wysiwyg = "true";
defparam \restmp_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \result_M[0]~36 (
// Equation(s):
// \result_M[0]~36_combout  = ( \dbusr[0]~5_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[0])))) # (\selmemout_M~DUPLICATE_q  & (((\hexes|Equal0~4_combout )) # (\dbusr[0]~3_combout ))) ) ) # ( !\dbusr[0]~5_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// ((restmp_M[0]))) # (\selmemout_M~DUPLICATE_q  & (\dbusr[0]~3_combout )) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\dbusr[0]~3_combout ),
	.datac(!restmp_M[0]),
	.datad(!\hexes|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\dbusr[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[0]~36 .extended_lut = "off";
defparam \result_M[0]~36 .lut_mask = 64'h1B1B1B1B1B5F1B5F;
defparam \result_M[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \result_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[0]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[0] .is_wysiwyg = "true";
defparam \result_W[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \regval2_D[0]~2 (
// Equation(s):
// \regval2_D[0]~2_combout  = ( regs_rtl_1_bypass[13] & ( result_W[0] & ( (!\forw2M_D~combout  & (((\regval2_D[0]~1_combout ) # (\forw2W_D~combout )) # (\regs~68_combout ))) ) ) ) # ( !regs_rtl_1_bypass[13] & ( result_W[0] & ( (!\forw2M_D~combout  & 
// (((!\regs~68_combout  & \regval2_D[0]~1_combout )) # (\forw2W_D~combout ))) ) ) ) # ( regs_rtl_1_bypass[13] & ( !result_W[0] & ( (!\forw2M_D~combout  & (!\forw2W_D~combout  & ((\regval2_D[0]~1_combout ) # (\regs~68_combout )))) ) ) ) # ( 
// !regs_rtl_1_bypass[13] & ( !result_W[0] & ( (!\forw2M_D~combout  & (!\regs~68_combout  & (!\forw2W_D~combout  & \regval2_D[0]~1_combout ))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\forw2W_D~combout ),
	.datad(!\regval2_D[0]~1_combout ),
	.datae(!regs_rtl_1_bypass[13]),
	.dataf(!result_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~2 .extended_lut = "off";
defparam \regval2_D[0]~2 .lut_mask = 64'h008020A00A8A2AAA;
defparam \regval2_D[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \regval2_D[0]~0 (
// Equation(s):
// \regval2_D[0]~0_combout  = ( restmp_M[0] & ( \forw2M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\hexes|Equal0~4_combout  & \dbusr[0]~5_combout ))) # (\dbusr[0]~3_combout ) ) ) ) # ( !restmp_M[0] & ( \forw2M_D~combout  & ( (\selmemout_M~DUPLICATE_q  
// & (((\hexes|Equal0~4_combout  & \dbusr[0]~5_combout )) # (\dbusr[0]~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!\dbusr[0]~3_combout ),
	.datac(!\dbusr[0]~5_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!restmp_M[0]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~0 .extended_lut = "off";
defparam \regval2_D[0]~0 .lut_mask = 64'h000000000037FF37;
defparam \regval2_D[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \regval2_D[0]~3 (
// Equation(s):
// \regval2_D[0]~3_combout  = ( \Selector31~12_combout  & ( \regval2_D[0]~0_combout  & ( ((!\forw2A_D~combout ) # (\selaluout_A~q )) # (PC_A[0]) ) ) ) # ( !\Selector31~12_combout  & ( \regval2_D[0]~0_combout  & ( (!\forw2A_D~combout ) # ((PC_A[0] & 
// !\selaluout_A~q )) ) ) ) # ( \Selector31~12_combout  & ( !\regval2_D[0]~0_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[0]~2_combout )))) # (\forw2A_D~combout  & (((\selaluout_A~q )) # (PC_A[0]))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\regval2_D[0]~0_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[0]~2_combout )))) # (\forw2A_D~combout  & (PC_A[0] & ((!\selaluout_A~q )))) ) ) )

	.dataa(!PC_A[0]),
	.datab(!\forw2A_D~combout ),
	.datac(!\regval2_D[0]~2_combout ),
	.datad(!\selaluout_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\regval2_D[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~3 .extended_lut = "off";
defparam \regval2_D[0]~3 .lut_mask = 64'h1D0C1D3FDDCCDDFF;
defparam \regval2_D[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \regval2_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \regval1_A[1]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & (!\regval2_A[1]~DUPLICATE_q )) # (\aluimm_A~q  & ((!off_A[1]))) ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \regval1_A[1]~DUPLICATE_q  ) + ( (!\aluimm_A~q  & (!\regval2_A[1]~DUPLICATE_q )) # (\aluimm_A~q  & ((!off_A[1]))) ) + ( \Add2~18  ))

	.dataa(!\aluimm_A~q ),
	.datab(!\regval2_A[1]~DUPLICATE_q ),
	.datac(!off_A[1]),
	.datad(!\regval1_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00002727000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Add1~121_sumout  & ( \Selector0~0_combout  & ( (!alufunc_A[3]) # (\Add2~121_sumout ) ) ) ) # ( !\Add1~121_sumout  & ( \Selector0~0_combout  & ( (\Add2~121_sumout  & alufunc_A[3]) ) ) )

	.dataa(gnd),
	.datab(!\Add2~121_sumout ),
	.datac(gnd),
	.datad(!alufunc_A[3]),
	.datae(!\Add1~121_sumout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h000000000033FF33;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector29~2_combout  & ( alufunc_A[5] ) ) # ( !\Selector29~2_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (\Selector29~0_combout  & alufunc_A[5])) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector29~0_combout ),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \dmem~12DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12DUPLICATE .is_wysiwyg = "true";
defparam \dmem~12DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \dbusr[11]~138 (
// Equation(s):
// \dbusr[11]~138_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem~12DUPLICATE_q  & ( (\dbusr[11]~95_combout  & (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & \dmem~0_q )) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ( \dmem~12DUPLICATE_q  & ( (\dbusr[11]~95_combout  & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem~12DUPLICATE_q  & ( (\dbusr[11]~95_combout  & ((!\dmem~0_q ) # 
// (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem~12DUPLICATE_q  & ( (\dbusr[11]~95_combout  & ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) ) ) )

	.dataa(!\dbusr[11]~95_combout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[11]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[11]~138 .extended_lut = "off";
defparam \dbusr[11]~138 .lut_mask = 64'h5055515100050101;
defparam \dbusr[11]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \result_M[11]~45 (
// Equation(s):
// \result_M[11]~45_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[11]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[11]~95_combout  & !dmem_rtl_0_bypass[51])) # (\dbusr[11]~138_combout )))) # (\dbusr[11]~97_combout ) ) 
// )

	.dataa(!\dbusr[11]~95_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[51]),
	.datad(!\dbusr[11]~97_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[11]~138_combout ),
	.datag(!restmp_M[11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~45 .extended_lut = "on";
defparam \result_M[11]~45 .lut_mask = 64'h0F0F80FF0F0FCCFF;
defparam \result_M[11]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \result_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[11]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[11] .is_wysiwyg = "true";
defparam \result_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \regs_rtl_1_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N37
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \regval2_D[11]~85 (
// Equation(s):
// \regval2_D[11]~85_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~45_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[24]))))) # (\forw2W_D~combout  & (result_W[11])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a11 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[24]))))) # (\forw2W_D~combout  & (result_W[11])) ) )

	.dataa(!result_W[11]),
	.datab(!regs_rtl_1_bypass[24]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~85 .extended_lut = "on";
defparam \regval2_D[11]~85 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[11]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N17
dffeas selmemout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_M.is_wysiwyg = "true";
defparam selmemout_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \result_M[11]~26 (
// Equation(s):
// \result_M[11]~26_combout  = ( \dbusr~0_combout  & ( \dbusr[11]~94_combout  & ( (\selmemout_M~q  & \dbusr[11]~97_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[11]~94_combout  & ( (\selmemout_M~q  & ((!dmem_rtl_0_bypass[51]) # ((\dbusr[11]~97_combout ) 
// # (\dbusr[11]~95_combout )))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[11]~94_combout  & ( (\selmemout_M~q  & \dbusr[11]~97_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[11]~94_combout  & ( (\selmemout_M~q  & (((!dmem_rtl_0_bypass[51] & 
// !\dbusr[11]~95_combout )) # (\dbusr[11]~97_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!\selmemout_M~q ),
	.datac(!\dbusr[11]~95_combout ),
	.datad(!\dbusr[11]~97_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[11]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~26 .extended_lut = "off";
defparam \result_M[11]~26 .lut_mask = 64'h2033003323330033;
defparam \result_M[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \regval2_D[11]~32 (
// Equation(s):
// \regval2_D[11]~32_combout  = ( \regval2_D[11]~85_combout  & ( \result_M[11]~26_combout  & ( (!\forw2A_D~combout ) # (\result_A[11]~10_combout ) ) ) ) # ( !\regval2_D[11]~85_combout  & ( \result_M[11]~26_combout  & ( (!\forw2A_D~combout  & 
// (\forw2M_D~combout )) # (\forw2A_D~combout  & ((\result_A[11]~10_combout ))) ) ) ) # ( \regval2_D[11]~85_combout  & ( !\result_M[11]~26_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout )) # (\result_M[11]~27_combout ))) # (\forw2A_D~combout  & 
// (((\result_A[11]~10_combout )))) ) ) ) # ( !\regval2_D[11]~85_combout  & ( !\result_M[11]~26_combout  & ( (!\forw2A_D~combout  & (\result_M[11]~27_combout  & (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[11]~10_combout )))) ) ) )

	.dataa(!\result_M[11]~27_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[11]~10_combout ),
	.datae(!\regval2_D[11]~85_combout ),
	.dataf(!\result_M[11]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~32 .extended_lut = "off";
defparam \regval2_D[11]~32 .lut_mask = 64'h0437C4F70C3FCCFF;
defparam \regval2_D[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N7
dffeas \regval2_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[11]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \aluin2_A[11]~30 (
// Equation(s):
// \aluin2_A[11]~30_combout  = (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[11]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[11]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[11]~DUPLICATE_q ),
	.datad(!\regval2_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~30 .extended_lut = "off";
defparam \aluin2_A[11]~30 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \aluin2_A[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \alufunc_A[2]~DUPLICATE_q  & ( \alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\aluin2_A[11]~30_combout  & !\regval1_A[11]~DUPLICATE_q ))))) ) ) ) # ( \alufunc_A[2]~DUPLICATE_q  & ( 
// !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\aluin2_A[11]~30_combout  & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\regval1_A[11]~DUPLICATE_q ))) # (\aluin2_A[11]~30_combout  & (!\alufunc_A[1]~DUPLICATE_q  $ (\regval1_A[11]~DUPLICATE_q ))))) ) ) )

	.dataa(!\aluin2_A[11]~30_combout ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\regval1_A[11]~DUPLICATE_q ),
	.datae(!\alufunc_A[2]~DUPLICATE_q ),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h00001E69000048C0;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Add2~109_sumout  & ( (((\Selector6~0_combout  & \Add1~109_sumout )) # (\Selector0~1_combout )) # (\Selector20~0_combout ) ) ) # ( !\Add2~109_sumout  & ( ((\Selector6~0_combout  & \Add1~109_sumout )) # (\Selector20~0_combout ) ) 
// )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h555F555F777F777F;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \aluout_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11] .is_wysiwyg = "true";
defparam \aluout_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048014124A0A5D48C120000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \dbusr[6]~169 (
// Equation(s):
// \dbusr[6]~169_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \dmem~7_q  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \dmem~7_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\dmem~7_q  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\dmem~7_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\dmem~7_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~169 .extended_lut = "off";
defparam \dbusr[6]~169 .lut_mask = 64'h000C030FF0FCF3FF;
defparam \dbusr[6]~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \leds|ldata[6]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \hexes|hdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[6] .is_wysiwyg = "true";
defparam \hexes|hdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \switches|sdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6] .is_wysiwyg = "true";
defparam \switches|sdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N33
cyclonev_lcell_comb \dbusr[6]~170 (
// Equation(s):
// \dbusr[6]~170_combout  = ( aluout_M[5] & ( \dbusr[0]~145_combout  & ( ((\switches|sdata [6] & \switches|ready~0_combout )) # (\leds|ldata[6]~_Duplicate_1_q ) ) ) ) # ( !aluout_M[5] & ( \dbusr[0]~145_combout  & ( ((\switches|sdata [6] & 
// \switches|ready~0_combout )) # (\hexes|hdata [6]) ) ) ) # ( aluout_M[5] & ( !\dbusr[0]~145_combout  & ( (\switches|sdata [6] & \switches|ready~0_combout ) ) ) ) # ( !aluout_M[5] & ( !\dbusr[0]~145_combout  & ( (\switches|sdata [6] & 
// \switches|ready~0_combout ) ) ) )

	.dataa(!\leds|ldata[6]~_Duplicate_1_q ),
	.datab(!\hexes|hdata [6]),
	.datac(!\switches|sdata [6]),
	.datad(!\switches|ready~0_combout ),
	.datae(!aluout_M[5]),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~170 .extended_lut = "off";
defparam \dbusr[6]~170 .lut_mask = 64'h000F000F333F555F;
defparam \dbusr[6]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \dbusr[6]~171 (
// Equation(s):
// \dbusr[6]~171_combout  = ( \dbusr~0_combout  & ( \dbusr[6]~170_combout  & ( \hexes|Equal0~4_combout  ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[6]~170_combout  & ( ((!\dbusr[6]~74_combout  & (\dmem_rtl_0_bypass[41]~DUPLICATE_q )) # (\dbusr[6]~74_combout  & 
// ((\dbusr[6]~169_combout )))) # (\hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[6]~170_combout  & ( (!\dbusr[6]~74_combout  & (\dmem_rtl_0_bypass[41]~DUPLICATE_q )) # (\dbusr[6]~74_combout  & ((\dbusr[6]~169_combout ))) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!\dmem_rtl_0_bypass[41]~DUPLICATE_q ),
	.datac(!\dbusr[6]~74_combout ),
	.datad(!\dbusr[6]~169_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[6]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~171 .extended_lut = "off";
defparam \dbusr[6]~171 .lut_mask = 64'h303F0000757F5555;
defparam \dbusr[6]~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \memout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[6]~171_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[6] .is_wysiwyg = "true";
defparam \memout_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N16
dffeas \pcplus_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[6] .is_wysiwyg = "true";
defparam \pcplus_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \pcplus_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[6] .is_wysiwyg = "true";
defparam \pcplus_W[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \wregval_W[6]~16 (
// Equation(s):
// \wregval_W[6]~16_combout  = ( pcplus_W[6] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # ((memout_W[6])))) # (\selaluout_W~q  & (((aluout_W[6])))) ) ) # ( !pcplus_W[6] & ( (!\selaluout_W~q  & (\selmemout_W~q  & ((memout_W[6])))) # (\selaluout_W~q  & 
// (((aluout_W[6])))) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selaluout_W~q ),
	.datac(!aluout_W[6]),
	.datad(!memout_W[6]),
	.datae(gnd),
	.dataf(!pcplus_W[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[6]~16 .extended_lut = "off";
defparam \wregval_W[6]~16 .lut_mask = 64'h034703478BCF8BCF;
defparam \wregval_W[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \result_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[4]~105_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[4] .is_wysiwyg = "true";
defparam \result_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N7
dffeas \regs_rtl_1_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N5
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \regval2_D[4]~97 (
// Equation(s):
// \regval2_D[4]~97_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~38_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[17])))))) # (\forw2W_D~combout  & ((((result_W[4]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a4 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[17])))))) # (\forw2W_D~combout  & ((((result_W[4]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!result_W[4]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!regs_rtl_1_bypass[17]),
	.datag(!\regs~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~97 .extended_lut = "on";
defparam \regval2_D[4]~97 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \regval2_D[4]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \regval2_D[4]~22 (
// Equation(s):
// \regval2_D[4]~22_combout  = ( \forw2A_D~combout  & ( \Selector27~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & ((pcplus_A[4]))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5])) ) ) ) # ( \forw2A_D~combout  & ( !\Selector27~1_combout  & ( (pcplus_A[4] & 
// !\selaluout_A~DUPLICATE_q ) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!pcplus_A[4]),
	.datac(gnd),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~22 .extended_lut = "off";
defparam \regval2_D[4]~22 .lut_mask = 64'h0000330000003355;
defparam \regval2_D[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \regval2_D[4]~23 (
// Equation(s):
// \regval2_D[4]~23_combout  = ( \regval2_D[4]~97_combout  & ( \regval2_D[4]~22_combout  ) ) # ( !\regval2_D[4]~97_combout  & ( \regval2_D[4]~22_combout  ) ) # ( \regval2_D[4]~97_combout  & ( !\regval2_D[4]~22_combout  & ( (!\forw2A_D~combout  & 
// ((!\forw2M_D~combout ) # (\result_M[4]~105_combout ))) ) ) ) # ( !\regval2_D[4]~97_combout  & ( !\regval2_D[4]~22_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout  & \result_M[4]~105_combout )) ) ) )

	.dataa(gnd),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_M[4]~105_combout ),
	.datae(!\regval2_D[4]~97_combout ),
	.dataf(!\regval2_D[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~23 .extended_lut = "off";
defparam \regval2_D[4]~23 .lut_mask = 64'h000CC0CCFFFFFFFF;
defparam \regval2_D[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \regval2_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[4]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N11
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \switches|sdata[4]~feeder (
// Equation(s):
// \switches|sdata[4]~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[4]~feeder .extended_lut = "off";
defparam \switches|sdata[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|sdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \switches|sdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4] .is_wysiwyg = "true";
defparam \switches|sdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \hexes|hdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[4] .is_wysiwyg = "true";
defparam \hexes|hdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \leds|ldata[4]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \dbusr[4]~167 (
// Equation(s):
// \dbusr[4]~167_combout  = ( \leds|ldata[4]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( (((\switches|ready~0_combout  & \switches|sdata [4])) # (\hexes|hdata [4])) # (aluout_M[5]) ) ) ) # ( !\leds|ldata[4]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( 
// (!aluout_M[5] & (((\switches|ready~0_combout  & \switches|sdata [4])) # (\hexes|hdata [4]))) # (aluout_M[5] & (\switches|ready~0_combout  & (\switches|sdata [4]))) ) ) ) # ( \leds|ldata[4]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( 
// (\switches|ready~0_combout  & \switches|sdata [4]) ) ) ) # ( !\leds|ldata[4]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|ready~0_combout  & \switches|sdata [4]) ) ) )

	.dataa(!aluout_M[5]),
	.datab(!\switches|ready~0_combout ),
	.datac(!\switches|sdata [4]),
	.datad(!\hexes|hdata [4]),
	.datae(!\leds|ldata[4]~_Duplicate_1_q ),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~167 .extended_lut = "off";
defparam \dbusr[4]~167 .lut_mask = 64'h0303030303AB57FF;
defparam \dbusr[4]~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004801512400A5D08C120000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N33
cyclonev_lcell_comb \dbusr[4]~166 (
// Equation(s):
// \dbusr[4]~166_combout  = ( \dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~0_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \dmem~5_q  ) ) ) # ( \dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \dmem~5_q  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~5_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~166 .extended_lut = "off";
defparam \dbusr[4]~166 .lut_mask = 64'h0F0F00CC0F0F33FF;
defparam \dbusr[4]~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \dbusr[4]~168 (
// Equation(s):
// \dbusr[4]~168_combout  = ( \dbusr[4]~70_combout  & ( \dbusr[4]~166_combout  & ( (!\dbusr~0_combout ) # ((\hexes|Equal0~4_combout  & \dbusr[4]~167_combout )) ) ) ) # ( !\dbusr[4]~70_combout  & ( \dbusr[4]~166_combout  & ( (!\hexes|Equal0~4_combout  & 
// (dmem_rtl_0_bypass[37] & ((!\dbusr~0_combout )))) # (\hexes|Equal0~4_combout  & (((dmem_rtl_0_bypass[37] & !\dbusr~0_combout )) # (\dbusr[4]~167_combout ))) ) ) ) # ( \dbusr[4]~70_combout  & ( !\dbusr[4]~166_combout  & ( (\hexes|Equal0~4_combout  & 
// \dbusr[4]~167_combout ) ) ) ) # ( !\dbusr[4]~70_combout  & ( !\dbusr[4]~166_combout  & ( (!\hexes|Equal0~4_combout  & (dmem_rtl_0_bypass[37] & ((!\dbusr~0_combout )))) # (\hexes|Equal0~4_combout  & (((dmem_rtl_0_bypass[37] & !\dbusr~0_combout )) # 
// (\dbusr[4]~167_combout ))) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!dmem_rtl_0_bypass[37]),
	.datac(!\dbusr[4]~167_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[4]~70_combout ),
	.dataf(!\dbusr[4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~168 .extended_lut = "off";
defparam \dbusr[4]~168 .lut_mask = 64'h370505053705FF05;
defparam \dbusr[4]~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \memout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[4]~168_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[4] .is_wysiwyg = "true";
defparam \memout_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N41
dffeas \aluout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[4] .is_wysiwyg = "true";
defparam \aluout_W[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \wregval_W[4]~15 (
// Equation(s):
// \wregval_W[4]~15_combout  = ( \selmemout_W~q  & ( aluout_W[4] & ( (memout_W[4]) # (\selaluout_W~q ) ) ) ) # ( !\selmemout_W~q  & ( aluout_W[4] & ( (\selaluout_W~q ) # (pcplus_W[4]) ) ) ) # ( \selmemout_W~q  & ( !aluout_W[4] & ( (!\selaluout_W~q  & 
// memout_W[4]) ) ) ) # ( !\selmemout_W~q  & ( !aluout_W[4] & ( (pcplus_W[4] & !\selaluout_W~q ) ) ) )

	.dataa(gnd),
	.datab(!pcplus_W[4]),
	.datac(!\selaluout_W~q ),
	.datad(!memout_W[4]),
	.datae(!\selmemout_W~q ),
	.dataf(!aluout_W[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[4]~15 .extended_lut = "off";
defparam \wregval_W[4]~15 .lut_mask = 64'h303000F03F3F0FFF;
defparam \wregval_W[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \result_A[29]~47 (
// Equation(s):
// \result_A[29]~47_combout  = ( \result_A[29]~18_combout  & ( \Selector2~0_combout  ) ) # ( !\result_A[29]~18_combout  & ( \Selector2~0_combout  & ( \result_A[1]~5_combout  ) ) ) # ( \result_A[29]~18_combout  & ( !\Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[1]~5_combout ),
	.datad(gnd),
	.datae(!\result_A[29]~18_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~47 .extended_lut = "off";
defparam \result_A[29]~47 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \result_A[29]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \result_A[29]~39 (
// Equation(s):
// \result_A[29]~39_combout  = ( \Add2~29_sumout  & ( \Add1~29_sumout  & ( ((\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector0~1_combout )))) # (\result_A[29]~47_combout ) ) ) ) # ( !\Add2~29_sumout  & ( \Add1~29_sumout  & ( 
// ((\Selector6~0_combout  & \result_A[1]~5_combout )) # (\result_A[29]~47_combout ) ) ) ) # ( \Add2~29_sumout  & ( !\Add1~29_sumout  & ( ((\Selector0~1_combout  & \result_A[1]~5_combout )) # (\result_A[29]~47_combout ) ) ) ) # ( !\Add2~29_sumout  & ( 
// !\Add1~29_sumout  & ( \result_A[29]~47_combout  ) ) )

	.dataa(!\result_A[29]~47_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\result_A[1]~5_combout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~39 .extended_lut = "off";
defparam \result_A[29]~39 .lut_mask = 64'h55555577555F557F;
defparam \result_A[29]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \restmp_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[29]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[29] .is_wysiwyg = "true";
defparam \restmp_M[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD836C62C840000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \dbusr[29]~104 (
// Equation(s):
// \dbusr[29]~104_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~30_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[29]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[29]~104 .extended_lut = "off";
defparam \dbusr[29]~104 .lut_mask = 64'h000CF0FC030FF3FF;
defparam \dbusr[29]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \result_M[29]~31 (
// Equation(s):
// \result_M[29]~31_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbusr[29]~104_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[87]) # (\dbusr[29]~105_combout ))) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbusr[29]~104_combout  & ( restmp_M[29] ) ) ) # 
// ( \selmemout_M~DUPLICATE_q  & ( !\dbusr[29]~104_combout  & ( (!\dbusr[29]~105_combout  & (dmem_rtl_0_bypass[87] & !\dbusr~0_combout )) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbusr[29]~104_combout  & ( restmp_M[29] ) ) )

	.dataa(!\dbusr[29]~105_combout ),
	.datab(!restmp_M[29]),
	.datac(!dmem_rtl_0_bypass[87]),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[29]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[29]~31 .extended_lut = "off";
defparam \result_M[29]~31 .lut_mask = 64'h33330A0033335F00;
defparam \result_M[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \result_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[29]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[29] .is_wysiwyg = "true";
defparam \result_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \regval2_D[29]~69 (
// Equation(s):
// \regval2_D[29]~69_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~63_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[42]))))) # (\forw2W_D~combout  & ((((result_W[29]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a29 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[42]))))) # (\forw2W_D~combout  & ((((result_W[29]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!regs_rtl_1_bypass[42]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a29 ),
	.datad(!result_W[29]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~69 .extended_lut = "on";
defparam \regval2_D[29]~69 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval2_D[29]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \result_A[29]~17 (
// Equation(s):
// \result_A[29]~17_combout  = ( \Add1~29_sumout  & ( \Add2~29_sumout  & ( (\result_A[1]~5_combout  & (((\Selector0~1_combout ) # (\Selector6~0_combout )) # (\Selector2~0_combout ))) ) ) ) # ( !\Add1~29_sumout  & ( \Add2~29_sumout  & ( 
// (\result_A[1]~5_combout  & ((\Selector0~1_combout ) # (\Selector2~0_combout ))) ) ) ) # ( \Add1~29_sumout  & ( !\Add2~29_sumout  & ( (\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector2~0_combout ))) ) ) ) # ( !\Add1~29_sumout  & ( 
// !\Add2~29_sumout  & ( (\result_A[1]~5_combout  & \Selector2~0_combout ) ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\Selector2~0_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~17 .extended_lut = "off";
defparam \result_A[29]~17 .lut_mask = 64'h1111151511551555;
defparam \result_A[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \regval2_D[29]~36 (
// Equation(s):
// \regval2_D[29]~36_combout  = ( \result_A[29]~17_combout  & ( \result_M[29]~31_combout  & ( ((\regval2_D[29]~69_combout ) # (\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[29]~17_combout  & ( \result_M[29]~31_combout  & ( 
// (!\forw2A_D~combout  & (((\regval2_D[29]~69_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[29]~18_combout )))) ) ) ) # ( \result_A[29]~17_combout  & ( !\result_M[29]~31_combout  & ( ((!\forw2M_D~combout  & 
// \regval2_D[29]~69_combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[29]~17_combout  & ( !\result_M[29]~31_combout  & ( (!\forw2A_D~combout  & (!\forw2M_D~combout  & ((\regval2_D[29]~69_combout )))) # (\forw2A_D~combout  & (((\result_A[29]~18_combout 
// )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[29]~18_combout ),
	.datad(!\regval2_D[29]~69_combout ),
	.datae(!\result_A[29]~17_combout ),
	.dataf(!\result_M[29]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~36 .extended_lut = "off";
defparam \regval2_D[29]~36 .lut_mask = 64'h058D55DD27AF77FF;
defparam \regval2_D[29]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N49
dffeas \regval2_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[29]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[29] .is_wysiwyg = "true";
defparam \regval2_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \dbusr[29]~183 (
// Equation(s):
// \dbusr[29]~183_combout  = ( \dbusr[29]~104_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[87]) # (\dbusr[29]~105_combout ))) ) ) # ( !\dbusr[29]~104_combout  & ( (!\dbusr[29]~105_combout  & (!\dbusr~0_combout  & dmem_rtl_0_bypass[87])) ) )

	.dataa(!\dbusr[29]~105_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[87]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbusr[29]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[29]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[29]~183 .extended_lut = "off";
defparam \dbusr[29]~183 .lut_mask = 64'h080808084C4C4C4C;
defparam \dbusr[29]~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \memout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[29]~183_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[29] .is_wysiwyg = "true";
defparam \memout_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \wregval_W[29]~25 (
// Equation(s):
// \wregval_W[29]~25_combout  = ( pcplus_W[29] & ( memout_W[29] & ( (!\selaluout_W~q ) # (aluout_W[29]) ) ) ) # ( !pcplus_W[29] & ( memout_W[29] & ( (!\selaluout_W~q  & ((\selmemout_W~q ))) # (\selaluout_W~q  & (aluout_W[29])) ) ) ) # ( pcplus_W[29] & ( 
// !memout_W[29] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ))) # (\selaluout_W~q  & (aluout_W[29])) ) ) ) # ( !pcplus_W[29] & ( !memout_W[29] & ( (aluout_W[29] & \selaluout_W~q ) ) ) )

	.dataa(!aluout_W[29]),
	.datab(!\selmemout_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(gnd),
	.datae(!pcplus_W[29]),
	.dataf(!memout_W[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[29]~25 .extended_lut = "off";
defparam \wregval_W[29]~25 .lut_mask = 64'h0505C5C53535F5F5;
defparam \wregval_W[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \regs_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \regs~30feeder (
// Equation(s):
// \regs~30feeder_combout  = ( \wregval_W[29]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[29]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30feeder .extended_lut = "off";
defparam \regs~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \regval1_D[29]~69 (
// Equation(s):
// \regval1_D[29]~69_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~30_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[42])))) # (\forw1W_D~combout  & ((((result_W[29]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a29 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[42])))) # (\forw1W_D~combout  & ((((result_W[29]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!regs_rtl_0_bypass[42]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[29]),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~69 .extended_lut = "on";
defparam \regval1_D[29]~69 .lut_mask = 64'h0A220A225F775F77;
defparam \regval1_D[29]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \regval1_D[29]~32 (
// Equation(s):
// \regval1_D[29]~32_combout  = ( \result_A[29]~17_combout  & ( \result_M[29]~31_combout  & ( ((\regval1_D[29]~69_combout ) # (\forw1A_D~combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[29]~17_combout  & ( \result_M[29]~31_combout  & ( 
// (!\forw1A_D~combout  & (((\regval1_D[29]~69_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[29]~18_combout )))) ) ) ) # ( \result_A[29]~17_combout  & ( !\result_M[29]~31_combout  & ( ((!\forw1M_D~combout  & 
// \regval1_D[29]~69_combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[29]~17_combout  & ( !\result_M[29]~31_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout  & (\regval1_D[29]~69_combout ))) # (\forw1A_D~combout  & (((\result_A[29]~18_combout 
// )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[29]~69_combout ),
	.datad(!\result_A[29]~18_combout ),
	.datae(!\result_A[29]~17_combout ),
	.dataf(!\result_M[29]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~32 .extended_lut = "off";
defparam \regval1_D[29]~32 .lut_mask = 64'h083B3B3B4C7F7F7F;
defparam \regval1_D[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N43
dffeas \regval1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[29]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[29] .is_wysiwyg = "true";
defparam \regval1_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( regval1_A[29] & ( \aluin2_A[29]~25_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !regval1_A[29] & ( 
// \aluin2_A[29]~25_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( regval1_A[29] & ( !\aluin2_A[29]~25_combout  & ( 
// (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !regval1_A[29] & ( !\aluin2_A[29]~25_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[29]),
	.dataf(!\aluin2_A[29]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h1110144014404410;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Add2~29_sumout  & ( \Add1~29_sumout  & ( ((\Selector2~0_combout ) # (\Selector6~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~29_sumout  & ( \Add1~29_sumout  & ( (\Selector2~0_combout ) # (\Selector6~0_combout ) ) ) ) 
// # ( \Add2~29_sumout  & ( !\Add1~29_sumout  & ( (\Selector2~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~29_sumout  & ( !\Add1~29_sumout  & ( \Selector2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector2~0_combout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N7
dffeas \aluout_M[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \aluout_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25] .is_wysiwyg = "true";
defparam \aluout_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( aluout_M[25] ) # ( !aluout_M[25] & ( ((aluout_M[24]) # (aluout_M[28])) # (\aluout_M[29]~DUPLICATE_q ) ) )

	.dataa(!\aluout_M[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_M[28]),
	.datad(!aluout_M[24]),
	.datae(gnd),
	.dataf(!aluout_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \Add2~69_sumout  & ( \Add1~69_sumout  & ( (((\alufunc_A[2]~DUPLICATE_q  & \Selector12~0_combout )) # (\Selector6~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~69_sumout  & ( \Add1~69_sumout  & ( 
// ((\alufunc_A[2]~DUPLICATE_q  & \Selector12~0_combout )) # (\Selector6~0_combout ) ) ) ) # ( \Add2~69_sumout  & ( !\Add1~69_sumout  & ( ((\alufunc_A[2]~DUPLICATE_q  & \Selector12~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~69_sumout  & ( 
// !\Add1~69_sumout  & ( (\alufunc_A[2]~DUPLICATE_q  & \Selector12~0_combout ) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(!\Add2~69_sumout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h005533770F5F3F7F;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N34
dffeas \aluout_M[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( \aluout_M[19]~DUPLICATE_q  ) # ( !\aluout_M[19]~DUPLICATE_q  & ( ((\aluout_M[18]~DUPLICATE_q ) # (aluout_M[17])) # (aluout_M[16]) ) )

	.dataa(gnd),
	.datab(!aluout_M[16]),
	.datac(!aluout_M[17]),
	.datad(!\aluout_M[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_M[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( !\WideNor0~3_combout  & ( !\WideNor0~2_combout  & ( (!\WideNor0~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\WideNor0~0_combout  & \wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideNor0~0_combout ),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\WideNor0~3_combout ),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0020000000000000;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( aluout_M[15] & ( \MemWE~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemWE~combout ),
	.datae(gnd),
	.dataf(!aluout_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000FF00FF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y7_N10
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007400C802400880200000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \dbusr[16]~58 (
// Equation(s):
// \dbusr[16]~58_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~58 .extended_lut = "off";
defparam \dbusr[16]~58 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[16]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \result_M[16]~14 (
// Equation(s):
// \result_M[16]~14_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbusr[16]~58_combout  & ( ((!\dbusr~0_combout  & ((dmem_rtl_0_bypass[61]) # (\dbusr[16]~59_combout )))) # (\dbusr[16]~61_combout ) ) ) ) # ( \selmemout_M~DUPLICATE_q  & ( !\dbusr[16]~58_combout  
// & ( ((!\dbusr[16]~59_combout  & (!\dbusr~0_combout  & dmem_rtl_0_bypass[61]))) # (\dbusr[16]~61_combout ) ) ) )

	.dataa(!\dbusr[16]~59_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!\dbusr[16]~61_combout ),
	.datad(!dmem_rtl_0_bypass[61]),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[16]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[16]~14 .extended_lut = "off";
defparam \result_M[16]~14 .lut_mask = 64'h00000F8F00004FCF;
defparam \result_M[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N20
dffeas \regs_rtl_1_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \dbusr[16]~132 (
// Equation(s):
// \dbusr[16]~132_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \dbusr[16]~59_combout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \dbusr[16]~59_combout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~17_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\dbusr[16]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[16]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[16]~132 .extended_lut = "off";
defparam \dbusr[16]~132 .lut_mask = 64'h000000000A1B4E5F;
defparam \dbusr[16]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \result_M[16]~69 (
// Equation(s):
// \result_M[16]~69_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[16]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[16]~59_combout  & dmem_rtl_0_bypass[61])) # (\dbusr[16]~132_combout )))) # (\dbusr[16]~61_combout ) ) )

	.dataa(!\dbusr[16]~59_combout ),
	.datab(!\dbusr[16]~61_combout ),
	.datac(!dmem_rtl_0_bypass[61]),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[16]~132_combout ),
	.datag(!restmp_M[16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[16]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[16]~69 .extended_lut = "on";
defparam \result_M[16]~69 .lut_mask = 64'h0F0F3B330F0FFF33;
defparam \result_M[16]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N31
dffeas \result_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[16]~69_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[16] .is_wysiwyg = "true";
defparam \result_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \regval2_D[16]~121 (
// Equation(s):
// \regval2_D[16]~121_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~50_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[29]))))) # (\forw2W_D~combout  & (((result_W[16])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a16 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[29]))))) # (\forw2W_D~combout  & (((result_W[16])))) ) )

	.dataa(!regs_rtl_1_bypass[29]),
	.datab(!result_W[16]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~121 .extended_lut = "on";
defparam \regval2_D[16]~121 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[16]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \regval2_D[16]~19 (
// Equation(s):
// \regval2_D[16]~19_combout  = ( \regval2_D[16]~121_combout  & ( \result_A[16]~55_combout  & ( (((!\forw2M_D~combout ) # (\result_M[16]~14_combout )) # (\result_M[16]~15_combout )) # (\forw2A_D~combout ) ) ) ) # ( !\regval2_D[16]~121_combout  & ( 
// \result_A[16]~55_combout  & ( ((\forw2M_D~combout  & ((\result_M[16]~14_combout ) # (\result_M[16]~15_combout )))) # (\forw2A_D~combout ) ) ) ) # ( \regval2_D[16]~121_combout  & ( !\result_A[16]~55_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout 
// ) # (\result_M[16]~14_combout )) # (\result_M[16]~15_combout ))) ) ) ) # ( !\regval2_D[16]~121_combout  & ( !\result_A[16]~55_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout  & ((\result_M[16]~14_combout ) # (\result_M[16]~15_combout )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\result_M[16]~15_combout ),
	.datac(!\result_M[16]~14_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[16]~121_combout ),
	.dataf(!\result_A[16]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~19 .extended_lut = "off";
defparam \regval2_D[16]~19 .lut_mask = 64'h002AAA2A557FFF7F;
defparam \regval2_D[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N43
dffeas \regval2_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[16]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( !\aluimm_A~DUPLICATE_q  & ( (!alufunc_A[1] & (!alufunc_A[3] $ (((!\regval2_A[16]~DUPLICATE_q  & ((!\regval1_A[16]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) # (\regval2_A[16]~DUPLICATE_q  & (!\regval1_A[16]~DUPLICATE_q  & 
// !\alufunc_A[0]~DUPLICATE_q )))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\regval2_A[16]~DUPLICATE_q  $ (\regval1_A[16]~DUPLICATE_q ))))) ) ) # ( \aluimm_A~DUPLICATE_q  & ( (!alufunc_A[1] & (!alufunc_A[3] $ 
// (((!\off_A[31]~DUPLICATE_q  & ((!\regval1_A[16]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) # (\off_A[31]~DUPLICATE_q  & (!\regval1_A[16]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] 
// $ (!\off_A[31]~DUPLICATE_q  $ (\regval1_A[16]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[3]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval1_A[16]~DUPLICATE_q ),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(!\regval2_A[16]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "on";
defparam \Selector15~3 .lut_mask = 64'h3669366928882888;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N15
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\alufunc_A[2]~DUPLICATE_q  & \Selector15~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[2]~DUPLICATE_q ),
	.datad(!\Selector15~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h000F000F000F000F;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector6~0_combout  & \Add1~81_sumout )

	.dataa(gnd),
	.datab(!\Selector6~0_combout ),
	.datac(gnd),
	.datad(!\Add1~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h0033003300330033;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \result_A[16]~55 (
// Equation(s):
// \result_A[16]~55_combout  = ( !\selaluout_A~q  & ( (((\pcplus_A[16]~DUPLICATE_q ))) ) ) # ( \selaluout_A~q  & ( (alufunc_A[5] & ((((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector15~1_combout )) # (\Selector15~2_combout ))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector15~2_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Add2~81_sumout ),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector15~1_combout ),
	.datag(!\pcplus_A[16]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~55 .extended_lut = "on";
defparam \result_A[16]~55 .lut_mask = 64'h0F0F03070F0F0F0F;
defparam \result_A[16]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N56
dffeas \restmp_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[16]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[16] .is_wysiwyg = "true";
defparam \restmp_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \result_M[16]~15 (
// Equation(s):
// \result_M[16]~15_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!restmp_M[16]),
	.datad(gnd),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[16]~15 .extended_lut = "off";
defparam \result_M[16]~15 .lut_mask = 64'h0F0F00000F0F0000;
defparam \result_M[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N26
dffeas \regs_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \regs~17feeder (
// Equation(s):
// \regs~17feeder_combout  = ( \wregval_W[16]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~17feeder .extended_lut = "off";
defparam \regs~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N52
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \regval1_D[16]~121 (
// Equation(s):
// \regval1_D[16]~121_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~17_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[29]))))) # (\forw1W_D~combout  & (((result_W[16])))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a16 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[29]))))) # (\forw1W_D~combout  & (((result_W[16])))) ) )

	.dataa(!regs_rtl_0_bypass[29]),
	.datab(!result_W[16]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~121 .extended_lut = "on";
defparam \regval1_D[16]~121 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[16]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \regval1_D[16]~15 (
// Equation(s):
// \regval1_D[16]~15_combout  = ( \regval1_D[16]~121_combout  & ( \result_A[16]~55_combout  & ( (!\forw1M_D~combout ) # (((\forw1A_D~combout ) # (\result_M[16]~14_combout )) # (\result_M[16]~15_combout )) ) ) ) # ( !\regval1_D[16]~121_combout  & ( 
// \result_A[16]~55_combout  & ( ((\forw1M_D~combout  & ((\result_M[16]~14_combout ) # (\result_M[16]~15_combout )))) # (\forw1A_D~combout ) ) ) ) # ( \regval1_D[16]~121_combout  & ( !\result_A[16]~55_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout 
// ) # ((\result_M[16]~14_combout ) # (\result_M[16]~15_combout )))) ) ) ) # ( !\regval1_D[16]~121_combout  & ( !\result_A[16]~55_combout  & ( (\forw1M_D~combout  & (!\forw1A_D~combout  & ((\result_M[16]~14_combout ) # (\result_M[16]~15_combout )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\result_M[16]~15_combout ),
	.datac(!\result_M[16]~14_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(!\regval1_D[16]~121_combout ),
	.dataf(!\result_A[16]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~15 .extended_lut = "off";
defparam \regval1_D[16]~15 .lut_mask = 64'h1500BF0015FFBFFF;
defparam \regval1_D[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N37
dffeas \regval1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[16]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[16] .is_wysiwyg = "true";
defparam \regval1_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \pcgood_A[16]~11 (
// Equation(s):
// \pcgood_A[16]~11_combout  = ( \Add4~37_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & (((\pcplus_A[16]~DUPLICATE_q ) # (\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~37_sumout )) ) ) ) # ( !\Add4~37_sumout  & ( \Selector31~12_combout  & ( 
// (!\isbranch_A~q  & (((!\isjump_A~q  & \pcplus_A[16]~DUPLICATE_q )))) # (\isbranch_A~q  & (\Add3~37_sumout )) ) ) ) # ( \Add4~37_sumout  & ( !\Selector31~12_combout  & ( (\pcplus_A[16]~DUPLICATE_q ) # (\isjump_A~q ) ) ) ) # ( !\Add4~37_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & \pcplus_A[16]~DUPLICATE_q ) ) ) )

	.dataa(!\Add3~37_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!\pcplus_A[16]~DUPLICATE_q ),
	.datad(!\isbranch_A~q ),
	.datae(!\Add4~37_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[16]~11 .extended_lut = "off";
defparam \pcgood_A[16]~11 .lut_mask = 64'h0C0C3F3F0C553F55;
defparam \pcgood_A[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N49
dffeas \pcgood_M[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[16]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[16]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N10
dffeas \pcgood_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[16]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[16] .is_wysiwyg = "true";
defparam \pcgood_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N24
cyclonev_lcell_comb \bptable~18 (
// Equation(s):
// \bptable~18_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[17]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (bptable_rtl_0_bypass[17] & 
// \bptable~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bptable_rtl_0_bypass[17]),
	.datad(!\bptable~11_combout ),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~18 .extended_lut = "off";
defparam \bptable~18 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \bptable~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N15
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( pcgood_M[0] & ( \bptable~18_combout  ) ) # ( !pcgood_M[0] & ( \bptable~18_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[0] & ( !\bptable~18_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(!pcgood_M[0]),
	.dataf(!\bptable~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N16
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N22
dffeas \PC_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[0] .is_wysiwyg = "true";
defparam \PC_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N40
dffeas \PC_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[0] .is_wysiwyg = "true";
defparam \PC_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N19
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \regval1_D[0]~42 (
// Equation(s):
// \regval1_D[0]~42_combout  = ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\regs~1_q ) # (\regs~0_q ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\regs~0_q  & \regs~1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~0_q ),
	.datad(!\regs~1_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~42 .extended_lut = "off";
defparam \regval1_D[0]~42 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regval1_D[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \regs_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \regval1_D[0]~43 (
// Equation(s):
// \regval1_D[0]~43_combout  = ( regs_rtl_0_bypass[13] & ( result_W[0] & ( (!\forw1M_D~combout  & (((\regval1_D[0]~42_combout ) # (\forw1W_D~combout )) # (\regs~71_combout ))) ) ) ) # ( !regs_rtl_0_bypass[13] & ( result_W[0] & ( (!\forw1M_D~combout  & 
// (((!\regs~71_combout  & \regval1_D[0]~42_combout )) # (\forw1W_D~combout ))) ) ) ) # ( regs_rtl_0_bypass[13] & ( !result_W[0] & ( (!\forw1M_D~combout  & (!\forw1W_D~combout  & ((\regval1_D[0]~42_combout ) # (\regs~71_combout )))) ) ) ) # ( 
// !regs_rtl_0_bypass[13] & ( !result_W[0] & ( (!\regs~71_combout  & (!\forw1M_D~combout  & (!\forw1W_D~combout  & \regval1_D[0]~42_combout ))) ) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1W_D~combout ),
	.datad(!\regval1_D[0]~42_combout ),
	.datae(!regs_rtl_0_bypass[13]),
	.dataf(!result_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~43 .extended_lut = "off";
defparam \regval1_D[0]~43 .lut_mask = 64'h008040C00C8C4CCC;
defparam \regval1_D[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \regval1_D[0]~41 (
// Equation(s):
// \regval1_D[0]~41_combout  = ( restmp_M[0] & ( \forw1M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\hexes|Equal0~4_combout  & \dbusr[0]~5_combout ))) # (\dbusr[0]~3_combout ) ) ) ) # ( !restmp_M[0] & ( \forw1M_D~combout  & ( (\selmemout_M~DUPLICATE_q  
// & (((\hexes|Equal0~4_combout  & \dbusr[0]~5_combout )) # (\dbusr[0]~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!\dbusr[0]~3_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[0]~5_combout ),
	.datae(!restmp_M[0]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~41 .extended_lut = "off";
defparam \regval1_D[0]~41 .lut_mask = 64'h000000000307F3F7;
defparam \regval1_D[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \regval1_D[0]~44 (
// Equation(s):
// \regval1_D[0]~44_combout  = ( \Selector31~12_combout  & ( \regval1_D[0]~41_combout  & ( ((!\forw1A_D~combout ) # (\selaluout_A~q )) # (PC_A[0]) ) ) ) # ( !\Selector31~12_combout  & ( \regval1_D[0]~41_combout  & ( (!\forw1A_D~combout ) # ((PC_A[0] & 
// !\selaluout_A~q )) ) ) ) # ( \Selector31~12_combout  & ( !\regval1_D[0]~41_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[0]~43_combout )))) # (\forw1A_D~combout  & (((\selaluout_A~q )) # (PC_A[0]))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\regval1_D[0]~41_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[0]~43_combout )))) # (\forw1A_D~combout  & (PC_A[0] & (!\selaluout_A~q ))) ) ) )

	.dataa(!PC_A[0]),
	.datab(!\selaluout_A~q ),
	.datac(!\regval1_D[0]~43_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\regval1_D[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~44 .extended_lut = "off";
defparam \regval1_D[0]~44 .lut_mask = 64'h0F440F77FF44FF77;
defparam \regval1_D[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \regval1_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[0]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[0] .is_wysiwyg = "true";
defparam \regval1_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \regval1_A[1]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (off_A[1])) ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( \regval1_A[1]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (off_A[1])) ) + ( \Add1~18  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[1]),
	.datad(!\regval1_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[1]),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FA50000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Add2~121_sumout  & ( \Selector0~0_combout  & ( (((\alufunc_A[2]~DUPLICATE_q  & \Selector29~0_combout )) # (\Add1~121_sumout )) # (alufunc_A[3]) ) ) ) # ( !\Add2~121_sumout  & ( \Selector0~0_combout  & ( (!alufunc_A[3] & 
// (((\alufunc_A[2]~DUPLICATE_q  & \Selector29~0_combout )) # (\Add1~121_sumout ))) # (alufunc_A[3] & (\alufunc_A[2]~DUPLICATE_q  & ((\Selector29~0_combout )))) ) ) ) # ( \Add2~121_sumout  & ( !\Selector0~0_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// \Selector29~0_combout ) ) ) ) # ( !\Add2~121_sumout  & ( !\Selector0~0_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & \Selector29~0_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\Add1~121_sumout ),
	.datad(!\Selector29~0_combout ),
	.datae(!\Add2~121_sumout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h003300330A3B5F7F;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \aluout_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \aluout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[2] .is_wysiwyg = "true";
defparam \aluout_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~4_combout  = !wmemval_M[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[33]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \keys|ready~0 (
// Equation(s):
// \keys|ready~0_combout  = ( !\aluout_M[4]~DUPLICATE_q  & ( (!\wrmem_M~q  & (!aluout_M[5] & \aluout_M[7]~DUPLICATE_q )) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[5]),
	.datac(!\aluout_M[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~0 .extended_lut = "off";
defparam \keys|ready~0 .lut_mask = 64'h0808080800000000;
defparam \keys|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \switches|sdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2] .is_wysiwyg = "true";
defparam \switches|sdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \dbusr[2]~34 (
// Equation(s):
// \dbusr[2]~34_combout  = ( !aluout_M[5] & ( !\wrmem_M~q  & ( (\aluout_M[4]~DUPLICATE_q  & (\switches|sdata [2] & (!\aluout_M[2]~DUPLICATE_q  & aluout_M[7]))) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!\switches|sdata [2]),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(!aluout_M[7]),
	.datae(!aluout_M[5]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~34 .extended_lut = "off";
defparam \dbusr[2]~34 .lut_mask = 64'h0010000000000000;
defparam \dbusr[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \leds|ldata[2]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \dbusr[2]~155 (
// Equation(s):
// \dbusr[2]~155_combout  = ( \leds|ldata[2]~_Duplicate_1_q  & ( (\hexes|hdata [2]) # (aluout_M[5]) ) ) # ( !\leds|ldata[2]~_Duplicate_1_q  & ( (!aluout_M[5] & \hexes|hdata [2]) ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(!\hexes|hdata [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|ldata[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~155 .extended_lut = "off";
defparam \dbusr[2]~155 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dbusr[2]~155 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \dbusr[2]~156 (
// Equation(s):
// \dbusr[2]~156_combout  = ( \dbusr[0]~145_combout  & ( \KEY[2]~input_o  & ( (\dbusr[2]~155_combout ) # (\dbusr[2]~34_combout ) ) ) ) # ( !\dbusr[0]~145_combout  & ( \KEY[2]~input_o  & ( \dbusr[2]~34_combout  ) ) ) # ( \dbusr[0]~145_combout  & ( 
// !\KEY[2]~input_o  & ( (((\keys|ready~0_combout  & !\aluout_M[2]~DUPLICATE_q )) # (\dbusr[2]~155_combout )) # (\dbusr[2]~34_combout ) ) ) ) # ( !\dbusr[0]~145_combout  & ( !\KEY[2]~input_o  & ( ((\keys|ready~0_combout  & !\aluout_M[2]~DUPLICATE_q )) # 
// (\dbusr[2]~34_combout ) ) ) )

	.dataa(!\keys|ready~0_combout ),
	.datab(!\dbusr[2]~34_combout ),
	.datac(!\dbusr[2]~155_combout ),
	.datad(!\aluout_M[2]~DUPLICATE_q ),
	.datae(!\dbusr[0]~145_combout ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~156 .extended_lut = "off";
defparam \dbusr[2]~156 .lut_mask = 64'h77337F3F33333F3F;
defparam \dbusr[2]~156 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C2C3515A68A89949E51FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = !wmemval_M[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N43
dffeas \dmem~3DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3DUPLICATE .is_wysiwyg = "true";
defparam \dmem~3DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \dbusr[2]~154 (
// Equation(s):
// \dbusr[2]~154_combout  = ( \dmem~3DUPLICATE_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ))))) ) ) # ( !\dmem~3DUPLICATE_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~3DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~154 .extended_lut = "off";
defparam \dbusr[2]~154 .lut_mask = 64'hF4F7F4F704070407;
defparam \dbusr[2]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \dbusr[2]~157 (
// Equation(s):
// \dbusr[2]~157_combout  = ( \dbusr[2]~156_combout  & ( \dbusr[2]~154_combout  & ( ((!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[33]) # (\dbusr[2]~31_combout )))) # (\hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr[2]~156_combout  & ( \dbusr[2]~154_combout  & ( 
// (!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[33]) # (\dbusr[2]~31_combout ))) ) ) ) # ( \dbusr[2]~156_combout  & ( !\dbusr[2]~154_combout  & ( ((!dmem_rtl_0_bypass[33] & (!\dbusr[2]~31_combout  & !\dbusr~0_combout ))) # (\hexes|Equal0~4_combout ) ) ) ) # ( 
// !\dbusr[2]~156_combout  & ( !\dbusr[2]~154_combout  & ( (!dmem_rtl_0_bypass[33] & (!\dbusr[2]~31_combout  & !\dbusr~0_combout )) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\dbusr[2]~31_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[2]~156_combout ),
	.dataf(!\dbusr[2]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~157 .extended_lut = "off";
defparam \dbusr[2]~157 .lut_mask = 64'hC000D555CF00DF55;
defparam \dbusr[2]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N49
dffeas \memout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[2]~157_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[2] .is_wysiwyg = "true";
defparam \memout_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N58
dffeas \pcplus_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2] .is_wysiwyg = "true";
defparam \pcplus_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N10
dffeas \pcplus_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[2] .is_wysiwyg = "true";
defparam \pcplus_W[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N57
cyclonev_lcell_comb \wregval_W[2]~6 (
// Equation(s):
// \wregval_W[2]~6_combout  = ( pcplus_W[2] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # ((memout_W[2])))) # (\selaluout_W~q  & (((aluout_W[2])))) ) ) # ( !pcplus_W[2] & ( (!\selaluout_W~q  & (\selmemout_W~q  & ((memout_W[2])))) # (\selaluout_W~q  & 
// (((aluout_W[2])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[2]),
	.datad(!memout_W[2]),
	.datae(gnd),
	.dataf(!pcplus_W[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[2]~6 .extended_lut = "off";
defparam \wregval_W[2]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \wregval_W[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N29
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \regval2_D[1]~153 (
// Equation(s):
// \regval2_D[1]~153_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~35_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[14]))))) # (\forw2W_D~combout  & (((result_W[1])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a1 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[14]))))) # (\forw2W_D~combout  & (((result_W[1])))) ) )

	.dataa(!regs_rtl_1_bypass[14]),
	.datab(!result_W[1]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~35_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~153 .extended_lut = "on";
defparam \regval2_D[1]~153 .lut_mask = 64'h0F330F3355335533;
defparam \regval2_D[1]~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \regval2_D[1]~8 (
// Equation(s):
// \regval2_D[1]~8_combout  = ( \regval2_D[1]~153_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout )) # (\result_M[1]~6_combout ))) # (\forw2A_D~combout  & (((\result_A[1]~2_combout )))) ) ) # ( !\regval2_D[1]~153_combout  & ( (!\forw2A_D~combout  & 
// (\result_M[1]~6_combout  & ((\forw2M_D~combout )))) # (\forw2A_D~combout  & (((\result_A[1]~2_combout )))) ) )

	.dataa(!\result_M[1]~6_combout ),
	.datab(!\result_A[1]~2_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\forw2M_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[1]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~8 .extended_lut = "off";
defparam \regval2_D[1]~8 .lut_mask = 64'h03530353F353F353;
defparam \regval2_D[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N40
dffeas \regval2_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[1]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[1] .is_wysiwyg = "true";
defparam \regval2_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \aluin2_A[1]~3_combout  & ( regval1_A[1] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[1]~3_combout  & ( regval1_A[1] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// \aluin2_A[1]~3_combout  & ( !regval1_A[1] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[1]~3_combout  & ( !regval1_A[1] & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~3_combout ),
	.dataf(!regval1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0504144014405004;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Selector30~0_combout  ) # ( !\Selector30~0_combout  & ( (\Selector0~0_combout  & ((!alufunc_A[3] & (\Add1~13_sumout )) # (alufunc_A[3] & ((\Add2~13_sumout ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h02130213FFFFFFFF;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \result_A[1]~2 (
// Equation(s):
// \result_A[1]~2_combout  = ( alufunc_A[5] & ( PC_A[1] & ( (!\selaluout_A~DUPLICATE_q ) # (\Selector30~1_combout ) ) ) ) # ( !alufunc_A[5] & ( PC_A[1] & ( !\selaluout_A~DUPLICATE_q  ) ) ) # ( alufunc_A[5] & ( !PC_A[1] & ( (\selaluout_A~DUPLICATE_q  & 
// \Selector30~1_combout ) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector30~1_combout ),
	.datae(!alufunc_A[5]),
	.dataf(!PC_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~2 .extended_lut = "off";
defparam \result_A[1]~2 .lut_mask = 64'h00000055AAAAAAFF;
defparam \result_A[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N46
dffeas \restmp_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[1]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[1] .is_wysiwyg = "true";
defparam \restmp_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N3
cyclonev_lcell_comb \wmemval_M[1]~feeder (
// Equation(s):
// \wmemval_M[1]~feeder_combout  = ( \regval2_A[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[1]~feeder .extended_lut = "off";
defparam \wmemval_M[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \keys|wrKctrl~0 (
// Equation(s):
// \keys|wrKctrl~0_combout  = ( aluout_M[7] & ( (!aluout_M[5] & (\wrmem_M~q  & (aluout_M[2] & !\aluout_M[4]~DUPLICATE_q ))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[2]),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl~0 .extended_lut = "off";
defparam \keys|wrKctrl~0 .lut_mask = 64'h0000000002000200;
defparam \keys|wrKctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \keys|wrKctrl (
// Equation(s):
// \keys|wrKctrl~combout  = ( \dmem~33_combout  & ( \keys|wrKctrl~0_combout  & ( (\hexes|Equal0~3_combout  & (\hexes|Equal0~2_combout  & (\hexes|Equal0~0_combout  & \hexes|Equal0~1_combout ))) ) ) )

	.dataa(!\hexes|Equal0~3_combout ),
	.datab(!\hexes|Equal0~2_combout ),
	.datac(!\hexes|Equal0~0_combout ),
	.datad(!\hexes|Equal0~1_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\keys|wrKctrl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl .extended_lut = "off";
defparam \keys|wrKctrl .lut_mask = 64'h0000000000000001;
defparam \keys|wrKctrl .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N3
cyclonev_lcell_comb \keys|prev[0]~3 (
// Equation(s):
// \keys|prev[0]~3_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[0]~3 .extended_lut = "off";
defparam \keys|prev[0]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N57
cyclonev_lcell_comb \keys|prev[3]~0 (
// Equation(s):
// \keys|prev[3]~0_combout  = ( aluout_M[7] & ( (!aluout_M[5] & (!\aluout_M[4]~DUPLICATE_q  & (!\wrmem_M~q  $ (aluout_M[2])))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[2]),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~0 .extended_lut = "off";
defparam \keys|prev[3]~0 .lut_mask = 64'h0000000082008200;
defparam \keys|prev[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \keys|prev[2]~5 (
// Equation(s):
// \keys|prev[2]~5_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[2]~5 .extended_lut = "off";
defparam \keys|prev[2]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N14
dffeas \keys|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[2] .is_wysiwyg = "true";
defparam \keys|prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \keys|prev[3]~6 (
// Equation(s):
// \keys|prev[3]~6_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~6 .extended_lut = "off";
defparam \keys|prev[3]~6 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \keys|prev[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \keys|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[3] .is_wysiwyg = "true";
defparam \keys|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N9
cyclonev_lcell_comb \keys|Equal2~1 (
// Equation(s):
// \keys|Equal2~1_combout  = ( \keys|prev [3] & ( (!\KEY[3]~input_o  & (!\KEY[2]~input_o  $ (!\keys|prev [2]))) ) ) # ( !\keys|prev [3] & ( (\KEY[3]~input_o  & (!\KEY[2]~input_o  $ (!\keys|prev [2]))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\keys|prev [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|prev [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~1 .extended_lut = "off";
defparam \keys|Equal2~1 .lut_mask = 64'h1414141428282828;
defparam \keys|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \keys|prev[3]~2 (
// Equation(s):
// \keys|prev[3]~2_combout  = ( \keys|Equal2~0_combout  & ( \keys|Equal2~1_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\hexes|Equal0~0_combout ) # ((!\hexes|Equal0~6_combout ) # (!\keys|prev[3]~0_combout )))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\keys|prev[3]~0_combout ),
	.datae(!\keys|Equal2~0_combout ),
	.dataf(!\keys|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~2 .extended_lut = "off";
defparam \keys|prev[3]~2 .lut_mask = 64'h0000000000000F0E;
defparam \keys|prev[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \keys|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[0] .is_wysiwyg = "true";
defparam \keys|prev[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \keys|prev[1]~4 (
// Equation(s):
// \keys|prev[1]~4_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[1]~4 .extended_lut = "off";
defparam \keys|prev[1]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \keys|prev[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N8
dffeas \keys|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[1] .is_wysiwyg = "true";
defparam \keys|prev[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \keys|Equal2~0 (
// Equation(s):
// \keys|Equal2~0_combout  = ( \keys|prev [1] & ( (!\KEY[1]~input_o  & (!\KEY[0]~input_o  $ (!\keys|prev [0]))) ) ) # ( !\keys|prev [1] & ( (\KEY[1]~input_o  & (!\KEY[0]~input_o  $ (!\keys|prev [0]))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\keys|prev [0]),
	.datae(gnd),
	.dataf(!\keys|prev [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~0 .extended_lut = "off";
defparam \keys|Equal2~0 .lut_mask = 64'h055005500AA00AA0;
defparam \keys|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \keys|Equal2~2 (
// Equation(s):
// \keys|Equal2~2_combout  = ( \keys|Equal2~1_combout  & ( \keys|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\keys|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\keys|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~2 .extended_lut = "off";
defparam \keys|Equal2~2 .lut_mask = 64'h0000000000FF00FF;
defparam \keys|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \keys|prev[3]~1 (
// Equation(s):
// \keys|prev[3]~1_combout  = ( \keys|prev[3]~0_combout  & ( \hexes|Equal0~3_combout  & ( (!\hexes|Equal0~0_combout ) # ((!\dmem~33_combout ) # ((!\hexes|Equal0~2_combout ) # (!\hexes|Equal0~1_combout ))) ) ) ) # ( !\keys|prev[3]~0_combout  & ( 
// \hexes|Equal0~3_combout  ) ) # ( \keys|prev[3]~0_combout  & ( !\hexes|Equal0~3_combout  ) ) # ( !\keys|prev[3]~0_combout  & ( !\hexes|Equal0~3_combout  ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~1_combout ),
	.datae(!\keys|prev[3]~0_combout ),
	.dataf(!\hexes|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~1 .extended_lut = "off";
defparam \keys|prev[3]~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \keys|prev[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \keys|ready~1 (
// Equation(s):
// \keys|ready~1_combout  = ( aluout_M[7] & ( (!aluout_M[5] & (!aluout_M[2] & (!\aluout_M[4]~DUPLICATE_q  & !\wrmem_M~q ))) ) )

	.dataa(!aluout_M[5]),
	.datab(!aluout_M[2]),
	.datac(!\aluout_M[4]~DUPLICATE_q ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~1 .extended_lut = "off";
defparam \keys|ready~1 .lut_mask = 64'h0000000080008000;
defparam \keys|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \keys|ready~2 (
// Equation(s):
// \keys|ready~2_combout  = ( \keys|ready~q  & ( \keys|Equal2~0_combout  & ( (!\hexes|Equal0~4_combout ) # (!\keys|ready~1_combout ) ) ) ) # ( !\keys|ready~q  & ( \keys|Equal2~0_combout  & ( (!\keys|Equal2~1_combout  & ((!\hexes|Equal0~4_combout ) # 
// ((!\keys|wrKctrl~0_combout  & !\keys|ready~1_combout )))) ) ) ) # ( \keys|ready~q  & ( !\keys|Equal2~0_combout  & ( (!\hexes|Equal0~4_combout ) # (!\keys|ready~1_combout ) ) ) ) # ( !\keys|ready~q  & ( !\keys|Equal2~0_combout  & ( 
// (!\hexes|Equal0~4_combout ) # ((!\keys|wrKctrl~0_combout  & !\keys|ready~1_combout )) ) ) )

	.dataa(!\keys|wrKctrl~0_combout ),
	.datab(!\hexes|Equal0~4_combout ),
	.datac(!\keys|ready~1_combout ),
	.datad(!\keys|Equal2~1_combout ),
	.datae(!\keys|ready~q ),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~2 .extended_lut = "off";
defparam \keys|ready~2 .lut_mask = 64'hECECFCFCEC00FCFC;
defparam \keys|ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \keys|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready .is_wysiwyg = "true";
defparam \keys|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \keys|overrun~0 (
// Equation(s):
// \keys|overrun~0_combout  = ( \keys|overrun~q  & ( \keys|ready~q  & ( ((!\keys|wrKctrl~combout ) # ((!\keys|Equal2~2_combout  & \keys|prev[3]~1_combout ))) # (wmemval_M[1]) ) ) ) # ( !\keys|overrun~q  & ( \keys|ready~q  & ( (!\keys|Equal2~2_combout  & 
// \keys|prev[3]~1_combout ) ) ) ) # ( \keys|overrun~q  & ( !\keys|ready~q  & ( (!\keys|wrKctrl~combout ) # (wmemval_M[1]) ) ) )

	.dataa(!wmemval_M[1]),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\keys|Equal2~2_combout ),
	.datad(!\keys|prev[3]~1_combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\keys|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~0 .extended_lut = "off";
defparam \keys|overrun~0 .lut_mask = 64'h0000DDDD00F0DDFD;
defparam \keys|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \keys|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|overrun~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|overrun .is_wysiwyg = "true";
defparam \keys|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \switches|wrSctrl~0 (
// Equation(s):
// \switches|wrSctrl~0_combout  = ( \wrmem_M~q  & ( (\aluout_M[4]~DUPLICATE_q  & (aluout_M[7] & (!aluout_M[5] & aluout_M[2]))) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|wrSctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|wrSctrl~0 .extended_lut = "off";
defparam \switches|wrSctrl~0 .lut_mask = 64'h0000000000100010;
defparam \switches|wrSctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \switches|wrSctrl (
// Equation(s):
// \switches|wrSctrl~combout  = ( \hexes|Equal0~0_combout  & ( \hexes|Equal0~3_combout  & ( (\hexes|Equal0~1_combout  & (\switches|wrSctrl~0_combout  & (\hexes|Equal0~2_combout  & \dmem~33_combout ))) ) ) )

	.dataa(!\hexes|Equal0~1_combout ),
	.datab(!\switches|wrSctrl~0_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\dmem~33_combout ),
	.datae(!\hexes|Equal0~0_combout ),
	.dataf(!\hexes|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|wrSctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|wrSctrl .extended_lut = "off";
defparam \switches|wrSctrl .lut_mask = 64'h0000000000000001;
defparam \switches|wrSctrl .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \switches|prev[9]~2 (
// Equation(s):
// \switches|prev[9]~2_combout  = ( !\switches|prev[9]~1_combout  & ( (\switches|Equal3~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|Equal3~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\switches|prev[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~2 .extended_lut = "off";
defparam \switches|prev[9]~2 .lut_mask = 64'h000F000F00000000;
defparam \switches|prev[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \switches|prev[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[6] .is_wysiwyg = "true";
defparam \switches|prev[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N28
dffeas \switches|prev[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[7] .is_wysiwyg = "true";
defparam \switches|prev[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \switches|Equal3~2 (
// Equation(s):
// \switches|Equal3~2_combout  = ( \switches|sdata [6] & ( (\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata [7]))) ) ) # ( !\switches|sdata [6] & ( (!\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata [7]))) ) )

	.dataa(!\switches|prev [6]),
	.datab(gnd),
	.datac(!\switches|prev [7]),
	.datad(!\switches|sdata [7]),
	.datae(gnd),
	.dataf(!\switches|sdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~2 .extended_lut = "off";
defparam \switches|Equal3~2 .lut_mask = 64'hA00AA00A50055005;
defparam \switches|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \switches|sdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5] .is_wysiwyg = "true";
defparam \switches|sdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \switches|prev[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[5] .is_wysiwyg = "true";
defparam \switches|prev[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \switches|prev[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[4] .is_wysiwyg = "true";
defparam \switches|prev[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \switches|sdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3] .is_wysiwyg = "true";
defparam \switches|sdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \switches|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[3] .is_wysiwyg = "true";
defparam \switches|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \switches|Equal3~1 (
// Equation(s):
// \switches|Equal3~1_combout  = ( \switches|sdata [4] & ( (\switches|prev [4] & (!\switches|sdata [3] $ (\switches|prev [3]))) ) ) # ( !\switches|sdata [4] & ( (!\switches|prev [4] & (!\switches|sdata [3] $ (\switches|prev [3]))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [4]),
	.datac(!\switches|sdata [3]),
	.datad(!\switches|prev [3]),
	.datae(!\switches|sdata [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~1 .extended_lut = "off";
defparam \switches|Equal3~1 .lut_mask = 64'hC00C3003C00C3003;
defparam \switches|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N40
dffeas \switches|sdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0] .is_wysiwyg = "true";
defparam \switches|sdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \switches|prev[0]~feeder (
// Equation(s):
// \switches|prev[0]~feeder_combout  = ( \switches|sdata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|sdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[0]~feeder .extended_lut = "off";
defparam \switches|prev[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|prev[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \switches|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|prev[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[0] .is_wysiwyg = "true";
defparam \switches|prev[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \switches|sdata[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \switches|sdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[1] .is_wysiwyg = "true";
defparam \switches|sdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N22
dffeas \switches|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[1] .is_wysiwyg = "true";
defparam \switches|prev[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \switches|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[2] .is_wysiwyg = "true";
defparam \switches|prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \switches|Equal3~0 (
// Equation(s):
// \switches|Equal3~0_combout  = ( \switches|prev [2] & ( \switches|sdata [1] & ( (\switches|prev [1] & (\switches|sdata [2] & (!\switches|prev [0] $ (\switches|sdata[0]~DUPLICATE_q )))) ) ) ) # ( !\switches|prev [2] & ( \switches|sdata [1] & ( 
// (\switches|prev [1] & (!\switches|sdata [2] & (!\switches|prev [0] $ (\switches|sdata[0]~DUPLICATE_q )))) ) ) ) # ( \switches|prev [2] & ( !\switches|sdata [1] & ( (!\switches|prev [1] & (\switches|sdata [2] & (!\switches|prev [0] $ 
// (\switches|sdata[0]~DUPLICATE_q )))) ) ) ) # ( !\switches|prev [2] & ( !\switches|sdata [1] & ( (!\switches|prev [1] & (!\switches|sdata [2] & (!\switches|prev [0] $ (\switches|sdata[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\switches|prev [0]),
	.datab(!\switches|sdata[0]~DUPLICATE_q ),
	.datac(!\switches|prev [1]),
	.datad(!\switches|sdata [2]),
	.datae(!\switches|prev [2]),
	.dataf(!\switches|sdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~0 .extended_lut = "off";
defparam \switches|Equal3~0 .lut_mask = 64'h9000009009000009;
defparam \switches|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \switches|prev[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[8] .is_wysiwyg = "true";
defparam \switches|prev[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N47
dffeas \switches|sdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[9] .is_wysiwyg = "true";
defparam \switches|sdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \switches|prev[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[9] .is_wysiwyg = "true";
defparam \switches|prev[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \switches|Equal3~3 (
// Equation(s):
// \switches|Equal3~3_combout  = ( \switches|prev [9] & ( (\switches|sdata [9] & (!\switches|prev [8] $ (\switches|sdata [8]))) ) ) # ( !\switches|prev [9] & ( (!\switches|sdata [9] & (!\switches|prev [8] $ (\switches|sdata [8]))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [8]),
	.datac(!\switches|sdata [8]),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!\switches|prev [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~3 .extended_lut = "off";
defparam \switches|Equal3~3 .lut_mask = 64'hC300C30000C300C3;
defparam \switches|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \switches|Equal3~4 (
// Equation(s):
// \switches|Equal3~4_combout  = ( \switches|sdata [5] & ( \switches|Equal3~3_combout  & ( (\switches|Equal3~2_combout  & (\switches|prev [5] & (\switches|Equal3~1_combout  & \switches|Equal3~0_combout ))) ) ) ) # ( !\switches|sdata [5] & ( 
// \switches|Equal3~3_combout  & ( (\switches|Equal3~2_combout  & (!\switches|prev [5] & (\switches|Equal3~1_combout  & \switches|Equal3~0_combout ))) ) ) )

	.dataa(!\switches|Equal3~2_combout ),
	.datab(!\switches|prev [5]),
	.datac(!\switches|Equal3~1_combout ),
	.datad(!\switches|Equal3~0_combout ),
	.datae(!\switches|sdata [5]),
	.dataf(!\switches|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~4 .extended_lut = "off";
defparam \switches|Equal3~4 .lut_mask = 64'h0000000000040001;
defparam \switches|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \switches|ready~1 (
// Equation(s):
// \switches|ready~1_combout  = ( \switches|ready~q  & ( \switches|ready~0_combout  & ( (!\hexes|Equal0~4_combout ) # ((!\switches|Equal3~4_combout  & !\switches|prev[9]~0_combout )) ) ) ) # ( !\switches|ready~q  & ( \switches|ready~0_combout  & ( 
// (!\switches|Equal3~4_combout  & ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~4_combout ))) ) ) ) # ( \switches|ready~q  & ( !\switches|ready~0_combout  ) ) # ( !\switches|ready~q  & ( !\switches|ready~0_combout  & ( (!\switches|Equal3~4_combout  & 
// ((!\switches|prev[9]~0_combout ) # (!\hexes|Equal0~4_combout ))) ) ) )

	.dataa(!\switches|Equal3~4_combout ),
	.datab(!\switches|prev[9]~0_combout ),
	.datac(!\hexes|Equal0~4_combout ),
	.datad(gnd),
	.datae(!\switches|ready~q ),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~1 .extended_lut = "off";
defparam \switches|ready~1 .lut_mask = 64'hA8A8FFFFA8A8F8F8;
defparam \switches|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \switches|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready .is_wysiwyg = "true";
defparam \switches|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \switches|overrun~0 (
// Equation(s):
// \switches|overrun~0_combout  = ( \switches|overrun~q  & ( \switches|Equal3~4_combout  & ( (!\switches|wrSctrl~combout ) # (wmemval_M[1]) ) ) ) # ( \switches|overrun~q  & ( !\switches|Equal3~4_combout  & ( (!\switches|wrSctrl~combout ) # 
// (((\switches|ready~q  & !\switches|prev[9]~1_combout )) # (wmemval_M[1])) ) ) ) # ( !\switches|overrun~q  & ( !\switches|Equal3~4_combout  & ( (\switches|ready~q  & !\switches|prev[9]~1_combout ) ) ) )

	.dataa(!\switches|wrSctrl~combout ),
	.datab(!wmemval_M[1]),
	.datac(!\switches|ready~q ),
	.datad(!\switches|prev[9]~1_combout ),
	.datae(!\switches|overrun~q ),
	.dataf(!\switches|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~0 .extended_lut = "off";
defparam \switches|overrun~0 .lut_mask = 64'h0F00BFBB0000BBBB;
defparam \switches|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \switches|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|overrun~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|overrun .is_wysiwyg = "true";
defparam \switches|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \dbusr[1]~22 (
// Equation(s):
// \dbusr[1]~22_combout  = ( \switches|sdata [1] & ( (!\aluout_M[2]~DUPLICATE_q ) # (\switches|overrun~q ) ) ) # ( !\switches|sdata [1] & ( (\switches|overrun~q  & \aluout_M[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\switches|overrun~q ),
	.datac(gnd),
	.datad(!\aluout_M[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\switches|sdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~22 .extended_lut = "off";
defparam \dbusr[1]~22 .lut_mask = 64'h00330033FF33FF33;
defparam \dbusr[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N57
cyclonev_lcell_comb \dbusr[1]~21 (
// Equation(s):
// \dbusr[1]~21_combout  = ( aluout_M[7] & ( (\aluout_M[4]~DUPLICATE_q  & (!aluout_M[5] & !\wrmem_M~DUPLICATE_q )) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~21 .extended_lut = "off";
defparam \dbusr[1]~21 .lut_mask = 64'h0000000040404040;
defparam \dbusr[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \dbusr[1]~23 (
// Equation(s):
// \dbusr[1]~23_combout  = ( \dbusr[1]~21_combout  & ( \KEY[1]~input_o  & ( ((\keys|overrun~q  & (\keys|ready~0_combout  & \aluout_M[2]~DUPLICATE_q ))) # (\dbusr[1]~22_combout ) ) ) ) # ( !\dbusr[1]~21_combout  & ( \KEY[1]~input_o  & ( (\keys|overrun~q  & 
// (\keys|ready~0_combout  & \aluout_M[2]~DUPLICATE_q )) ) ) ) # ( \dbusr[1]~21_combout  & ( !\KEY[1]~input_o  & ( ((\keys|ready~0_combout  & ((!\aluout_M[2]~DUPLICATE_q ) # (\keys|overrun~q )))) # (\dbusr[1]~22_combout ) ) ) ) # ( !\dbusr[1]~21_combout  & ( 
// !\KEY[1]~input_o  & ( (\keys|ready~0_combout  & ((!\aluout_M[2]~DUPLICATE_q ) # (\keys|overrun~q ))) ) ) )

	.dataa(!\keys|overrun~q ),
	.datab(!\keys|ready~0_combout ),
	.datac(!\dbusr[1]~22_combout ),
	.datad(!\aluout_M[2]~DUPLICATE_q ),
	.datae(!\dbusr[1]~21_combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~23 .extended_lut = "off";
defparam \dbusr[1]~23 .lut_mask = 64'h33113F1F00110F1F;
defparam \dbusr[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N5
dffeas \leds|ldata[1]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \hexes|hdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[1] .is_wysiwyg = "true";
defparam \hexes|hdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( !\aluout_M[2]~DUPLICATE_q  & ( (!\aluout_M[7]~DUPLICATE_q  & !aluout_M[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[7]~DUPLICATE_q ),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!\aluout_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'hF000F00000000000;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \dbusr[1]~24 (
// Equation(s):
// \dbusr[1]~24_combout  = ( \dmem~39_combout  & ( (!\wrmem_M~DUPLICATE_q  & ((!aluout_M[5] & ((\hexes|hdata [1]))) # (aluout_M[5] & (\leds|ldata[1]~_Duplicate_1_q )))) ) )

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!\leds|ldata[1]~_Duplicate_1_q ),
	.datad(!\hexes|hdata [1]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~24 .extended_lut = "off";
defparam \dbusr[1]~24 .lut_mask = 64'h00000000028A028A;
defparam \dbusr[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N13
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \dbusr[1]~19 (
// Equation(s):
// \dbusr[1]~19_combout  = ( \dmem~37_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[32] ) ) ) # ( !\dmem~37_combout  & ( \dmem~34_combout  & ( dmem_rtl_0_bypass[32] ) ) ) # ( \dmem~37_combout  & ( !\dmem~34_combout  & ( (dmem_rtl_0_bypass[32] & 
// ((!\dmem~35_combout ) # ((!\dmem~36_combout ) # (!\dmem~38_combout )))) ) ) ) # ( !\dmem~37_combout  & ( !\dmem~34_combout  & ( dmem_rtl_0_bypass[32] ) ) )

	.dataa(!\dmem~35_combout ),
	.datab(!dmem_rtl_0_bypass[32]),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~38_combout ),
	.datae(!\dmem~37_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~19 .extended_lut = "off";
defparam \dbusr[1]~19 .lut_mask = 64'h3333333233333333;
defparam \dbusr[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044A40A1D0050025C019010000000000000000";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \dbusr[1]~18 (
// Equation(s):
// \dbusr[1]~18_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~2_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~18 .extended_lut = "off";
defparam \dbusr[1]~18 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \dbusr[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \dbusr[1]~20 (
// Equation(s):
// \dbusr[1]~20_combout  = ( \dbusr[1]~18_combout  & ( (!\dbusr~0_combout  & ((dmem_rtl_0_bypass[31]) # (\dbusr[1]~19_combout ))) ) ) # ( !\dbusr[1]~18_combout  & ( (!\dbusr[1]~19_combout  & (!\dbusr~0_combout  & dmem_rtl_0_bypass[31])) ) )

	.dataa(gnd),
	.datab(!\dbusr[1]~19_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!dmem_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!\dbusr[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~20 .extended_lut = "off";
defparam \dbusr[1]~20 .lut_mask = 64'h00C000C030F030F0;
defparam \dbusr[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \result_M[1]~6 (
// Equation(s):
// \result_M[1]~6_combout  = ( \dbusr[1]~24_combout  & ( \dbusr[1]~20_combout  & ( (restmp_M[1]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbusr[1]~24_combout  & ( \dbusr[1]~20_combout  & ( (restmp_M[1]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( 
// \dbusr[1]~24_combout  & ( !\dbusr[1]~20_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[1])) # (\selmemout_M~DUPLICATE_q  & ((\hexes|Equal0~4_combout ))) ) ) ) # ( !\dbusr[1]~24_combout  & ( !\dbusr[1]~20_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (restmp_M[1])) # (\selmemout_M~DUPLICATE_q  & (((\dbusr[1]~23_combout  & \hexes|Equal0~4_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[1]),
	.datac(!\dbusr[1]~23_combout ),
	.datad(!\hexes|Equal0~4_combout ),
	.datae(!\dbusr[1]~24_combout ),
	.dataf(!\dbusr[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[1]~6 .extended_lut = "off";
defparam \result_M[1]~6 .lut_mask = 64'h2227227777777777;
defparam \result_M[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \regs_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \regs~2feeder (
// Equation(s):
// \regs~2feeder_combout  = ( \wregval_W[1]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2feeder .extended_lut = "off";
defparam \regs~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N47
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \regval1_D[1]~153 (
// Equation(s):
// \regval1_D[1]~153_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~2_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[14]))))) # (\forw1W_D~combout  & (((result_W[1])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[14]))))) # (\forw1W_D~combout  & (((result_W[1])))) ) )

	.dataa(!regs_rtl_0_bypass[14]),
	.datab(!result_W[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~153 .extended_lut = "on";
defparam \regval1_D[1]~153 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[1]~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \regval1_D[1]~4 (
// Equation(s):
// \regval1_D[1]~4_combout  = ( \regval1_D[1]~153_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout )) # (\result_M[1]~6_combout ))) # (\forw1A_D~combout  & (((\result_A[1]~2_combout )))) ) ) # ( !\regval1_D[1]~153_combout  & ( (!\forw1A_D~combout  & 
// (\result_M[1]~6_combout  & ((\forw1M_D~combout )))) # (\forw1A_D~combout  & (((\result_A[1]~2_combout )))) ) )

	.dataa(!\result_M[1]~6_combout ),
	.datab(!\result_A[1]~2_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1A_D~combout ),
	.datae(gnd),
	.dataf(!\regval1_D[1]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~4 .extended_lut = "off";
defparam \regval1_D[1]~4 .lut_mask = 64'h05330533F533F533;
defparam \regval1_D[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \regval1_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[1]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \pcgood_A[1]~3 (
// Equation(s):
// \pcgood_A[1]~3_combout  = ( \regval1_A[1]~DUPLICATE_q  & ( ((\isjump_A~q  & ((!\isbranch_A~q ) # (!\Selector31~12_combout )))) # (PC_A[1]) ) ) # ( !\regval1_A[1]~DUPLICATE_q  & ( (PC_A[1] & ((!\isjump_A~q ) # ((\isbranch_A~q  & \Selector31~12_combout )))) 
// ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!PC_A[1]),
	.datad(!\Selector31~12_combout ),
	.datae(gnd),
	.dataf(!\regval1_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[1]~3 .extended_lut = "off";
defparam \pcgood_A[1]~3 .lut_mask = 64'h0C0D0C0D3F2F3F2F;
defparam \pcgood_A[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N16
dffeas \pcgood_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[1]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[1] .is_wysiwyg = "true";
defparam \pcgood_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N36
cyclonev_lcell_comb \bptable_rtl_0_bypass[18]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[18]~feeder_combout  = ( pcgood_W[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N37
dffeas \bptable_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N27
cyclonev_lcell_comb \bptable~19 (
// Equation(s):
// \bptable~19_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a1  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[18]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a1  & ( (bptable_rtl_0_bypass[18] & \bptable~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bptable_rtl_0_bypass[18]),
	.datad(!\bptable~11_combout ),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~19 .extended_lut = "off";
defparam \bptable~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \bptable~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N18
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( pcgood_M[1] & ( \bptable~19_combout  ) ) # ( !pcgood_M[1] & ( \bptable~19_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[1] & ( !\bptable~19_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~2_combout ),
	.datae(!pcgood_M[1]),
	.dataf(!\bptable~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N19
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N53
dffeas \PC_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[1] .is_wysiwyg = "true";
defparam \PC_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N4
dffeas \PC_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[1] .is_wysiwyg = "true";
defparam \PC_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \PC_M[1]~feeder (
// Equation(s):
// \PC_M[1]~feeder_combout  = ( PC_A[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[1]~feeder .extended_lut = "off";
defparam \PC_M[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N59
dffeas \PC_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[1] .is_wysiwyg = "true";
defparam \PC_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N16
dffeas \PC_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[1] .is_wysiwyg = "true";
defparam \PC_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \aluout_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1] .is_wysiwyg = "true";
defparam \aluout_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N22
dffeas \aluout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[1] .is_wysiwyg = "true";
defparam \aluout_W[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \dbusr[1]~147 (
// Equation(s):
// \dbusr[1]~147_combout  = (!aluout_M[5] & (\hexes|hdata [1])) # (aluout_M[5] & ((\leds|ldata[1]~_Duplicate_1_q )))

	.dataa(!\hexes|hdata [1]),
	.datab(gnd),
	.datac(!aluout_M[5]),
	.datad(!\leds|ldata[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~147 .extended_lut = "off";
defparam \dbusr[1]~147 .lut_mask = 64'h505F505F505F505F;
defparam \dbusr[1]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \dbusr[1]~146 (
// Equation(s):
// \dbusr[1]~146_combout  = ( \keys|overrun~q  & ( (\KEY[1]~input_o  & !\aluout_M[2]~DUPLICATE_q ) ) ) # ( !\keys|overrun~q  & ( (\aluout_M[2]~DUPLICATE_q ) # (\KEY[1]~input_o ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|overrun~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~146 .extended_lut = "off";
defparam \dbusr[1]~146 .lut_mask = 64'h5F5F5F5F50505050;
defparam \dbusr[1]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \dbusr[1]~148 (
// Equation(s):
// \dbusr[1]~148_combout  = ( \keys|ready~0_combout  & ( \dbusr[1]~146_combout  & ( (!\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )))) # (\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )) # 
// (\dbusr[1]~147_combout ))) ) ) ) # ( !\keys|ready~0_combout  & ( \dbusr[1]~146_combout  & ( (!\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )))) # (\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )) # 
// (\dbusr[1]~147_combout ))) ) ) ) # ( \keys|ready~0_combout  & ( !\dbusr[1]~146_combout  ) ) # ( !\keys|ready~0_combout  & ( !\dbusr[1]~146_combout  & ( (!\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )))) # 
// (\dbusr[0]~145_combout  & (((\dbusr[1]~22_combout  & \dbusr[1]~21_combout )) # (\dbusr[1]~147_combout ))) ) ) )

	.dataa(!\dbusr[0]~145_combout ),
	.datab(!\dbusr[1]~147_combout ),
	.datac(!\dbusr[1]~22_combout ),
	.datad(!\dbusr[1]~21_combout ),
	.datae(!\keys|ready~0_combout ),
	.dataf(!\dbusr[1]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~148 .extended_lut = "off";
defparam \dbusr[1]~148 .lut_mask = 64'h111FFFFF111F111F;
defparam \dbusr[1]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \dbusr[1]~149 (
// Equation(s):
// \dbusr[1]~149_combout  = ( dmem_rtl_0_bypass[31] & ( \dbusr[1]~148_combout  & ( ((!\dbusr~0_combout  & ((!\dbusr[1]~19_combout ) # (\dbusr[1]~18_combout )))) # (\hexes|Equal0~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( \dbusr[1]~148_combout  & ( 
// ((\dbusr[1]~18_combout  & (!\dbusr~0_combout  & \dbusr[1]~19_combout ))) # (\hexes|Equal0~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\dbusr[1]~148_combout  & ( (!\dbusr~0_combout  & ((!\dbusr[1]~19_combout ) # (\dbusr[1]~18_combout ))) ) ) ) # ( 
// !dmem_rtl_0_bypass[31] & ( !\dbusr[1]~148_combout  & ( (\dbusr[1]~18_combout  & (!\dbusr~0_combout  & \dbusr[1]~19_combout )) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!\dbusr[1]~18_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[1]~19_combout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\dbusr[1]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[1]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[1]~149 .extended_lut = "off";
defparam \dbusr[1]~149 .lut_mask = 64'h0030F0305575F575;
defparam \dbusr[1]~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N55
dffeas \memout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[1]~149_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[1] .is_wysiwyg = "true";
defparam \memout_W[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \wregval_W[1]~4 (
// Equation(s):
// \wregval_W[1]~4_combout  = ( \selmemout_W~q  & ( memout_W[1] & ( (!\selaluout_W~q ) # (aluout_W[1]) ) ) ) # ( !\selmemout_W~q  & ( memout_W[1] & ( (!\selaluout_W~q  & (PC_W[1])) # (\selaluout_W~q  & ((aluout_W[1]))) ) ) ) # ( \selmemout_W~q  & ( 
// !memout_W[1] & ( (\selaluout_W~q  & aluout_W[1]) ) ) ) # ( !\selmemout_W~q  & ( !memout_W[1] & ( (!\selaluout_W~q  & (PC_W[1])) # (\selaluout_W~q  & ((aluout_W[1]))) ) ) )

	.dataa(!PC_W[1]),
	.datab(gnd),
	.datac(!\selaluout_W~q ),
	.datad(!aluout_W[1]),
	.datae(!\selmemout_W~q ),
	.dataf(!memout_W[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[1]~4 .extended_lut = "off";
defparam \wregval_W[1]~4 .lut_mask = 64'h505F000F505FF0FF;
defparam \wregval_W[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \regs_rtl_1_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N37
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \regval2_D[6]~105 (
// Equation(s):
// \regval2_D[6]~105_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~40_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & (result_W[6])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a6 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & (result_W[6])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[6]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!regs_rtl_1_bypass[19]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~105 .extended_lut = "on";
defparam \regval2_D[6]~105 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[6]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \result_A[6]~8 (
// Equation(s):
// \result_A[6]~8_combout  = ( \Selector25~2_combout  & ( (pcplus_A[6]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector25~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[6]) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[6]~8 .extended_lut = "off";
defparam \result_A[6]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \result_A[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \regval2_D[6]~24 (
// Equation(s):
// \regval2_D[6]~24_combout  = ( \result_M[6]~109_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[6]~105_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[6]~8_combout )))) ) ) # ( !\result_M[6]~109_combout  & ( (!\forw2A_D~combout  
// & (!\forw2M_D~combout  & (\regval2_D[6]~105_combout ))) # (\forw2A_D~combout  & (((\result_A[6]~8_combout )))) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\regval2_D[6]~105_combout ),
	.datad(!\result_A[6]~8_combout ),
	.datae(gnd),
	.dataf(!\result_M[6]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~24 .extended_lut = "off";
defparam \regval2_D[6]~24 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \regval2_D[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \regval2_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[6]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (off_A[7])) ) + ( regval1_A[7] ) + ( \Add1~94  ))
// \Add1~118  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (off_A[7])) ) + ( regval1_A[7] ) + ( \Add1~94  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[7]),
	.datad(!regval2_A[7]),
	.datae(gnd),
	.dataf(!regval1_A[7]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \Selector24~0_combout  & ( \Add1~117_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector24~0_combout  & ( \Add1~117_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector6~0_combout ))) ) ) ) # ( 
// \Selector24~0_combout  & ( !\Add1~117_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector24~0_combout  & ( !\Add1~117_sumout  & ( (alufunc_A[5] & (\Selector0~1_combout  & \Add2~117_sumout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add2~117_sumout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h0011555505155555;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N33
cyclonev_lcell_comb \result_A[7]~33 (
// Equation(s):
// \result_A[7]~33_combout  = (!\selaluout_A~DUPLICATE_q  & (\pcplus_A[7]~DUPLICATE_q )) # (\selaluout_A~DUPLICATE_q  & ((\Selector24~3_combout )))

	.dataa(!\pcplus_A[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector24~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[7]~33 .extended_lut = "off";
defparam \result_A[7]~33 .lut_mask = 64'h505F505F505F505F;
defparam \result_A[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \restmp_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[7]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[7] .is_wysiwyg = "true";
defparam \restmp_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \result_M[7]~19 (
// Equation(s):
// \result_M[7]~19_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!restmp_M[7]),
	.datad(gnd),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[7]~19 .extended_lut = "off";
defparam \result_M[7]~19 .lut_mask = 64'h0F0F00000F0F0000;
defparam \result_M[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \dbusr[7]~80 (
// Equation(s):
// \dbusr[7]~80_combout  = ( \hexes|hdata [7] & ( !\wrmem_M~q  & ( (\dmem~39_combout  & ((!aluout_M[5]) # (\leds|ldata[7]~_Duplicate_1_q ))) ) ) ) # ( !\hexes|hdata [7] & ( !\wrmem_M~q  & ( (\leds|ldata[7]~_Duplicate_1_q  & (\dmem~39_combout  & aluout_M[5])) 
// ) ) )

	.dataa(gnd),
	.datab(!\leds|ldata[7]~_Duplicate_1_q ),
	.datac(!\dmem~39_combout ),
	.datad(!aluout_M[5]),
	.datae(!\hexes|hdata [7]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~80 .extended_lut = "off";
defparam \dbusr[7]~80 .lut_mask = 64'h00030F0300000000;
defparam \dbusr[7]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \dbusr[7]~81 (
// Equation(s):
// \dbusr[7]~81_combout  = ( \hexes|Equal0~0_combout  & ( \hexes|Equal0~6_combout  & ( ((\switches|sdata [7] & \switches|ready~0_combout )) # (\dbusr[7]~80_combout ) ) ) )

	.dataa(gnd),
	.datab(!\switches|sdata [7]),
	.datac(!\dbusr[7]~80_combout ),
	.datad(!\switches|ready~0_combout ),
	.datae(!\hexes|Equal0~0_combout ),
	.dataf(!\hexes|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~81 .extended_lut = "off";
defparam \dbusr[7]~81 .lut_mask = 64'h0000000000000F3F;
defparam \dbusr[7]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \dbusr[7]~134 (
// Equation(s):
// \dbusr[7]~134_combout  = ( \dmem~8_q  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dbusr[7]~79_combout  & (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) ) 
// # ( !\dmem~8_q  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dbusr[7]~79_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) ) # ( \dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dbusr[7]~79_combout  & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) ) # ( !\dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dbusr[7]~79_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dbusr[7]~79_combout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\dmem~8_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[7]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[7]~134 .extended_lut = "off";
defparam \dbusr[7]~134 .lut_mask = 64'h3031000132330203;
defparam \dbusr[7]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \result_M[7]~53 (
// Equation(s):
// \result_M[7]~53_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[7]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[7]~79_combout  & !dmem_rtl_0_bypass[43])) # (\dbusr[7]~134_combout )))) # (\dbusr[7]~81_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[7]~79_combout ),
	.datac(!dmem_rtl_0_bypass[43]),
	.datad(!\dbusr[7]~81_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[7]~134_combout ),
	.datag(!restmp_M[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[7]~53 .extended_lut = "on";
defparam \result_M[7]~53 .lut_mask = 64'h0F0F80FF0F0FAAFF;
defparam \result_M[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \result_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[7]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[7] .is_wysiwyg = "true";
defparam \result_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \regs_rtl_1_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \regval2_D[7]~101 (
// Equation(s):
// \regval2_D[7]~101_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~41_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[20])))))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a7 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[20])))))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!result_W[7]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!regs_rtl_1_bypass[20]),
	.datag(!\regs~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~101 .extended_lut = "on";
defparam \regval2_D[7]~101 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \regval2_D[7]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N41
dffeas \pcplus_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[7] .is_wysiwyg = "true";
defparam \pcplus_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \Add2~117_sumout  & ( (!\Selector6~0_combout  & (\Selector0~0_combout  & ((alufunc_A[3])))) # (\Selector6~0_combout  & (((\Selector0~0_combout  & alufunc_A[3])) # (\Add1~117_sumout ))) ) ) # ( !\Add2~117_sumout  & ( 
// (\Selector6~0_combout  & \Add1~117_sumout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Add1~117_sumout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0505050505370537;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N27
cyclonev_lcell_comb \regval2_D[7]~25 (
// Equation(s):
// \regval2_D[7]~25_combout  = ( \forw2A_D~combout  & ( \Selector24~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & ((pcplus_A[7]))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5])) ) ) ) # ( \forw2A_D~combout  & ( !\Selector24~2_combout  & ( 
// (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[7])))) # (\selaluout_A~DUPLICATE_q  & (\Selector24~0_combout  & (alufunc_A[5]))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!pcplus_A[7]),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~25 .extended_lut = "off";
defparam \regval2_D[7]~25 .lut_mask = 64'h00000F1100000F33;
defparam \regval2_D[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \result_M[7]~18 (
// Equation(s):
// \result_M[7]~18_combout  = ( \dbusr~0_combout  & ( \dbusr[7]~78_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[7]~81_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[7]~78_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!dmem_rtl_0_bypass[43]) # 
// (\dbusr[7]~79_combout )) # (\dbusr[7]~81_combout ))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[7]~78_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[7]~81_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[7]~78_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// (((!dmem_rtl_0_bypass[43] & !\dbusr[7]~79_combout )) # (\dbusr[7]~81_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\dbusr[7]~81_combout ),
	.datac(!dmem_rtl_0_bypass[43]),
	.datad(!\dbusr[7]~79_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[7]~18 .extended_lut = "off";
defparam \result_M[7]~18 .lut_mask = 64'h5111111151551111;
defparam \result_M[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \regval2_D[7]~26 (
// Equation(s):
// \regval2_D[7]~26_combout  = ( \regval2_D[7]~25_combout  & ( \result_M[7]~18_combout  ) ) # ( !\regval2_D[7]~25_combout  & ( \result_M[7]~18_combout  & ( (!\forw2A_D~combout  & ((\regval2_D[7]~101_combout ) # (\forw2M_D~combout ))) ) ) ) # ( 
// \regval2_D[7]~25_combout  & ( !\result_M[7]~18_combout  ) ) # ( !\regval2_D[7]~25_combout  & ( !\result_M[7]~18_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & ((\regval2_D[7]~101_combout ))) # (\forw2M_D~combout  & (\result_M[7]~19_combout 
// )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_M[7]~19_combout ),
	.datad(!\regval2_D[7]~101_combout ),
	.datae(!\regval2_D[7]~25_combout ),
	.dataf(!\result_M[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~26 .extended_lut = "off";
defparam \regval2_D[7]~26 .lut_mask = 64'h028AFFFF22AAFFFF;
defparam \regval2_D[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \regval2_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[7]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[7] .is_wysiwyg = "true";
defparam \regval2_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[8]~DUPLICATE_q )) ) + ( \regval1_A[8]~DUPLICATE_q  ) + ( \Add1~118  ))
// \Add1~98  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[8]~DUPLICATE_q )) ) + ( \regval1_A[8]~DUPLICATE_q  ) + ( \Add1~118  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(!\regval2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Add2~97_sumout  & ( (!alufunc_A[3] & (\Add1~97_sumout  & (\Selector6~0_combout ))) # (alufunc_A[3] & (((\Add1~97_sumout  & \Selector6~0_combout )) # (\Selector0~0_combout ))) ) ) # ( !\Add2~97_sumout  & ( (\Add1~97_sumout  & 
// \Selector6~0_combout ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add1~97_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0303030303570357;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \regval2_D[8]~27 (
// Equation(s):
// \regval2_D[8]~27_combout  = ( pcplus_A[8] & ( \forw2A_D~combout  & ( (!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & ((\Selector23~2_combout ) # (\Selector23~0_combout )))) ) ) ) # ( !pcplus_A[8] & ( \forw2A_D~combout  & ( (\selaluout_A~DUPLICATE_q  & 
// (alufunc_A[5] & ((\Selector23~2_combout ) # (\Selector23~0_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!\Selector23~0_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector23~2_combout ),
	.datae(!pcplus_A[8]),
	.dataf(!\forw2A_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~27 .extended_lut = "off";
defparam \regval2_D[8]~27 .lut_mask = 64'h000000000105ABAF;
defparam \regval2_D[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \regs_rtl_1_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \dbusr[8]~84 (
// Equation(s):
// \dbusr[8]~84_combout  = ( \hexes|hdata [8] & ( \dmem~39_combout  & ( (!\wrmem_M~q  & ((!aluout_M[5]) # (\leds|ldata[8]~_Duplicate_1_q ))) ) ) ) # ( !\hexes|hdata [8] & ( \dmem~39_combout  & ( (aluout_M[5] & (\leds|ldata[8]~_Duplicate_1_q  & !\wrmem_M~q )) 
// ) ) )

	.dataa(gnd),
	.datab(!aluout_M[5]),
	.datac(!\leds|ldata[8]~_Duplicate_1_q ),
	.datad(!\wrmem_M~q ),
	.datae(!\hexes|hdata [8]),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~84 .extended_lut = "off";
defparam \dbusr[8]~84 .lut_mask = 64'h000000000300CF00;
defparam \dbusr[8]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \dbusr[8]~85 (
// Equation(s):
// \dbusr[8]~85_combout  = ( \switches|sdata [8] & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~6_combout  & ((\dbusr[8]~84_combout ) # (\switches|ready~0_combout )))) ) ) # ( !\switches|sdata [8] & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~6_combout  & 
// \dbusr[8]~84_combout )) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\switches|ready~0_combout ),
	.datac(!\hexes|Equal0~6_combout ),
	.datad(!\dbusr[8]~84_combout ),
	.datae(gnd),
	.dataf(!\switches|sdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~85 .extended_lut = "off";
defparam \dbusr[8]~85 .lut_mask = 64'h0005000501050105;
defparam \dbusr[8]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \dbusr[8]~135 (
// Equation(s):
// \dbusr[8]~135_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \dmem~9_q  & ( (\dbusr[8]~83_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \dmem~9_q  & ( (\dbusr[8]~83_combout  & ((!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( !\dmem~9_q  & ( (\dmem~0_q  & (\dbusr[8]~83_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( !\dmem~9_q  & ( (\dmem~0_q  & (\dbusr[8]~83_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dbusr[8]~83_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\dmem~9_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[8]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[8]~135 .extended_lut = "off";
defparam \dbusr[8]~135 .lut_mask = 64'h0010011122322333;
defparam \dbusr[8]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \result_M[8]~61 (
// Equation(s):
// \result_M[8]~61_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[8]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((dmem_rtl_0_bypass[45] & !\dbusr[8]~83_combout )) # (\dbusr[8]~135_combout )))) # (\dbusr[8]~85_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[8]~85_combout ),
	.datac(!dmem_rtl_0_bypass[45]),
	.datad(!\dbusr[8]~135_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[8]~83_combout ),
	.datag(!restmp_M[8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[8]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[8]~61 .extended_lut = "on";
defparam \result_M[8]~61 .lut_mask = 64'h0F0F3BBB0F0F33BB;
defparam \result_M[8]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \result_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[8]~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[8] .is_wysiwyg = "true";
defparam \result_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \regval2_D[8]~113 (
// Equation(s):
// \regval2_D[8]~113_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~42_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[21]))))) # (\forw2W_D~combout  & (((result_W[8])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a8 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[21]))))) # (\forw2W_D~combout  & (((result_W[8])))) ) )

	.dataa(!regs_rtl_1_bypass[21]),
	.datab(!result_W[8]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~113 .extended_lut = "on";
defparam \regval2_D[8]~113 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[8]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \result_M[8]~20 (
// Equation(s):
// \result_M[8]~20_combout  = ( \dbusr~0_combout  & ( \dbusr[8]~82_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[8]~85_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[8]~82_combout  & ( (\selmemout_M~DUPLICATE_q  & (((\dbusr[8]~85_combout ) # 
// (\dbusr[8]~83_combout )) # (dmem_rtl_0_bypass[45]))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[8]~82_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[8]~85_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[8]~82_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// (((dmem_rtl_0_bypass[45] & !\dbusr[8]~83_combout )) # (\dbusr[8]~85_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[45]),
	.datab(!\dbusr[8]~83_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[8]~85_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[8]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[8]~20 .extended_lut = "off";
defparam \result_M[8]~20 .lut_mask = 64'h040F000F070F000F;
defparam \result_M[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \regval2_D[8]~28 (
// Equation(s):
// \regval2_D[8]~28_combout  = ( \regval2_D[8]~113_combout  & ( \result_M[8]~20_combout  & ( (!\forw2A_D~combout ) # (\regval2_D[8]~27_combout ) ) ) ) # ( !\regval2_D[8]~113_combout  & ( \result_M[8]~20_combout  & ( ((!\forw2A_D~combout  & \forw2M_D~combout 
// )) # (\regval2_D[8]~27_combout ) ) ) ) # ( \regval2_D[8]~113_combout  & ( !\result_M[8]~20_combout  & ( ((!\forw2A_D~combout  & ((!\forw2M_D~combout ) # (\result_M[8]~21_combout )))) # (\regval2_D[8]~27_combout ) ) ) ) # ( !\regval2_D[8]~113_combout  & ( 
// !\result_M[8]~20_combout  & ( ((!\forw2A_D~combout  & (\forw2M_D~combout  & \result_M[8]~21_combout ))) # (\regval2_D[8]~27_combout ) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_M[8]~21_combout ),
	.datad(!\regval2_D[8]~27_combout ),
	.datae(!\regval2_D[8]~113_combout ),
	.dataf(!\result_M[8]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~28 .extended_lut = "off";
defparam \regval2_D[8]~28 .lut_mask = 64'h02FF8AFF22FFAAFF;
defparam \regval2_D[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N7
dffeas \regval2_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[8]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[8] .is_wysiwyg = "true";
defparam \regval2_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \aluin2_A[8]~16 (
// Equation(s):
// \aluin2_A[8]~16_combout  = ( \aluimm_A~q  & ( off_A[8] ) ) # ( !\aluimm_A~q  & ( regval2_A[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[8]),
	.datad(!off_A[8]),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~16 .extended_lut = "off";
defparam \aluin2_A[8]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( alufunc_A[3] & ( \aluin2_A[8]~16_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[2] & (!alufunc_A[1] $ (regval1_A[8])))) ) ) ) # ( !alufunc_A[3] & ( \aluin2_A[8]~16_combout  & ( (alufunc_A[2] & (!alufunc_A[1] $ 
// (((!\alufunc_A[0]~DUPLICATE_q  & !regval1_A[8]))))) ) ) ) # ( alufunc_A[3] & ( !\aluin2_A[8]~16_combout  & ( (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & ((!alufunc_A[1]) # (!regval1_A[8]))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & 
// !regval1_A[8])))) ) ) ) # ( !alufunc_A[3] & ( !\aluin2_A[8]~16_combout  & ( (alufunc_A[2] & (regval1_A[8] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!regval1_A[8]),
	.datae(!alufunc_A[3]),
	.dataf(!\aluin2_A[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h0012322012302002;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( \Add1~97_sumout  & ( \Add2~97_sumout  & ( (alufunc_A[5] & (((\Selector23~0_combout ) # (\Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~97_sumout  & ( \Add2~97_sumout  & ( (alufunc_A[5] & 
// ((\Selector23~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( \Add1~97_sumout  & ( !\Add2~97_sumout  & ( (alufunc_A[5] & ((\Selector23~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~97_sumout  & ( !\Add2~97_sumout  & ( (alufunc_A[5] & 
// \Selector23~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector23~0_combout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h000F050F030F070F;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \result_A[8]~34 (
// Equation(s):
// \result_A[8]~34_combout  = ( \Selector23~3_combout  & ( (pcplus_A[8]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector23~3_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[8]) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!pcplus_A[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[8]~34 .extended_lut = "off";
defparam \result_A[8]~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_A[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \restmp_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[8]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[8] .is_wysiwyg = "true";
defparam \restmp_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N51
cyclonev_lcell_comb \result_M[8]~21 (
// Equation(s):
// \result_M[8]~21_combout  = (!\selmemout_M~DUPLICATE_q  & restmp_M[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[8]~21 .extended_lut = "off";
defparam \result_M[8]~21 .lut_mask = 64'h00F000F000F000F0;
defparam \result_M[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \regs_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N43
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \regval1_D[8]~113 (
// Equation(s):
// \regval1_D[8]~113_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~9_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[21]))))) # (\forw1W_D~combout  & ((((result_W[8]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a8 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[21]))))) # (\forw1W_D~combout  & ((((result_W[8]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!regs_rtl_0_bypass[21]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!result_W[8]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~113 .extended_lut = "on";
defparam \regval1_D[8]~113 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval1_D[8]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \regval1_D[8]~23 (
// Equation(s):
// \regval1_D[8]~23_combout  = ( pcplus_A[8] & ( \forw1A_D~combout  & ( (!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & ((\Selector23~2_combout ) # (\Selector23~0_combout )))) ) ) ) # ( !pcplus_A[8] & ( \forw1A_D~combout  & ( (\selaluout_A~DUPLICATE_q  & 
// (alufunc_A[5] & ((\Selector23~2_combout ) # (\Selector23~0_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!\Selector23~0_combout ),
	.datac(!\Selector23~2_combout ),
	.datad(!alufunc_A[5]),
	.datae(!pcplus_A[8]),
	.dataf(!\forw1A_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~23 .extended_lut = "off";
defparam \regval1_D[8]~23 .lut_mask = 64'h000000000015AABF;
defparam \regval1_D[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \regval1_D[8]~24 (
// Equation(s):
// \regval1_D[8]~24_combout  = ( \result_M[8]~20_combout  & ( \regval1_D[8]~23_combout  ) ) # ( !\result_M[8]~20_combout  & ( \regval1_D[8]~23_combout  ) ) # ( \result_M[8]~20_combout  & ( !\regval1_D[8]~23_combout  & ( (!\forw1A_D~combout  & 
// ((\forw1M_D~combout ) # (\regval1_D[8]~113_combout ))) ) ) ) # ( !\result_M[8]~20_combout  & ( !\regval1_D[8]~23_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & ((\regval1_D[8]~113_combout ))) # (\forw1M_D~combout  & (\result_M[8]~21_combout 
// )))) ) ) )

	.dataa(!\result_M[8]~21_combout ),
	.datab(!\regval1_D[8]~113_combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\forw1M_D~combout ),
	.datae(!\result_M[8]~20_combout ),
	.dataf(!\regval1_D[8]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~24 .extended_lut = "off";
defparam \regval1_D[8]~24 .lut_mask = 64'h305030F0FFFFFFFF;
defparam \regval1_D[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \regval1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[8]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[8] .is_wysiwyg = "true";
defparam \regval1_A[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N27
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[9]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[9])) ) + ( regval1_A[9] ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[9]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[9])) ) + ( regval1_A[9] ) + ( \Add1~98  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[9]),
	.datac(!\regval2_A[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[9]),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF0000001B1B;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Add2~101_sumout  & ( \Add1~101_sumout  & ( ((\Selector22~0_combout ) # (\Selector0~1_combout )) # (\Selector6~0_combout ) ) ) ) # ( !\Add2~101_sumout  & ( \Add1~101_sumout  & ( (\Selector22~0_combout ) # (\Selector6~0_combout ) 
// ) ) ) # ( \Add2~101_sumout  & ( !\Add1~101_sumout  & ( (\Selector22~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~101_sumout  & ( !\Add1~101_sumout  & ( \Selector22~0_combout  ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(gnd),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector22~0_combout ),
	.datae(!\Add2~101_sumout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \aluout_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[9] .is_wysiwyg = "true";
defparam \aluout_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N47
dffeas \aluout_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \aluout_M[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N29
dffeas \aluout_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10] .is_wysiwyg = "true";
defparam \aluout_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_M[10] & ( !aluout_M[3] & ( (!aluout_M[9] & (!\aluout_M[8]~DUPLICATE_q  & (!\aluout_M[6]~DUPLICATE_q  & !\aluout_M[11]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[9]),
	.datab(!\aluout_M[8]~DUPLICATE_q ),
	.datac(!\aluout_M[6]~DUPLICATE_q ),
	.datad(!\aluout_M[11]~DUPLICATE_q ),
	.datae(!aluout_M[10]),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~1_combout  ) # ( !\WideNor0~1_combout  & ( ((\WideNor0~3_combout ) # (\WideNor0~2_combout )) # (\WideNor0~0_combout ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( \dmem~39_combout  & ( (!aluout_M[13] & (!aluout_M[14] & (!aluout_M[12] & !aluout_M[5]))) ) )

	.dataa(!aluout_M[13]),
	.datab(!aluout_M[14]),
	.datac(!aluout_M[12]),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h0000000080008000;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( !\WideNor0~combout  & ( \dmem~40_combout  & ( (\dmem~33_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\wrmem_M~DUPLICATE_q  & !aluout_M[15]))) ) ) )

	.dataa(!\dmem~33_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[15]),
	.datae(!\WideNor0~combout ),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000001000000;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N4
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000012954515729640CFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \dbusr[12]~36 (
// Equation(s):
// \dbusr[12]~36_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~13_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q  & (!\dmem~13_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q  & (!\dmem~13_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q  & !\dmem~13_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~13_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~36 .extended_lut = "off";
defparam \dbusr[12]~36 .lut_mask = 64'h8888D8D88D8DDDDD;
defparam \dbusr[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N35
dffeas \hexes|hdata[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[12] .is_wysiwyg = "true";
defparam \hexes|hdata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \dbusr[12]~38 (
// Equation(s):
// \dbusr[12]~38_combout  = ( \hexes|hdata [12] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!aluout_M[5] & !\wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\hexes|hdata [12]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~38 .extended_lut = "off";
defparam \dbusr[12]~38 .lut_mask = 64'h0000800000000000;
defparam \dbusr[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \dbusr[12]~39 (
// Equation(s):
// \dbusr[12]~39_combout  = ( \dmem~33_combout  & ( \dbusr[12]~38_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[12]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~39 .extended_lut = "off";
defparam \dbusr[12]~39 .lut_mask = 64'h0000000000000001;
defparam \dbusr[12]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \dbusr[12]~37 (
// Equation(s):
// \dbusr[12]~37_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[54] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[54] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~34_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~37 .extended_lut = "off";
defparam \dbusr[12]~37 .lut_mask = 64'h00000000FFFFFEFF;
defparam \dbusr[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~5_combout  = !wmemval_M[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~5 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[53]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N4
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \dbusr[12]~158 (
// Equation(s):
// \dbusr[12]~158_combout  = ( \dbusr[12]~37_combout  & ( dmem_rtl_0_bypass[53] & ( ((\dbusr[12]~36_combout  & !\dbusr~0_combout )) # (\dbusr[12]~39_combout ) ) ) ) # ( !\dbusr[12]~37_combout  & ( dmem_rtl_0_bypass[53] & ( \dbusr[12]~39_combout  ) ) ) # ( 
// \dbusr[12]~37_combout  & ( !dmem_rtl_0_bypass[53] & ( ((\dbusr[12]~36_combout  & !\dbusr~0_combout )) # (\dbusr[12]~39_combout ) ) ) ) # ( !\dbusr[12]~37_combout  & ( !dmem_rtl_0_bypass[53] & ( (!\dbusr~0_combout ) # (\dbusr[12]~39_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dbusr[12]~36_combout ),
	.datac(!\dbusr[12]~39_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[12]~37_combout ),
	.dataf(!dmem_rtl_0_bypass[53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~158 .extended_lut = "off";
defparam \dbusr[12]~158 .lut_mask = 64'hFF0F3F0F0F0F3F0F;
defparam \dbusr[12]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N26
dffeas \memout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[12]~158_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[12] .is_wysiwyg = "true";
defparam \memout_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N41
dffeas \aluout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[12] .is_wysiwyg = "true";
defparam \aluout_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N47
dffeas \pcplus_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12] .is_wysiwyg = "true";
defparam \pcplus_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N29
dffeas \pcplus_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[12] .is_wysiwyg = "true";
defparam \pcplus_W[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \wregval_W[12]~7 (
// Equation(s):
// \wregval_W[12]~7_combout  = ( \selaluout_W~q  & ( aluout_W[12] ) ) # ( !\selaluout_W~q  & ( (!\selmemout_W~q  & ((pcplus_W[12]))) # (\selmemout_W~q  & (memout_W[12])) ) )

	.dataa(!memout_W[12]),
	.datab(!aluout_W[12]),
	.datac(!pcplus_W[12]),
	.datad(!\selmemout_W~q ),
	.datae(gnd),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[12]~7 .extended_lut = "off";
defparam \wregval_W[12]~7 .lut_mask = 64'h0F550F5533333333;
defparam \wregval_W[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N7
dffeas \regs_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \dbusr[12]~127 (
// Equation(s):
// \dbusr[12]~127_combout  = ( \dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dbusr[12]~37_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) ) ) ) # ( 
// !\dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dbusr[12]~37_combout  & !\dmem~13_q ) ) ) ) # ( \dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  
// & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dbusr[12]~37_combout )) ) ) ) # ( !\dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dbusr[12]~37_combout  & !\dmem~13_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbusr[12]~37_combout ),
	.datad(!\dmem~13_q ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[12]~127 .extended_lut = "off";
defparam \dbusr[12]~127 .lut_mask = 64'h0F0004040F000707;
defparam \dbusr[12]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \result_M[12]~89 (
// Equation(s):
// \result_M[12]~89_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[12]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[12]~37_combout  & !dmem_rtl_0_bypass[53])) # (\dbusr[12]~127_combout )))) # (\dbusr[12]~39_combout ) ) 
// )

	.dataa(!\dbusr[12]~37_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[53]),
	.datad(!\dbusr[12]~127_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[12]~39_combout ),
	.datag(!restmp_M[12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~89 .extended_lut = "on";
defparam \result_M[12]~89 .lut_mask = 64'h0F0F80CC0F0FFFFF;
defparam \result_M[12]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \result_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[12]~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[12] .is_wysiwyg = "true";
defparam \result_W[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N48
cyclonev_lcell_comb \regs~13feeder (
// Equation(s):
// \regs~13feeder_combout  = ( \wregval_W[12]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13feeder .extended_lut = "off";
defparam \regs~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N49
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \regval1_D[12]~141 (
// Equation(s):
// \regval1_D[12]~141_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~13_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[25]))))) # (\forw1W_D~combout  & (((result_W[12])))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a12 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[25]))))) # (\forw1W_D~combout  & (((result_W[12])))) ) )

	.dataa(!regs_rtl_0_bypass[25]),
	.datab(!result_W[12]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~141 .extended_lut = "on";
defparam \regval1_D[12]~141 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[12]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \result_M[12]~8 (
// Equation(s):
// \result_M[12]~8_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbusr[12]~36_combout  & ( ((!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[53]) # (\dbusr[12]~37_combout )))) # (\dbusr[12]~39_combout ) ) ) ) # ( \selmemout_M~DUPLICATE_q  & ( !\dbusr[12]~36_combout  
// & ( ((!\dbusr[12]~37_combout  & (!dmem_rtl_0_bypass[53] & !\dbusr~0_combout ))) # (\dbusr[12]~39_combout ) ) ) )

	.dataa(!\dbusr[12]~37_combout ),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!\dbusr[12]~39_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~8 .extended_lut = "off";
defparam \result_M[12]~8 .lut_mask = 64'h00008F0F0000DF0F;
defparam \result_M[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \regval1_D[12]~8 (
// Equation(s):
// \regval1_D[12]~8_combout  = ( \result_A[12]~4_combout  & ( \result_M[12]~8_combout  & ( ((\forw1A_D~combout ) # (\forw1M_D~combout )) # (\regval1_D[12]~141_combout ) ) ) ) # ( !\result_A[12]~4_combout  & ( \result_M[12]~8_combout  & ( (!\forw1A_D~combout  
// & ((\forw1M_D~combout ) # (\regval1_D[12]~141_combout ))) ) ) ) # ( \result_A[12]~4_combout  & ( !\result_M[12]~8_combout  & ( ((!\forw1M_D~combout  & (\regval1_D[12]~141_combout )) # (\forw1M_D~combout  & ((\result_M[12]~9_combout )))) # 
// (\forw1A_D~combout ) ) ) ) # ( !\result_A[12]~4_combout  & ( !\result_M[12]~8_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & (\regval1_D[12]~141_combout )) # (\forw1M_D~combout  & ((\result_M[12]~9_combout ))))) ) ) )

	.dataa(!\regval1_D[12]~141_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_M[12]~9_combout ),
	.datae(!\result_A[12]~4_combout ),
	.dataf(!\result_M[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~8 .extended_lut = "off";
defparam \regval1_D[12]~8 .lut_mask = 64'h40704F7F70707F7F;
defparam \regval1_D[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \regval1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[12]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[12] .is_wysiwyg = "true";
defparam \regval1_A[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N0
cyclonev_lcell_comb \pcgood_A[12]~6 (
// Equation(s):
// \pcgood_A[12]~6_combout  = ( \Add4~17_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & (((pcplus_A[12]) # (\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~17_sumout )) ) ) ) # ( !\Add4~17_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// (((!\isjump_A~q  & pcplus_A[12])))) # (\isbranch_A~q  & (\Add3~17_sumout )) ) ) ) # ( \Add4~17_sumout  & ( !\Selector31~12_combout  & ( (pcplus_A[12]) # (\isjump_A~q ) ) ) ) # ( !\Add4~17_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & 
// pcplus_A[12]) ) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\isbranch_A~q ),
	.datac(!\isjump_A~q ),
	.datad(!pcplus_A[12]),
	.datae(!\Add4~17_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[12]~6 .extended_lut = "off";
defparam \pcgood_A[12]~6 .lut_mask = 64'h00F00FFF11D11DDD;
defparam \pcgood_A[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \pcgood_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[12]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[12] .is_wysiwyg = "true";
defparam \pcgood_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N46
dffeas \pcgood_W[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[12]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N22
dffeas \bptable_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_W[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N30
cyclonev_lcell_comb \bptable~14 (
// Equation(s):
// \bptable~14_combout  = ( bptable_rtl_0_bypass[29] & ( (\bptable~11_combout ) # (\bptable_rtl_0|auto_generated|ram_block1a12 ) ) ) # ( !bptable_rtl_0_bypass[29] & ( (\bptable_rtl_0|auto_generated|ram_block1a12  & !\bptable~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\bptable~11_combout ),
	.datae(!bptable_rtl_0_bypass[29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~14 .extended_lut = "off";
defparam \bptable~14 .lut_mask = 64'h0F000FFF0F000FFF;
defparam \bptable~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N6
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \Equal2~8_combout  & ( \bptable~14_combout  & ( (((\Equal2~14_combout  & \Equal2~2_combout )) # (pcgood_M[12])) # (\flushed_M~q ) ) ) ) # ( !\Equal2~8_combout  & ( \bptable~14_combout  & ( (pcgood_M[12]) # (\flushed_M~q ) ) ) ) # ( 
// \Equal2~8_combout  & ( !\bptable~14_combout  & ( (!\flushed_M~q  & (pcgood_M[12] & ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) ) # ( !\Equal2~8_combout  & ( !\bptable~14_combout  & ( (!\flushed_M~q  & pcgood_M[12]) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!\Equal2~14_combout ),
	.datac(!pcgood_M[12]),
	.datad(!\Equal2~2_combout ),
	.datae(!\Equal2~8_combout ),
	.dataf(!\bptable~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0A0A0A085F5F5F7F;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N7
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N58
dffeas \pcplus_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[12] .is_wysiwyg = "true";
defparam \pcplus_D[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \pcplus_A[12]~feeder (
// Equation(s):
// \pcplus_A[12]~feeder_combout  = ( pcplus_D[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[12]~feeder .extended_lut = "off";
defparam \pcplus_A[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \pcplus_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[12] .is_wysiwyg = "true";
defparam \pcplus_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \result_A[12]~4 (
// Equation(s):
// \result_A[12]~4_combout  = ( \Selector19~2_combout  & ( (\selaluout_A~DUPLICATE_q ) # (pcplus_A[12]) ) ) # ( !\Selector19~2_combout  & ( (pcplus_A[12] & !\selaluout_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!pcplus_A[12]),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[12]~4 .extended_lut = "off";
defparam \result_A[12]~4 .lut_mask = 64'h303030303F3F3F3F;
defparam \result_A[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N26
dffeas \restmp_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[12]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[12] .is_wysiwyg = "true";
defparam \restmp_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \result_M[12]~9 (
// Equation(s):
// \result_M[12]~9_combout  = ( restmp_M[12] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~9 .extended_lut = "off";
defparam \result_M[12]~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_M[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N35
dffeas \regs_rtl_1_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N55
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N33
cyclonev_lcell_comb \regval2_D[12]~141 (
// Equation(s):
// \regval2_D[12]~141_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~46_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[25]))))) # (\forw2W_D~combout  & (((result_W[12])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a12 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[25]))))) # (\forw2W_D~combout  & (((result_W[12])))) ) )

	.dataa(!regs_rtl_1_bypass[25]),
	.datab(!result_W[12]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a12 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~141 .extended_lut = "on";
defparam \regval2_D[12]~141 .lut_mask = 64'h0F330F3355335533;
defparam \regval2_D[12]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \regval2_D[12]~12 (
// Equation(s):
// \regval2_D[12]~12_combout  = ( \result_M[12]~8_combout  & ( \regval2_D[12]~141_combout  & ( (!\forw2A_D~combout ) # (\result_A[12]~4_combout ) ) ) ) # ( !\result_M[12]~8_combout  & ( \regval2_D[12]~141_combout  & ( (!\forw2A_D~combout  & 
// (((!\forw2M_D~combout )) # (\result_M[12]~9_combout ))) # (\forw2A_D~combout  & (((\result_A[12]~4_combout )))) ) ) ) # ( \result_M[12]~8_combout  & ( !\regval2_D[12]~141_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout )) # (\forw2A_D~combout  & 
// ((\result_A[12]~4_combout ))) ) ) ) # ( !\result_M[12]~8_combout  & ( !\regval2_D[12]~141_combout  & ( (!\forw2A_D~combout  & (\result_M[12]~9_combout  & (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[12]~4_combout )))) ) ) )

	.dataa(!\result_M[12]~9_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[12]~4_combout ),
	.datae(!\result_M[12]~8_combout ),
	.dataf(!\regval2_D[12]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~12 .extended_lut = "off";
defparam \regval2_D[12]~12 .lut_mask = 64'h04370C3FC4F7CCFF;
defparam \regval2_D[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N56
dffeas \regval2_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[12]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \Selector17~0_combout  & ( \Add1~5_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector17~0_combout  & ( \Add1~5_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector6~0_combout ))) ) ) ) # ( 
// \Selector17~0_combout  & ( !\Add1~5_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector17~0_combout  & ( !\Add1~5_sumout  & ( (alufunc_A[5] & (\Selector0~1_combout  & \Add2~5_sumout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h0005555511155555;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \result_A[14]~1 (
// Equation(s):
// \result_A[14]~1_combout  = ( \selaluout_A~q  & ( \Selector17~2_combout  ) ) # ( !\selaluout_A~q  & ( \Selector17~2_combout  & ( pcplus_A[14] ) ) ) # ( !\selaluout_A~q  & ( !\Selector17~2_combout  & ( pcplus_A[14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[14]),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[14]~1 .extended_lut = "off";
defparam \result_A[14]~1 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \result_A[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \restmp_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[14]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[14] .is_wysiwyg = "true";
defparam \restmp_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \result_M[14]~3 (
// Equation(s):
// \result_M[14]~3_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!restmp_M[14]),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~3 .extended_lut = "off";
defparam \result_M[14]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \result_M[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \dbusr[14]~125 (
// Equation(s):
// \dbusr[14]~125_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (\dbusr[14]~11_combout  & ((!\dmem~15_q ) # (\dmem~0_q ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (\dbusr[14]~11_combout  & ((!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))))) ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~15_q  & (!\dmem~0_q  & \dbusr[14]~11_combout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// (\dbusr[14]~11_combout  & ((!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))))) ) ) )

	.dataa(!\dmem~15_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dbusr[14]~11_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[14]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[14]~125 .extended_lut = "off";
defparam \dbusr[14]~125 .lut_mask = 64'h080B0808080B0B0B;
defparam \dbusr[14]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \result_M[14]~97 (
// Equation(s):
// \result_M[14]~97_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[14]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[14]~11_combout  & !dmem_rtl_0_bypass[57])) # (\dbusr[14]~125_combout )))) # (\dbusr[14]~13_combout ) ) 
// )

	.dataa(!\dbusr[14]~11_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\dbusr[14]~13_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[14]~125_combout ),
	.datag(!restmp_M[14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~97 .extended_lut = "on";
defparam \result_M[14]~97 .lut_mask = 64'h0F0F80FF0F0FCCFF;
defparam \result_M[14]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N1
dffeas \result_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[14]~97_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[14] .is_wysiwyg = "true";
defparam \result_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N19
dffeas \regs_rtl_1_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \regval2_D[14]~161 (
// Equation(s):
// \regval2_D[14]~161_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~48_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[27]))))) # (\forw2W_D~combout  & (result_W[14])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a14 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[27]))))) # (\forw2W_D~combout  & (result_W[14])) ) )

	.dataa(!result_W[14]),
	.datab(!regs_rtl_1_bypass[27]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a14 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~161 .extended_lut = "on";
defparam \regval2_D[14]~161 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[14]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \regval2_D[14]~5 (
// Equation(s):
// \regval2_D[14]~5_combout  = ( \regval2_D[14]~161_combout  & ( \result_M[14]~2_combout  & ( (!\forw2A_D~combout ) # (\result_A[14]~1_combout ) ) ) ) # ( !\regval2_D[14]~161_combout  & ( \result_M[14]~2_combout  & ( (!\forw2A_D~combout  & 
// ((\forw2M_D~combout ))) # (\forw2A_D~combout  & (\result_A[14]~1_combout )) ) ) ) # ( \regval2_D[14]~161_combout  & ( !\result_M[14]~2_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout ) # (\result_M[14]~3_combout )))) # (\forw2A_D~combout  & 
// (\result_A[14]~1_combout )) ) ) ) # ( !\regval2_D[14]~161_combout  & ( !\result_M[14]~2_combout  & ( (!\forw2A_D~combout  & (((\result_M[14]~3_combout  & \forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[14]~1_combout )) ) ) )

	.dataa(!\result_A[14]~1_combout ),
	.datab(!\result_M[14]~3_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\regval2_D[14]~161_combout ),
	.dataf(!\result_M[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~5 .extended_lut = "off";
defparam \regval2_D[14]~5 .lut_mask = 64'h0355F3550F55FF55;
defparam \regval2_D[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N43
dffeas \regval2_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[14]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \aluin2_A[14]~1 (
// Equation(s):
// \aluin2_A[14]~1_combout  = ( \regval2_A[14]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !\regval2_A[14]~DUPLICATE_q  & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~1 .extended_lut = "off";
defparam \aluin2_A[14]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \alufunc_A[2]~DUPLICATE_q  & ( \alufunc_A[1]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\regval1_A[14]~DUPLICATE_q  $ (!\aluin2_A[14]~1_combout  $ (alufunc_A[3])))) ) ) ) # ( \alufunc_A[2]~DUPLICATE_q  & ( 
// !\alufunc_A[1]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!\regval1_A[14]~DUPLICATE_q ) # (!\aluin2_A[14]~1_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & (!\regval1_A[14]~DUPLICATE_q  & !\aluin2_A[14]~1_combout )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\regval1_A[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[14]~1_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\alufunc_A[2]~DUPLICATE_q ),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h000017E800002882;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Add1~5_sumout  & ( (((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector17~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~5_sumout  & ( ((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector17~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[28] & ( (dmem_rtl_0_bypass[24] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[28] & ( 
// (!dmem_rtl_0_bypass[24] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[28] & ( (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[26] $ 
// (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[28] & ( (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[24]),
	.datab(!dmem_rtl_0_bypass[26]),
	.datac(!dmem_rtl_0_bypass[27]),
	.datad(!dmem_rtl_0_bypass[25]),
	.datae(!dmem_rtl_0_bypass[23]),
	.dataf(!dmem_rtl_0_bypass[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h8020401008020401;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N10
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \dbusr[4]~70 (
// Equation(s):
// \dbusr[4]~70_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[38] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[38] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~70 .extended_lut = "off";
defparam \dbusr[4]~70 .lut_mask = 64'h00000000FFFFFFEF;
defparam \dbusr[4]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \dbusr[4]~72 (
// Equation(s):
// \dbusr[4]~72_combout  = ( \hexes|hdata [4] & ( (!\wrmem_M~DUPLICATE_q  & (\dmem~39_combout  & ((!aluout_M[5]) # (\leds|ldata[4]~_Duplicate_1_q )))) ) ) # ( !\hexes|hdata [4] & ( (aluout_M[5] & (!\wrmem_M~DUPLICATE_q  & (\dmem~39_combout  & 
// \leds|ldata[4]~_Duplicate_1_q ))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!\dmem~39_combout ),
	.datad(!\leds|ldata[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~72 .extended_lut = "off";
defparam \dbusr[4]~72 .lut_mask = 64'h00040004080C080C;
defparam \dbusr[4]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \dbusr[4]~73 (
// Equation(s):
// \dbusr[4]~73_combout  = ( \hexes|Equal0~0_combout  & ( \dbusr[4]~72_combout  & ( \hexes|Equal0~6_combout  ) ) ) # ( \hexes|Equal0~0_combout  & ( !\dbusr[4]~72_combout  & ( (\switches|ready~0_combout  & (\switches|sdata [4] & \hexes|Equal0~6_combout )) ) ) 
// )

	.dataa(gnd),
	.datab(!\switches|ready~0_combout ),
	.datac(!\switches|sdata [4]),
	.datad(!\hexes|Equal0~6_combout ),
	.datae(!\hexes|Equal0~0_combout ),
	.dataf(!\dbusr[4]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~73 .extended_lut = "off";
defparam \dbusr[4]~73 .lut_mask = 64'h00000003000000FF;
defparam \dbusr[4]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \dbusr[4]~71 (
// Equation(s):
// \dbusr[4]~71_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dbusr[4]~70_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) 
// ) # ( !\dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0_q  & (\dbusr[4]~70_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dbusr[4]~70_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & \dbusr[4]~70_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dbusr[4]~70_combout ),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[4]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[4]~71 .extended_lut = "off";
defparam \dbusr[4]~71 .lut_mask = 64'h000100CD002300EF;
defparam \dbusr[4]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \result_A[4]~32 (
// Equation(s):
// \result_A[4]~32_combout  = ( pcplus_A[4] & ( (!\selaluout_A~q ) # (\Selector27~3_combout ) ) ) # ( !pcplus_A[4] & ( (\Selector27~3_combout  & \selaluout_A~q ) ) )

	.dataa(!\Selector27~3_combout ),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[4]~32 .extended_lut = "off";
defparam \result_A[4]~32 .lut_mask = 64'h05050505F5F5F5F5;
defparam \result_A[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N52
dffeas \restmp_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[4]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[4] .is_wysiwyg = "true";
defparam \restmp_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \result_M[4]~105 (
// Equation(s):
// \result_M[4]~105_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[4]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[4]~70_combout  & dmem_rtl_0_bypass[37])) # (\dbusr[4]~71_combout )))) # (\dbusr[4]~73_combout ) ) )

	.dataa(!\dbusr[4]~70_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[37]),
	.datad(!\dbusr[4]~73_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[4]~71_combout ),
	.datag(!restmp_M[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[4]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[4]~105 .extended_lut = "on";
defparam \result_M[4]~105 .lut_mask = 64'h0F0F08FF0F0FCCFF;
defparam \result_M[4]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \regs_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N56
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \regval1_D[4]~93 (
// Equation(s):
// \regval1_D[4]~93_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~5_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[17])))) # (\forw1W_D~combout  & ((((result_W[4]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a4 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[17])))) # (\forw1W_D~combout  & ((((result_W[4]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!regs_rtl_0_bypass[17]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!result_W[4]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~93 .extended_lut = "on";
defparam \regval1_D[4]~93 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \regval1_D[4]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \regval1_D[4]~18 (
// Equation(s):
// \regval1_D[4]~18_combout  = ( \forw1A_D~combout  & ( \Selector27~1_combout  & ( (!\selaluout_A~q  & (pcplus_A[4])) # (\selaluout_A~q  & ((alufunc_A[5]))) ) ) ) # ( \forw1A_D~combout  & ( !\Selector27~1_combout  & ( (pcplus_A[4] & !\selaluout_A~q ) ) ) )

	.dataa(!pcplus_A[4]),
	.datab(!\selaluout_A~q ),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(!\forw1A_D~combout ),
	.dataf(!\Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~18 .extended_lut = "off";
defparam \regval1_D[4]~18 .lut_mask = 64'h0000444400004747;
defparam \regval1_D[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \regval1_D[4]~19 (
// Equation(s):
// \regval1_D[4]~19_combout  = ( \regval1_D[4]~93_combout  & ( \regval1_D[4]~18_combout  ) ) # ( !\regval1_D[4]~93_combout  & ( \regval1_D[4]~18_combout  ) ) # ( \regval1_D[4]~93_combout  & ( !\regval1_D[4]~18_combout  & ( (!\forw1A_D~combout  & 
// ((!\forw1M_D~combout ) # (\result_M[4]~105_combout ))) ) ) ) # ( !\regval1_D[4]~93_combout  & ( !\regval1_D[4]~18_combout  & ( (\forw1M_D~combout  & (!\forw1A_D~combout  & \result_M[4]~105_combout )) ) ) )

	.dataa(gnd),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_M[4]~105_combout ),
	.datae(!\regval1_D[4]~93_combout ),
	.dataf(!\regval1_D[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~19 .extended_lut = "off";
defparam \regval1_D[4]~19 .lut_mask = 64'h0030C0F0FFFFFFFF;
defparam \regval1_D[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N25
dffeas \regval1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[4]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[4] .is_wysiwyg = "true";
defparam \regval1_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Selector0~0_combout  & ( \alufunc_A[2]~DUPLICATE_q  & ( ((!alufunc_A[3] & ((\Add1~125_sumout ))) # (alufunc_A[3] & (\Add2~125_sumout ))) # (\Selector27~0_combout ) ) ) ) # ( !\Selector0~0_combout  & ( \alufunc_A[2]~DUPLICATE_q  
// & ( \Selector27~0_combout  ) ) ) # ( \Selector0~0_combout  & ( !\alufunc_A[2]~DUPLICATE_q  & ( (!alufunc_A[3] & ((\Add1~125_sumout ))) # (alufunc_A[3] & (\Add2~125_sumout )) ) ) )

	.dataa(!\Add2~125_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector27~0_combout ),
	.datad(!\Add1~125_sumout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\alufunc_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h000011DD0F0F1FDF;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N35
dffeas \aluout_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \hexes|wrHdata~0 (
// Equation(s):
// \hexes|wrHdata~0_combout  = ( !aluout_M[7] & ( (!\aluout_M[4]~DUPLICATE_q  & (!aluout_M[5] & (!\aluout_M[2]~DUPLICATE_q  & \wrmem_M~DUPLICATE_q ))) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|wrHdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|wrHdata~0 .extended_lut = "off";
defparam \hexes|wrHdata~0 .lut_mask = 64'h0080008000000000;
defparam \hexes|wrHdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \hexes|wrHdata (
// Equation(s):
// \hexes|wrHdata~combout  = ( \hexes|wrHdata~0_combout  & ( \dmem~33_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~2_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~1_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~2_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~1_combout ),
	.datae(!\hexes|wrHdata~0_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|wrHdata~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|wrHdata .extended_lut = "off";
defparam \hexes|wrHdata .lut_mask = 64'h0000000000000001;
defparam \hexes|wrHdata .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \hexes|hdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[9] .is_wysiwyg = "true";
defparam \hexes|hdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \leds|ldata[9]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \dbusr[9]~176 (
// Equation(s):
// \dbusr[9]~176_combout  = ( \leds|ldata[9]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( (((\switches|ready~0_combout  & \switches|sdata [9])) # (aluout_M[5])) # (\hexes|hdata [9]) ) ) ) # ( !\leds|ldata[9]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( 
// (!\hexes|hdata [9] & (\switches|ready~0_combout  & (\switches|sdata [9]))) # (\hexes|hdata [9] & ((!aluout_M[5]) # ((\switches|ready~0_combout  & \switches|sdata [9])))) ) ) ) # ( \leds|ldata[9]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( 
// (\switches|ready~0_combout  & \switches|sdata [9]) ) ) ) # ( !\leds|ldata[9]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|ready~0_combout  & \switches|sdata [9]) ) ) )

	.dataa(!\hexes|hdata [9]),
	.datab(!\switches|ready~0_combout ),
	.datac(!\switches|sdata [9]),
	.datad(!aluout_M[5]),
	.datae(!\leds|ldata[9]~_Duplicate_1_q ),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~176 .extended_lut = "off";
defparam \dbusr[9]~176 .lut_mask = 64'h03030303570357FF;
defparam \dbusr[9]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N50
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \dbusr[9]~87 (
// Equation(s):
// \dbusr[9]~87_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[48] & ( (!\dmem~37_combout ) # (((!\dmem~35_combout ) # (!\dmem~36_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[48] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~87 .extended_lut = "off";
defparam \dbusr[9]~87 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[9]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101242085108412FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \dbusr[9]~86 (
// Equation(s):
// \dbusr[9]~86_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )))) ) )

	.dataa(!\dmem~10_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~86 .extended_lut = "off";
defparam \dbusr[9]~86 .lut_mask = 64'hA0ACA0ACA3AFA3AF;
defparam \dbusr[9]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \dbusr[9]~177 (
// Equation(s):
// \dbusr[9]~177_combout  = ( \dbusr~0_combout  & ( \dbusr[9]~86_combout  & ( (\dbusr[9]~176_combout  & \hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[9]~86_combout  & ( (!dmem_rtl_0_bypass[47]) # (((\dbusr[9]~176_combout  & 
// \hexes|Equal0~4_combout )) # (\dbusr[9]~87_combout )) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[9]~86_combout  & ( (\dbusr[9]~176_combout  & \hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[9]~86_combout  & ( (!dmem_rtl_0_bypass[47] & 
// ((!\dbusr[9]~87_combout ) # ((\dbusr[9]~176_combout  & \hexes|Equal0~4_combout )))) # (dmem_rtl_0_bypass[47] & (\dbusr[9]~176_combout  & (\hexes|Equal0~4_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[47]),
	.datab(!\dbusr[9]~176_combout ),
	.datac(!\hexes|Equal0~4_combout ),
	.datad(!\dbusr[9]~87_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[9]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~177 .extended_lut = "off";
defparam \dbusr[9]~177 .lut_mask = 64'hAB030303ABFF0303;
defparam \dbusr[9]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \memout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[9]~177_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[9] .is_wysiwyg = "true";
defparam \memout_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N52
dffeas \aluout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[9] .is_wysiwyg = "true";
defparam \aluout_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N34
dffeas \pcplus_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[9] .is_wysiwyg = "true";
defparam \pcplus_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N46
dffeas \pcplus_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[9] .is_wysiwyg = "true";
defparam \pcplus_W[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \wregval_W[9]~19 (
// Equation(s):
// \wregval_W[9]~19_combout  = ( pcplus_W[9] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # ((memout_W[9])))) # (\selaluout_W~q  & (((aluout_W[9])))) ) ) # ( !pcplus_W[9] & ( (!\selaluout_W~q  & (\selmemout_W~q  & (memout_W[9]))) # (\selaluout_W~q  & 
// (((aluout_W[9])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[9]),
	.datad(!aluout_W[9]),
	.datae(gnd),
	.dataf(!pcplus_W[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[9]~19 .extended_lut = "off";
defparam \wregval_W[9]~19 .lut_mask = 64'h025702578ADF8ADF;
defparam \wregval_W[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N50
dffeas \regs_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \dbusr[9]~136 (
// Equation(s):
// \dbusr[9]~136_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dbusr[9]~87_combout  & ( (!\dmem~0_q  & (((!\dmem~10_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dbusr[9]~87_combout  & ( (!\dmem~0_q  & (((!\dmem~10_q )))) # (\dmem~0_q  & 
// (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~10_q ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\dbusr[9]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~136 .extended_lut = "off";
defparam \dbusr[9]~136 .lut_mask = 64'h00000000F011F0DD;
defparam \dbusr[9]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \hexes|hdata[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[9]~DUPLICATE .is_wysiwyg = "true";
defparam \hexes|hdata[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \dbusr[9]~88 (
// Equation(s):
// \dbusr[9]~88_combout  = ( \dmem~39_combout  & ( (!\wrmem_M~q  & ((!aluout_M[5] & (\hexes|hdata[9]~DUPLICATE_q )) # (aluout_M[5] & ((\leds|ldata[9]~_Duplicate_1_q ))))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\hexes|hdata[9]~DUPLICATE_q ),
	.datac(!\leds|ldata[9]~_Duplicate_1_q ),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~88 .extended_lut = "off";
defparam \dbusr[9]~88 .lut_mask = 64'h00000000220A220A;
defparam \dbusr[9]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \dbusr[9]~89 (
// Equation(s):
// \dbusr[9]~89_combout  = ( \switches|sdata [9] & ( \switches|ready~0_combout  & ( (\hexes|Equal0~0_combout  & \hexes|Equal0~6_combout ) ) ) ) # ( !\switches|sdata [9] & ( \switches|ready~0_combout  & ( (\dbusr[9]~88_combout  & (\hexes|Equal0~0_combout  & 
// \hexes|Equal0~6_combout )) ) ) ) # ( \switches|sdata [9] & ( !\switches|ready~0_combout  & ( (\dbusr[9]~88_combout  & (\hexes|Equal0~0_combout  & \hexes|Equal0~6_combout )) ) ) ) # ( !\switches|sdata [9] & ( !\switches|ready~0_combout  & ( 
// (\dbusr[9]~88_combout  & (\hexes|Equal0~0_combout  & \hexes|Equal0~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\dbusr[9]~88_combout ),
	.datac(!\hexes|Equal0~0_combout ),
	.datad(!\hexes|Equal0~6_combout ),
	.datae(!\switches|sdata [9]),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[9]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[9]~89 .extended_lut = "off";
defparam \dbusr[9]~89 .lut_mask = 64'h000300030003000F;
defparam \dbusr[9]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \result_M[9]~57 (
// Equation(s):
// \result_M[9]~57_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[9]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!dmem_rtl_0_bypass[47] & !\dbusr[9]~87_combout )) # (\dbusr[9]~136_combout )))) # (\dbusr[9]~89_combout ) ) )

	.dataa(!\dbusr[9]~136_combout ),
	.datab(!\dbusr[9]~89_combout ),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[9]~87_combout ),
	.datag(!restmp_M[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[9]~57 .extended_lut = "on";
defparam \result_M[9]~57 .lut_mask = 64'h0F0FF7330F0F7733;
defparam \result_M[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \result_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[9]~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[9] .is_wysiwyg = "true";
defparam \result_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \regval1_D[9]~109 (
// Equation(s):
// \regval1_D[9]~109_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~10_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[22]))))) # (\forw1W_D~combout  & (((result_W[9])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a9 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[22]))))) # (\forw1W_D~combout  & (((result_W[9])))) ) )

	.dataa(!regs_rtl_0_bypass[22]),
	.datab(!result_W[9]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~109 .extended_lut = "on";
defparam \regval1_D[9]~109 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[9]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \Add1~101_sumout  & ( ((\Add2~101_sumout  & (\Selector0~0_combout  & alufunc_A[3]))) # (\Selector6~0_combout ) ) ) # ( !\Add1~101_sumout  & ( (\Add2~101_sumout  & (\Selector0~0_combout  & alufunc_A[3])) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Add2~101_sumout ),
	.datac(!\Selector0~0_combout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h0003000355575557;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \regval1_D[9]~25 (
// Equation(s):
// \regval1_D[9]~25_combout  = ( \forw1A_D~combout  & ( \Selector22~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[9])) # (\selaluout_A~DUPLICATE_q  & ((alufunc_A[5]))) ) ) ) # ( \forw1A_D~combout  & ( !\Selector22~2_combout  & ( 
// (!\selaluout_A~DUPLICATE_q  & (pcplus_A[9])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector22~0_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[9]),
	.datac(!alufunc_A[5]),
	.datad(!\Selector22~0_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~25 .extended_lut = "off";
defparam \regval1_D[9]~25 .lut_mask = 64'h0000222700002727;
defparam \regval1_D[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \result_M[9]~22 (
// Equation(s):
// \result_M[9]~22_combout  = ( \dbusr[9]~89_combout  & ( \dbusr[9]~86_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( !\dbusr[9]~89_combout  & ( \dbusr[9]~86_combout  & ( (!\dbusr~0_combout  & (\selmemout_M~DUPLICATE_q  & ((!dmem_rtl_0_bypass[47]) # 
// (\dbusr[9]~87_combout )))) ) ) ) # ( \dbusr[9]~89_combout  & ( !\dbusr[9]~86_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( !\dbusr[9]~89_combout  & ( !\dbusr[9]~86_combout  & ( (!dmem_rtl_0_bypass[47] & (!\dbusr~0_combout  & (\selmemout_M~DUPLICATE_q  
// & !\dbusr[9]~87_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[47]),
	.datab(!\dbusr~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[9]~87_combout ),
	.datae(!\dbusr[9]~89_combout ),
	.dataf(!\dbusr[9]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[9]~22 .extended_lut = "off";
defparam \result_M[9]~22 .lut_mask = 64'h08000F0F080C0F0F;
defparam \result_M[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \regval1_D[9]~26 (
// Equation(s):
// \regval1_D[9]~26_combout  = ( \forw1A_D~combout  & ( \result_M[9]~22_combout  & ( \regval1_D[9]~25_combout  ) ) ) # ( !\forw1A_D~combout  & ( \result_M[9]~22_combout  & ( ((\regval1_D[9]~25_combout ) # (\regval1_D[9]~109_combout )) # (\forw1M_D~combout ) 
// ) ) ) # ( \forw1A_D~combout  & ( !\result_M[9]~22_combout  & ( \regval1_D[9]~25_combout  ) ) ) # ( !\forw1A_D~combout  & ( !\result_M[9]~22_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[9]~109_combout ))) # (\forw1M_D~combout  & 
// (\result_M[9]~23_combout ))) # (\regval1_D[9]~25_combout ) ) ) )

	.dataa(!\result_M[9]~23_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\regval1_D[9]~109_combout ),
	.datad(!\regval1_D[9]~25_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\result_M[9]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~26 .extended_lut = "off";
defparam \regval1_D[9]~26 .lut_mask = 64'h1DFF00FF3FFF00FF;
defparam \regval1_D[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N44
dffeas \regval1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[9]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[9] .is_wysiwyg = "true";
defparam \regval1_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[9]~17_combout  & ( \alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[1] & (alufunc_A[2] & !alufunc_A[3])) ) ) ) # ( !\aluin2_A[9]~17_combout  & ( \alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[1] & (alufunc_A[2] & (!alufunc_A[3] 
// $ (!regval1_A[9])))) ) ) ) # ( \aluin2_A[9]~17_combout  & ( !\alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & (!alufunc_A[1] $ (!alufunc_A[3] $ (regval1_A[9])))) ) ) ) # ( !\aluin2_A[9]~17_combout  & ( !\alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & 
// (!alufunc_A[3] $ (((!alufunc_A[1]) # (!regval1_A[9]))))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[3]),
	.datad(!regval1_A[9]),
	.datae(!\aluin2_A[9]~17_combout ),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0312122102202020;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \Add2~101_sumout  & ( \Add1~101_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout ) # (\Selector22~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add2~101_sumout  & ( \Add1~101_sumout  & ( (alufunc_A[5] & 
// ((\Selector22~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Add2~101_sumout  & ( !\Add1~101_sumout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector22~0_combout ))) ) ) ) # ( !\Add2~101_sumout  & ( !\Add1~101_sumout  & ( (alufunc_A[5] & 
// \Selector22~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector22~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add2~101_sumout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'h0303033313131333;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \result_A[9]~35 (
// Equation(s):
// \result_A[9]~35_combout  = ( \selaluout_A~q  & ( \Selector22~3_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[9]),
	.datad(!\Selector22~3_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[9]~35 .extended_lut = "off";
defparam \result_A[9]~35 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N23
dffeas \restmp_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[9]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[9] .is_wysiwyg = "true";
defparam \restmp_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \result_M[9]~23 (
// Equation(s):
// \result_M[9]~23_combout  = ( restmp_M[9] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[9]~23 .extended_lut = "off";
defparam \result_M[9]~23 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_M[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N14
dffeas \regs_rtl_1_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N38
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \regval2_D[9]~109 (
// Equation(s):
// \regval2_D[9]~109_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~43_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[22])))))) # (\forw2W_D~combout  & (result_W[9])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a9 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[22])))))) # (\forw2W_D~combout  & (result_W[9])) ) )

	.dataa(!result_W[9]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!regs_rtl_1_bypass[22]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~109 .extended_lut = "on";
defparam \regval2_D[9]~109 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[9]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \regval2_D[9]~29 (
// Equation(s):
// \regval2_D[9]~29_combout  = ( alufunc_A[5] & ( \Selector22~2_combout  & ( (\forw2A_D~combout  & ((\selaluout_A~DUPLICATE_q ) # (pcplus_A[9]))) ) ) ) # ( !alufunc_A[5] & ( \Selector22~2_combout  & ( (\forw2A_D~combout  & (pcplus_A[9] & 
// !\selaluout_A~DUPLICATE_q )) ) ) ) # ( alufunc_A[5] & ( !\Selector22~2_combout  & ( (\forw2A_D~combout  & ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[9])) # (\selaluout_A~DUPLICATE_q  & ((\Selector22~0_combout ))))) ) ) ) # ( !alufunc_A[5] & ( 
// !\Selector22~2_combout  & ( (\forw2A_D~combout  & (pcplus_A[9] & !\selaluout_A~DUPLICATE_q )) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!pcplus_A[9]),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector22~0_combout ),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~29 .extended_lut = "off";
defparam \regval2_D[9]~29 .lut_mask = 64'h1010101510101515;
defparam \regval2_D[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \regval2_D[9]~30 (
// Equation(s):
// \regval2_D[9]~30_combout  = ( \regval2_D[9]~29_combout  & ( \result_M[9]~22_combout  ) ) # ( !\regval2_D[9]~29_combout  & ( \result_M[9]~22_combout  & ( (!\forw2A_D~combout  & ((\regval2_D[9]~109_combout ) # (\forw2M_D~combout ))) ) ) ) # ( 
// \regval2_D[9]~29_combout  & ( !\result_M[9]~22_combout  ) ) # ( !\regval2_D[9]~29_combout  & ( !\result_M[9]~22_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & ((\regval2_D[9]~109_combout ))) # (\forw2M_D~combout  & (\result_M[9]~23_combout 
// )))) ) ) )

	.dataa(!\result_M[9]~23_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[9]~109_combout ),
	.datae(!\regval2_D[9]~29_combout ),
	.dataf(!\result_M[9]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~30 .extended_lut = "off";
defparam \regval2_D[9]~30 .lut_mask = 64'h10D0FFFF30F0FFFF;
defparam \regval2_D[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N49
dffeas \regval2_A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[9]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N56
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N33
cyclonev_lcell_comb \aluin2_A[10]~29 (
// Equation(s):
// \aluin2_A[10]~29_combout  = ( regval2_A[10] & ( (!\aluimm_A~q ) # (\off_A[11]~DUPLICATE_q ) ) ) # ( !regval2_A[10] & ( (\off_A[11]~DUPLICATE_q  & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[11]~DUPLICATE_q ),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~29 .extended_lut = "off";
defparam \aluin2_A[10]~29 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N36
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A[10]~29_combout  & ( (!alufunc_A[0] & (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (\regval1_A[10]~DUPLICATE_q )))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A[10]~29_combout  & 
// ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (((!alufunc_A[0] & !\regval1_A[10]~DUPLICATE_q ))))) ) ) ) # ( \alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A[10]~29_combout  & ( (!alufunc_A[0] & (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ 
// (!\regval1_A[10]~DUPLICATE_q )))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A[10]~29_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (!alufunc_A[3] $ (((!alufunc_A[0]) # (!\regval1_A[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[2]~DUPLICATE_q ),
	.datad(!\regval1_A[10]~DUPLICATE_q ),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h03060208060C0802;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Selector0~1_combout  & ( (((\Add1~105_sumout  & \Selector6~0_combout )) # (\Add2~105_sumout )) # (\Selector21~0_combout ) ) ) # ( !\Selector0~1_combout  & ( ((\Add1~105_sumout  & \Selector6~0_combout )) # (\Selector21~0_combout 
// ) ) )

	.dataa(!\Add1~105_sumout ),
	.datab(!\Selector21~0_combout ),
	.datac(!\Add2~105_sumout ),
	.datad(!\Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h337733773F7F3F7F;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[21]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[21]~feeder_combout  = ( aluout_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( dmem_rtl_0_bypass[22] & ( dmem_rtl_0_bypass[17] & ( (!dmem_rtl_0_bypass[18]) # ((!dmem_rtl_0_bypass[21]) # (!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20]))) ) ) ) # ( !dmem_rtl_0_bypass[22] & ( dmem_rtl_0_bypass[17] & ( 
// (!dmem_rtl_0_bypass[18]) # ((!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20])) # (dmem_rtl_0_bypass[21])) ) ) ) # ( dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[17] & ( ((!dmem_rtl_0_bypass[21]) # (!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20]))) # 
// (dmem_rtl_0_bypass[18]) ) ) ) # ( !dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[17] & ( ((!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20])) # (dmem_rtl_0_bypass[21])) # (dmem_rtl_0_bypass[18]) ) ) )

	.dataa(!dmem_rtl_0_bypass[18]),
	.datab(!dmem_rtl_0_bypass[21]),
	.datac(!dmem_rtl_0_bypass[19]),
	.datad(!dmem_rtl_0_bypass[20]),
	.datae(!dmem_rtl_0_bypass[22]),
	.dataf(!dmem_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h7FF7DFFDBFFBEFFE;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N37
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \dbusr[6]~74 (
// Equation(s):
// \dbusr[6]~74_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[42] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[42] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~74 .extended_lut = "off";
defparam \dbusr[6]~74 .lut_mask = 64'h00000000FFFFFFEF;
defparam \dbusr[6]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \dbusr[6]~76 (
// Equation(s):
// \dbusr[6]~76_combout  = ( \dmem~39_combout  & ( (!\wrmem_M~DUPLICATE_q  & ((!aluout_M[5] & ((\hexes|hdata [6]))) # (aluout_M[5] & (\leds|ldata[6]~_Duplicate_1_q )))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\leds|ldata[6]~_Duplicate_1_q ),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!\hexes|hdata [6]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~76 .extended_lut = "off";
defparam \dbusr[6]~76 .lut_mask = 64'h0000000010B010B0;
defparam \dbusr[6]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \dbusr[6]~77 (
// Equation(s):
// \dbusr[6]~77_combout  = ( \dbusr[6]~76_combout  & ( (\hexes|Equal0~0_combout  & \hexes|Equal0~6_combout ) ) ) # ( !\dbusr[6]~76_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~6_combout  & (\switches|ready~0_combout  & \switches|sdata [6]))) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~6_combout ),
	.datac(!\switches|ready~0_combout ),
	.datad(!\switches|sdata [6]),
	.datae(gnd),
	.dataf(!\dbusr[6]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~77 .extended_lut = "off";
defparam \dbusr[6]~77 .lut_mask = 64'h0001000111111111;
defparam \dbusr[6]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \dbusr[6]~75 (
// Equation(s):
// \dbusr[6]~75_combout  = ( \dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dbusr[6]~74_combout  & ((!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) ) ) 
// ) # ( !\dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & (\dbusr[6]~74_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) ) ) ) # ( \dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dbusr[6]~74_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) ) ) ) # ( !\dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dbusr[6]~74_combout  & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbusr[6]~74_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\dmem~7_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[6]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[6]~75 .extended_lut = "off";
defparam \dbusr[6]~75 .lut_mask = 64'h00010A0B04050E0F;
defparam \dbusr[6]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \restmp_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[6]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[6] .is_wysiwyg = "true";
defparam \restmp_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \result_M[6]~109 (
// Equation(s):
// \result_M[6]~109_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[6]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[6]~74_combout  & dmem_rtl_0_bypass[41])) # (\dbusr[6]~75_combout )))) # (\dbusr[6]~77_combout ) ) )

	.dataa(!\dbusr[6]~74_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[41]),
	.datad(!\dbusr[6]~77_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[6]~75_combout ),
	.datag(!restmp_M[6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[6]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[6]~109 .extended_lut = "on";
defparam \result_M[6]~109 .lut_mask = 64'h0F0F08FF0F0FCCFF;
defparam \result_M[6]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \result_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[6]~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[6] .is_wysiwyg = "true";
defparam \result_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \regs_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N23
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \regval1_D[6]~101 (
// Equation(s):
// \regval1_D[6]~101_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~7_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (result_W[6])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (result_W[6])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!regs_rtl_0_bypass[19]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~101 .extended_lut = "on";
defparam \regval1_D[6]~101 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[6]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \regval1_D[6]~20 (
// Equation(s):
// \regval1_D[6]~20_combout  = ( \result_M[6]~109_combout  & ( (!\forw1A_D~combout  & (((\forw1M_D~combout )) # (\regval1_D[6]~101_combout ))) # (\forw1A_D~combout  & (((\result_A[6]~8_combout )))) ) ) # ( !\result_M[6]~109_combout  & ( (!\forw1A_D~combout  
// & (\regval1_D[6]~101_combout  & (!\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[6]~8_combout )))) ) )

	.dataa(!\regval1_D[6]~101_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_A[6]~8_combout ),
	.datae(gnd),
	.dataf(!\result_M[6]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~20 .extended_lut = "off";
defparam \regval1_D[6]~20 .lut_mask = 64'h407340734C7F4C7F;
defparam \regval1_D[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \regval1_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[6]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \regval1_A[6]~DUPLICATE_q  & ( \aluin2_A[6]~18_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !\regval1_A[6]~DUPLICATE_q  & ( 
// \aluin2_A[6]~18_combout  & ( (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!alufunc_A[1]))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !alufunc_A[1])))) ) ) ) # ( \regval1_A[6]~DUPLICATE_q  & ( !\aluin2_A[6]~18_combout  & ( 
// (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!alufunc_A[1]))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & !alufunc_A[1])))) ) ) ) # ( !\regval1_A[6]~DUPLICATE_q  & ( !\aluin2_A[6]~18_combout  & ( (alufunc_A[2] & (alufunc_A[3] & 
// ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[1]),
	.datae(!\regval1_A[6]~DUPLICATE_q ),
	.dataf(!\aluin2_A[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0302122012203002;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Add2~93_sumout  & ( (((\Selector6~0_combout  & \Add1~93_sumout )) # (\Selector25~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~93_sumout  & ( ((\Selector6~0_combout  & \Add1~93_sumout )) # (\Selector25~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector25~0_combout ),
	.datad(!\Add1~93_sumout ),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \aluout_M[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N5
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N47
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N52
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N17
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[10] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[9] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[10] & ( dmem_rtl_0_bypass[6] & ( 
// (!dmem_rtl_0_bypass[9] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( dmem_rtl_0_bypass[10] & ( !dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ 
// (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[10] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[9]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[10]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h8008400420021001;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N17
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \dbusr[18]~51 (
// Equation(s):
// \dbusr[18]~51_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[66] & ( (!\dmem~36_combout ) # (((!\dmem~35_combout ) # (!\dmem~37_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[66] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~51 .extended_lut = "off";
defparam \dbusr[18]~51 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[18]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \dbusr[18]~130 (
// Equation(s):
// \dbusr[18]~130_combout  = ( \dmem~0_q  & ( \dmem~19_q  & ( (\dbusr[18]~51_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( !\dmem~0_q  & ( \dmem~19_q  & ( \dbusr[18]~51_combout  ) ) ) # ( \dmem~0_q  & ( !\dmem~19_q  & ( (\dbusr[18]~51_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) )

	.dataa(!\dbusr[18]~51_combout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem~19_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[18]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[18]~130 .extended_lut = "off";
defparam \dbusr[18]~130 .lut_mask = 64'h0000015155550151;
defparam \dbusr[18]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \dmem_rtl_0_bypass[65]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[65]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \result_M[18]~77 (
// Equation(s):
// \result_M[18]~77_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[18]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((\dmem_rtl_0_bypass[65]~DUPLICATE_q  & !\dbusr[18]~51_combout )) # (\dbusr[18]~130_combout )))) # 
// (\dbusr[18]~53_combout ) ) )

	.dataa(!\dbusr[18]~130_combout ),
	.datab(!\dbusr[18]~53_combout ),
	.datac(!\dmem_rtl_0_bypass[65]~DUPLICATE_q ),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[18]~51_combout ),
	.datag(!restmp_M[18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[18]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[18]~77 .extended_lut = "on";
defparam \result_M[18]~77 .lut_mask = 64'h0F0F7F330F0F7733;
defparam \result_M[18]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \result_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[18]~77_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[18] .is_wysiwyg = "true";
defparam \result_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \regs_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \regval1_D[18]~129 (
// Equation(s):
// \regval1_D[18]~129_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~19_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[31])))))) # (\forw1W_D~combout  & (result_W[18])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a18 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[31])))))) # (\forw1W_D~combout  & (result_W[18])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[18]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!regs_rtl_0_bypass[31]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~129 .extended_lut = "on";
defparam \regval1_D[18]~129 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[18]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \result_M[18]~10 (
// Equation(s):
// \result_M[18]~10_combout  = ( \dbusr~0_combout  & ( \dbusr[18]~50_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[18]~53_combout ) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[18]~50_combout  & ( (\selmemout_M~DUPLICATE_q  & (((\dbusr[18]~53_combout ) # 
// (\dmem_rtl_0_bypass[65]~DUPLICATE_q )) # (\dbusr[18]~51_combout ))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[18]~50_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[18]~53_combout ) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[18]~50_combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((!\dbusr[18]~51_combout  & \dmem_rtl_0_bypass[65]~DUPLICATE_q )) # (\dbusr[18]~53_combout ))) ) ) )

	.dataa(!\dbusr[18]~51_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dmem_rtl_0_bypass[65]~DUPLICATE_q ),
	.datad(!\dbusr[18]~53_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[18]~10 .extended_lut = "off";
defparam \result_M[18]~10 .lut_mask = 64'h0233003313330033;
defparam \result_M[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \regval1_D[18]~13 (
// Equation(s):
// \regval1_D[18]~13_combout  = ( \result_M[18]~10_combout  & ( \result_A[18]~59_combout  & ( ((\regval1_D[18]~129_combout ) # (\forw1A_D~combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_M[18]~10_combout  & ( \result_A[18]~59_combout  & ( 
// ((!\forw1M_D~combout  & ((\regval1_D[18]~129_combout ))) # (\forw1M_D~combout  & (\result_M[18]~11_combout ))) # (\forw1A_D~combout ) ) ) ) # ( \result_M[18]~10_combout  & ( !\result_A[18]~59_combout  & ( (!\forw1A_D~combout  & 
// ((\regval1_D[18]~129_combout ) # (\forw1M_D~combout ))) ) ) ) # ( !\result_M[18]~10_combout  & ( !\result_A[18]~59_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & ((\regval1_D[18]~129_combout ))) # (\forw1M_D~combout  & 
// (\result_M[18]~11_combout )))) ) ) )

	.dataa(!\result_M[18]~11_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\regval1_D[18]~129_combout ),
	.datae(!\result_M[18]~10_combout ),
	.dataf(!\result_A[18]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~13 .extended_lut = "off";
defparam \regval1_D[18]~13 .lut_mask = 64'h10D030F01FDF3FFF;
defparam \regval1_D[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N1
dffeas \regval1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[18]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[18] .is_wysiwyg = "true";
defparam \regval1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N21
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \aluin2_A[18]~22_combout  & ( regval1_A[18] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[18]~22_combout  & ( 
// regval1_A[18] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[18]~22_combout  & ( !regval1_A[18] & ( 
// (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[18]~22_combout  & ( !regval1_A[18] & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (alufunc_A[3] & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\aluin2_A[18]~22_combout ),
	.dataf(!regval1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h1110144014404140;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \Add1~73_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \result_A[18]~59 (
// Equation(s):
// \result_A[18]~59_combout  = ( !\selaluout_A~q  & ( (((pcplus_A[18]))) ) ) # ( \selaluout_A~q  & ( (alufunc_A[5] & ((((\Selector0~1_combout  & \Add2~73_sumout )) # (\Selector13~2_combout )) # (\Selector13~0_combout ))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Add2~73_sumout ),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector13~2_combout ),
	.datag(!pcplus_A[18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~59 .extended_lut = "on";
defparam \result_A[18]~59 .lut_mask = 64'h0F0F03070F0F0F0F;
defparam \result_A[18]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \restmp_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[18]~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[18] .is_wysiwyg = "true";
defparam \restmp_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \result_M[18]~11 (
// Equation(s):
// \result_M[18]~11_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!restmp_M[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[18]~11 .extended_lut = "off";
defparam \result_M[18]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \result_M[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \regs_rtl_1_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \regval2_D[18]~129 (
// Equation(s):
// \regval2_D[18]~129_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~52_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[31])))))) # (\forw2W_D~combout  & (result_W[18])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a18 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[31])))))) # (\forw2W_D~combout  & (result_W[18])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[18]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a18 ),
	.datad(!regs_rtl_1_bypass[31]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~129 .extended_lut = "on";
defparam \regval2_D[18]~129 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[18]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \regval2_D[18]~17 (
// Equation(s):
// \regval2_D[18]~17_combout  = ( \result_M[18]~10_combout  & ( \result_A[18]~59_combout  & ( ((\regval2_D[18]~129_combout ) # (\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_M[18]~10_combout  & ( \result_A[18]~59_combout  & ( 
// ((!\forw2M_D~combout  & ((\regval2_D[18]~129_combout ))) # (\forw2M_D~combout  & (\result_M[18]~11_combout ))) # (\forw2A_D~combout ) ) ) ) # ( \result_M[18]~10_combout  & ( !\result_A[18]~59_combout  & ( (!\forw2A_D~combout  & 
// ((\regval2_D[18]~129_combout ) # (\forw2M_D~combout ))) ) ) ) # ( !\result_M[18]~10_combout  & ( !\result_A[18]~59_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & ((\regval2_D[18]~129_combout ))) # (\forw2M_D~combout  & 
// (\result_M[18]~11_combout )))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\result_M[18]~11_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\regval2_D[18]~129_combout ),
	.datae(!\result_M[18]~10_combout ),
	.dataf(!\result_A[18]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~17 .extended_lut = "off";
defparam \regval2_D[18]~17 .lut_mask = 64'h02A20AAA57F75FFF;
defparam \regval2_D[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N37
dffeas \regval2_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[18]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[18] .is_wysiwyg = "true";
defparam \regval2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \Selector13~0_combout  & ( \Add1~73_sumout  ) ) # ( !\Selector13~0_combout  & ( \Add1~73_sumout  & ( ((\Selector0~1_combout  & \Add2~73_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector13~0_combout  & ( !\Add1~73_sumout  ) 
// ) # ( !\Selector13~0_combout  & ( !\Add1~73_sumout  & ( (\Selector0~1_combout  & \Add2~73_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add2~73_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(!\Selector13~0_combout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N5
dffeas \aluout_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N11
dffeas \aluout_M[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \hexes|Equal0~3 (
// Equation(s):
// \hexes|Equal0~3_combout  = ( aluout_M[20] & ( \aluout_M[19]~DUPLICATE_q  & ( (\aluout_M[18]~DUPLICATE_q  & (aluout_M[16] & (aluout_M[12] & \aluout_M[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[18]~DUPLICATE_q ),
	.datab(!aluout_M[16]),
	.datac(!aluout_M[12]),
	.datad(!\aluout_M[17]~DUPLICATE_q ),
	.datae(!aluout_M[20]),
	.dataf(!\aluout_M[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~3 .extended_lut = "off";
defparam \hexes|Equal0~3 .lut_mask = 64'h0000000000000001;
defparam \hexes|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N49
dffeas \hexes|hdata[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[20]~DUPLICATE .is_wysiwyg = "true";
defparam \hexes|hdata[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \dbusr[20]~42 (
// Equation(s):
// \dbusr[20]~42_combout  = ( !aluout_M[7] & ( !aluout_M[4] & ( (!\wrmem_M~q  & (!aluout_M[5] & (!aluout_M[2] & \hexes|hdata[20]~DUPLICATE_q ))) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[5]),
	.datac(!aluout_M[2]),
	.datad(!\hexes|hdata[20]~DUPLICATE_q ),
	.datae(!aluout_M[7]),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~42 .extended_lut = "off";
defparam \dbusr[20]~42 .lut_mask = 64'h0080000000000000;
defparam \dbusr[20]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \dbusr[20]~43 (
// Equation(s):
// \dbusr[20]~43_combout  = ( \dmem~33_combout  & ( \dbusr[20]~42_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[20]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~43 .extended_lut = "off";
defparam \dbusr[20]~43 .lut_mask = 64'h0000000000000001;
defparam \dbusr[20]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y7_N37
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E80201000001052101200000000000000000";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N36
cyclonev_lcell_comb \dbusr[20]~40 (
// Equation(s):
// \dbusr[20]~40_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\dmem~21_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~40 .extended_lut = "off";
defparam \dbusr[20]~40 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dbusr[20]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \dbusr[20]~41 (
// Equation(s):
// \dbusr[20]~41_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[70] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[70] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~34_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~41 .extended_lut = "off";
defparam \dbusr[20]~41 .lut_mask = 64'h00000000FFFFFEFF;
defparam \dbusr[20]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \dbusr[20]~44 (
// Equation(s):
// \dbusr[20]~44_combout  = ( \dbusr[20]~41_combout  & ( ((!\dbusr~0_combout  & \dbusr[20]~40_combout )) # (\dbusr[20]~43_combout ) ) ) # ( !\dbusr[20]~41_combout  & ( ((dmem_rtl_0_bypass[69] & !\dbusr~0_combout )) # (\dbusr[20]~43_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[69]),
	.datab(!\dbusr~0_combout ),
	.datac(!\dbusr[20]~43_combout ),
	.datad(!\dbusr[20]~40_combout ),
	.datae(gnd),
	.dataf(!\dbusr[20]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~44 .extended_lut = "off";
defparam \dbusr[20]~44 .lut_mask = 64'h4F4F4F4F0FCF0FCF;
defparam \dbusr[20]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \result_A[20]~30 (
// Equation(s):
// \result_A[20]~30_combout  = (!\selaluout_A~q  & (pcplus_A[20])) # (\selaluout_A~q  & (((\Selector11~1_combout  & alufunc_A[5]))))

	.dataa(!pcplus_A[20]),
	.datab(!\Selector11~1_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\selaluout_A~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~30 .extended_lut = "off";
defparam \result_A[20]~30 .lut_mask = 64'h5503550355035503;
defparam \result_A[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N50
dffeas \restmp_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[20]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[20] .is_wysiwyg = "true";
defparam \restmp_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N56
dffeas \regs_rtl_1_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \dbusr[20]~128 (
// Equation(s):
// \dbusr[20]~128_combout  = ( \dbusr[20]~41_combout  & ( \dmem~21_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( \dbusr[20]~41_combout  & ( !\dmem~21_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\dbusr[20]~41_combout ),
	.dataf(!\dmem~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[20]~128 .extended_lut = "off";
defparam \dbusr[20]~128 .lut_mask = 64'h000001310000CDFD;
defparam \dbusr[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \result_M[20]~85 (
// Equation(s):
// \result_M[20]~85_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[20]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((dmem_rtl_0_bypass[69] & !\dbusr[20]~41_combout )) # (\dbusr[20]~128_combout )))) # (\dbusr[20]~43_combout ) ) )

	.dataa(!\dbusr[20]~43_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[69]),
	.datad(!\dbusr[20]~41_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[20]~128_combout ),
	.datag(!restmp_M[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[20]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[20]~85 .extended_lut = "on";
defparam \result_M[20]~85 .lut_mask = 64'h0F0F5D550F0FDDDD;
defparam \result_M[20]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N31
dffeas \result_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[20]~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[20] .is_wysiwyg = "true";
defparam \result_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N38
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N54
cyclonev_lcell_comb \regval2_D[20]~137 (
// Equation(s):
// \regval2_D[20]~137_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~54_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[33]))))) # (\forw2W_D~combout  & (((result_W[20])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a20 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[33]))))) # (\forw2W_D~combout  & (((result_W[20])))) ) )

	.dataa(!regs_rtl_1_bypass[33]),
	.datab(!result_W[20]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a20 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~137 .extended_lut = "on";
defparam \regval2_D[20]~137 .lut_mask = 64'h0F330F3355335533;
defparam \regval2_D[20]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \regval2_D[20]~13 (
// Equation(s):
// \regval2_D[20]~13_combout  = ( \regval2_D[20]~137_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[20]))) # (\selmemout_M~DUPLICATE_q  & (\dbusr[20]~44_combout ))) ) ) # ( !\regval2_D[20]~137_combout  & ( (\forw2M_D~combout  
// & ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[20]))) # (\selmemout_M~DUPLICATE_q  & (\dbusr[20]~44_combout )))) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\forw2M_D~combout ),
	.datac(!\dbusr[20]~44_combout ),
	.datad(!restmp_M[20]),
	.datae(gnd),
	.dataf(!\regval2_D[20]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~13 .extended_lut = "off";
defparam \regval2_D[20]~13 .lut_mask = 64'h01230123CDEFCDEF;
defparam \regval2_D[20]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N9
cyclonev_lcell_comb \regval2_D[20]~14 (
// Equation(s):
// \regval2_D[20]~14_combout  = ( \forw2A_D~combout  & ( \regval2_D[20]~13_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[20])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector11~1_combout )))) ) ) ) # ( !\forw2A_D~combout  & ( 
// \regval2_D[20]~13_combout  ) ) # ( \forw2A_D~combout  & ( !\regval2_D[20]~13_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[20])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector11~1_combout )))) ) ) )

	.dataa(!pcplus_A[20]),
	.datab(!alufunc_A[5]),
	.datac(!\Selector11~1_combout ),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\regval2_D[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~14 .extended_lut = "off";
defparam \regval2_D[20]~14 .lut_mask = 64'h00005503FFFF5503;
defparam \regval2_D[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N11
dffeas \regval2_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[20]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[20] .is_wysiwyg = "true";
defparam \regval2_A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \aluin2_A[20]~27 (
// Equation(s):
// \aluin2_A[20]~27_combout  = ( \aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~q  & ( regval2_A[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[20]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~27 .extended_lut = "off";
defparam \aluin2_A[20]~27 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \aluin2_A[20]~27_combout  & ( regval1_A[20] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # ( 
// !\aluin2_A[20]~27_combout  & ( regval1_A[20] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// \aluin2_A[20]~27_combout  & ( !regval1_A[20] & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) ) ) # ( 
// !\aluin2_A[20]~27_combout  & ( !regval1_A[20] & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[20]~27_combout ),
	.dataf(!regval1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0032122012203002;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Add2~65_sumout  & ( (((\Selector6~0_combout  & \Add1~65_sumout )) # (\Selector0~1_combout )) # (\Selector11~0_combout ) ) ) # ( !\Add2~65_sumout  & ( ((\Selector6~0_combout  & \Add1~65_sumout )) # (\Selector11~0_combout ) ) )

	.dataa(!\Selector11~0_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Add1~65_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h5757575757FF57FF;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N2
dffeas \aluout_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector11~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[20] .is_wysiwyg = "true";
defparam \aluout_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( aluout_M[21] ) # ( !aluout_M[21] & ( ((aluout_M[23]) # (\aluout_M[22]~DUPLICATE_q )) # (aluout_M[20]) ) )

	.dataa(gnd),
	.datab(!aluout_M[20]),
	.datac(!\aluout_M[22]~DUPLICATE_q ),
	.datad(!aluout_M[23]),
	.datae(gnd),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000033333333;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( !aluout_M[15] & ( !\WideNor0~2_combout  & ( (!\WideNor0~0_combout  & (!\WideNor0~3_combout  & (\MemWE~0_combout  & !\WideNor0~1_combout ))) ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\MemWE~0_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(!aluout_M[15]),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h0800000000000000;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N53
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0513C83E0074130037F80000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \dbusr[19]~54 (
// Equation(s):
// \dbusr[19]~54_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(!\dmem~20_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~54 .extended_lut = "off";
defparam \dbusr[19]~54 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \dbusr[19]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N22
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \dbusr[19]~55 (
// Equation(s):
// \dbusr[19]~55_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[68] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~35_combout ) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[68] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~34_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[68]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~55 .extended_lut = "off";
defparam \dbusr[19]~55 .lut_mask = 64'h00000000FFFFFEFF;
defparam \dbusr[19]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N47
dffeas \hexes|hdata[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[19] .is_wysiwyg = "true";
defparam \hexes|hdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \dbusr[19]~56 (
// Equation(s):
// \dbusr[19]~56_combout  = ( \hexes|hdata [19] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!aluout_M[5] & !\wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\hexes|hdata [19]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~56 .extended_lut = "off";
defparam \dbusr[19]~56 .lut_mask = 64'h0000800000000000;
defparam \dbusr[19]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \dbusr[19]~57 (
// Equation(s):
// \dbusr[19]~57_combout  = ( \dbusr[19]~56_combout  & ( \dmem~33_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~2_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~2_combout ),
	.datae(!\dbusr[19]~56_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~57 .extended_lut = "off";
defparam \dbusr[19]~57 .lut_mask = 64'h0000000000000001;
defparam \dbusr[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N7
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \dbusr[19]~160 (
// Equation(s):
// \dbusr[19]~160_combout  = ( \dbusr[19]~57_combout  & ( dmem_rtl_0_bypass[67] ) ) # ( !\dbusr[19]~57_combout  & ( dmem_rtl_0_bypass[67] & ( (!\dbusr~0_combout  & ((!\dbusr[19]~55_combout ) # (\dbusr[19]~54_combout ))) ) ) ) # ( \dbusr[19]~57_combout  & ( 
// !dmem_rtl_0_bypass[67] ) ) # ( !\dbusr[19]~57_combout  & ( !dmem_rtl_0_bypass[67] & ( (\dbusr[19]~54_combout  & (!\dbusr~0_combout  & \dbusr[19]~55_combout )) ) ) )

	.dataa(gnd),
	.datab(!\dbusr[19]~54_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[19]~55_combout ),
	.datae(!\dbusr[19]~57_combout ),
	.dataf(!dmem_rtl_0_bypass[67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~160 .extended_lut = "off";
defparam \dbusr[19]~160 .lut_mask = 64'h0030FFFFF030FFFF;
defparam \dbusr[19]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \memout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[19]~160_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[19] .is_wysiwyg = "true";
defparam \memout_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N41
dffeas \pcplus_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[19] .is_wysiwyg = "true";
defparam \pcplus_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N28
dffeas \pcplus_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[19] .is_wysiwyg = "true";
defparam \pcplus_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \aluout_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19] .is_wysiwyg = "true";
defparam \aluout_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N52
dffeas \aluout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[19] .is_wysiwyg = "true";
defparam \aluout_W[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \wregval_W[19]~11 (
// Equation(s):
// \wregval_W[19]~11_combout  = ( \selaluout_W~q  & ( aluout_W[19] ) ) # ( !\selaluout_W~q  & ( aluout_W[19] & ( (!\selmemout_W~q  & ((pcplus_W[19]))) # (\selmemout_W~q  & (memout_W[19])) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[19] & ( (!\selmemout_W~q  & 
// ((pcplus_W[19]))) # (\selmemout_W~q  & (memout_W[19])) ) ) )

	.dataa(!memout_W[19]),
	.datab(gnd),
	.datac(!pcplus_W[19]),
	.datad(!\selmemout_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[19]~11 .extended_lut = "off";
defparam \wregval_W[19]~11 .lut_mask = 64'h0F5500000F55FFFF;
defparam \wregval_W[19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N14
dffeas \regs_rtl_1_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \dbusr[19]~131 (
// Equation(s):
// \dbusr[19]~131_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dbusr[19]~55_combout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dbusr[19]~55_combout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & 
// (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~20_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\dbusr[19]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[19]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[19]~131 .extended_lut = "off";
defparam \dbusr[19]~131 .lut_mask = 64'h0000000001F10DFD;
defparam \dbusr[19]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \result_M[19]~73 (
// Equation(s):
// \result_M[19]~73_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[19]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[19]~55_combout  & dmem_rtl_0_bypass[67])) # (\dbusr[19]~131_combout )))) # (\dbusr[19]~57_combout ) ) )

	.dataa(!\dbusr[19]~55_combout ),
	.datab(!\dbusr[19]~57_combout ),
	.datac(!dmem_rtl_0_bypass[67]),
	.datad(!\dbusr~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[19]~131_combout ),
	.datag(!restmp_M[19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[19]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[19]~73 .extended_lut = "on";
defparam \result_M[19]~73 .lut_mask = 64'h0F0F3B330F0FFF33;
defparam \result_M[19]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N37
dffeas \result_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[19]~73_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[19] .is_wysiwyg = "true";
defparam \result_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \regval2_D[19]~125 (
// Equation(s):
// \regval2_D[19]~125_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~53_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[32])))) # (\forw2W_D~combout  & ((((result_W[19]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a19 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[32])))) # (\forw2W_D~combout  & ((((result_W[19]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!regs_rtl_1_bypass[32]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a19 ),
	.datad(!result_W[19]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~125 .extended_lut = "on";
defparam \regval2_D[19]~125 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \regval2_D[19]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \result_M[19]~12 (
// Equation(s):
// \result_M[19]~12_combout  = ( dmem_rtl_0_bypass[67] & ( \dbusr[19]~54_combout  & ( (\selmemout_M~DUPLICATE_q  & ((!\dbusr~0_combout ) # (\dbusr[19]~57_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dbusr[19]~54_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// (((!\dbusr~0_combout  & \dbusr[19]~55_combout )) # (\dbusr[19]~57_combout ))) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dbusr[19]~54_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\dbusr~0_combout  & !\dbusr[19]~55_combout )) # (\dbusr[19]~57_combout ))) ) ) ) 
// # ( !dmem_rtl_0_bypass[67] & ( !\dbusr[19]~54_combout  & ( (\dbusr[19]~57_combout  & \selmemout_M~DUPLICATE_q ) ) ) )

	.dataa(!\dbusr[19]~57_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[19]~55_combout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dbusr[19]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[19]~12 .extended_lut = "off";
defparam \result_M[19]~12 .lut_mask = 64'h05050D05050D0D0D;
defparam \result_M[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \regval2_D[19]~18 (
// Equation(s):
// \regval2_D[19]~18_combout  = ( \result_A[19]~6_combout  & ( \result_M[19]~12_combout  & ( ((\forw2A_D~combout ) # (\forw2M_D~combout )) # (\regval2_D[19]~125_combout ) ) ) ) # ( !\result_A[19]~6_combout  & ( \result_M[19]~12_combout  & ( 
// (!\forw2A_D~combout  & ((\forw2M_D~combout ) # (\regval2_D[19]~125_combout ))) ) ) ) # ( \result_A[19]~6_combout  & ( !\result_M[19]~12_combout  & ( ((!\forw2M_D~combout  & (\regval2_D[19]~125_combout )) # (\forw2M_D~combout  & ((\result_M[19]~13_combout 
// )))) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[19]~6_combout  & ( !\result_M[19]~12_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & (\regval2_D[19]~125_combout )) # (\forw2M_D~combout  & ((\result_M[19]~13_combout ))))) ) ) )

	.dataa(!\regval2_D[19]~125_combout ),
	.datab(!\result_M[19]~13_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\result_A[19]~6_combout ),
	.dataf(!\result_M[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~18 .extended_lut = "off";
defparam \regval2_D[19]~18 .lut_mask = 64'h530053FF5F005FFF;
defparam \regval2_D[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \regval2_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[19]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[19] .is_wysiwyg = "true";
defparam \regval2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \aluin2_A[19]~23 (
// Equation(s):
// \aluin2_A[19]~23_combout  = ( \off_A[31]~DUPLICATE_q  & ( (\aluimm_A~q ) # (regval2_A[19]) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( (regval2_A[19] & !\aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[19]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~23 .extended_lut = "off";
defparam \aluin2_A[19]~23 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\regval1_A[19]~DUPLICATE_q  & !\aluin2_A[19]~23_combout ))))) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ 
// (((!\alufunc_A[1]~DUPLICATE_q  & ((!\regval1_A[19]~DUPLICATE_q ) # (!\aluin2_A[19]~23_combout ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\regval1_A[19]~DUPLICATE_q  $ (\aluin2_A[19]~23_combout ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\regval1_A[19]~DUPLICATE_q ),
	.datad(!\aluin2_A[19]~23_combout ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h5669566948884888;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \result_A[19]~46 (
// Equation(s):
// \result_A[19]~46_combout  = ( \pcplus_A[19]~DUPLICATE_q  & ( (!\selaluout_A~q ) # ((\alufunc_A[2]~DUPLICATE_q  & (\result_A[1]~5_combout  & \Selector12~0_combout ))) ) ) # ( !\pcplus_A[19]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// (\result_A[1]~5_combout  & \Selector12~0_combout )) ) )

	.dataa(!\selaluout_A~q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\result_A[1]~5_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\pcplus_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~46 .extended_lut = "off";
defparam \result_A[19]~46 .lut_mask = 64'h00030003AAABAAAB;
defparam \result_A[19]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \result_A[19]~6 (
// Equation(s):
// \result_A[19]~6_combout  = ( \Add2~69_sumout  & ( \Add1~69_sumout  & ( ((\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector0~1_combout )))) # (\result_A[19]~46_combout ) ) ) ) # ( !\Add2~69_sumout  & ( \Add1~69_sumout  & ( 
// ((\result_A[1]~5_combout  & \Selector6~0_combout )) # (\result_A[19]~46_combout ) ) ) ) # ( \Add2~69_sumout  & ( !\Add1~69_sumout  & ( ((\Selector0~1_combout  & \result_A[1]~5_combout )) # (\result_A[19]~46_combout ) ) ) ) # ( !\Add2~69_sumout  & ( 
// !\Add1~69_sumout  & ( \result_A[19]~46_combout  ) ) )

	.dataa(!\result_A[19]~46_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[1]~5_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~69_sumout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~6 .extended_lut = "off";
defparam \result_A[19]~6 .lut_mask = 64'h55555757555F575F;
defparam \result_A[19]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \restmp_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[19]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[19] .is_wysiwyg = "true";
defparam \restmp_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \result_M[19]~13 (
// Equation(s):
// \result_M[19]~13_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!restmp_M[19]),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[19]~13 .extended_lut = "off";
defparam \result_M[19]~13 .lut_mask = 64'h00FF00FF00000000;
defparam \result_M[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \regs_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \regs~20feeder (
// Equation(s):
// \regs~20feeder_combout  = ( \wregval_W[19]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[19]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~20feeder .extended_lut = "off";
defparam \regs~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \regval1_D[19]~125 (
// Equation(s):
// \regval1_D[19]~125_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~20_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a19 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) )

	.dataa(!regs_rtl_0_bypass[32]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[19]),
	.datag(!\regs~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~125 .extended_lut = "on";
defparam \regval1_D[19]~125 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval1_D[19]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \regval1_D[19]~14 (
// Equation(s):
// \regval1_D[19]~14_combout  = ( \result_A[19]~6_combout  & ( \result_M[19]~12_combout  & ( ((\regval1_D[19]~125_combout ) # (\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[19]~6_combout  & ( \result_M[19]~12_combout  & ( 
// (!\forw1A_D~combout  & ((\regval1_D[19]~125_combout ) # (\forw1M_D~combout ))) ) ) ) # ( \result_A[19]~6_combout  & ( !\result_M[19]~12_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[19]~125_combout ))) # (\forw1M_D~combout  & (\result_M[19]~13_combout 
// ))) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[19]~6_combout  & ( !\result_M[19]~12_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & ((\regval1_D[19]~125_combout ))) # (\forw1M_D~combout  & (\result_M[19]~13_combout )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\result_M[19]~13_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[19]~125_combout ),
	.datae(!\result_A[19]~6_combout ),
	.dataf(!\result_M[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~14 .extended_lut = "off";
defparam \regval1_D[19]~14 .lut_mask = 64'h02A257F70AAA5FFF;
defparam \regval1_D[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \regval1_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[19]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[20] ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[20] ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(!regval1_A[20]),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \pcgood_A[20]~23 (
// Equation(s):
// \pcgood_A[20]~23_combout  = ( \Selector31~12_combout  & ( \Add3~85_sumout  & ( ((!\isjump_A~q  & ((pcplus_A[20]))) # (\isjump_A~q  & (\Add4~85_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~85_sumout  & ( (!\isjump_A~q  & 
// ((pcplus_A[20]))) # (\isjump_A~q  & (\Add4~85_sumout )) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~85_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & ((pcplus_A[20]))) # (\isjump_A~q  & (\Add4~85_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\Add3~85_sumout  & ( (!\isjump_A~q  & ((pcplus_A[20]))) # (\isjump_A~q  & (\Add4~85_sumout )) ) ) )

	.dataa(!\Add4~85_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[20]),
	.datad(!\isbranch_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[20]~23 .extended_lut = "off";
defparam \pcgood_A[20]~23 .lut_mask = 64'h1D1D1D001D1D1DFF;
defparam \pcgood_A[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N19
dffeas \pcgood_M[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[20]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[20]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N58
dffeas \pcgood_W[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[20]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[20]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N51
cyclonev_lcell_comb \bptable_rtl_0_bypass[37]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[37]~feeder_combout  = ( \pcgood_W[20]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcgood_W[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[37]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N52
dffeas \bptable_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N6
cyclonev_lcell_comb \bptable~27 (
// Equation(s):
// \bptable~27_combout  = ( bptable_rtl_0_bypass[37] & ( (\bptable_rtl_0|auto_generated|ram_block1a20 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[37] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a20 ) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~27 .extended_lut = "off";
defparam \bptable~27 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \bptable~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \pcgood_M[20]~DUPLICATE_q  & ( \bptable~27_combout  ) ) # ( !\pcgood_M[20]~DUPLICATE_q  & ( \bptable~27_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[20]~DUPLICATE_q  & ( !\bptable~27_combout  & ( (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\pcgood_M[20]~DUPLICATE_q ),
	.dataf(!\bptable~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0000AAA85557FFFF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N4
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N23
dffeas \pcplus_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[20] .is_wysiwyg = "true";
defparam \pcplus_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N58
dffeas \pcplus_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[20] .is_wysiwyg = "true";
defparam \pcplus_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \regs_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \regs~21feeder (
// Equation(s):
// \regs~21feeder_combout  = ( \wregval_W[20]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21feeder .extended_lut = "off";
defparam \regs~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N19
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \regval1_D[20]~137 (
// Equation(s):
// \regval1_D[20]~137_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~21_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[33]))))) # (\forw1W_D~combout  & (result_W[20])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a20 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[33]))))) # (\forw1W_D~combout  & (result_W[20])) ) )

	.dataa(!result_W[20]),
	.datab(!regs_rtl_0_bypass[33]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~137 .extended_lut = "on";
defparam \regval1_D[20]~137 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[20]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \regval1_D[20]~9 (
// Equation(s):
// \regval1_D[20]~9_combout  = ( \regval1_D[20]~137_combout  & ( (!\forw1M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & (restmp_M[20])) # (\selmemout_M~DUPLICATE_q  & ((\dbusr[20]~44_combout )))) ) ) # ( !\regval1_D[20]~137_combout  & ( (\forw1M_D~combout  & 
// ((!\selmemout_M~DUPLICATE_q  & (restmp_M[20])) # (\selmemout_M~DUPLICATE_q  & ((\dbusr[20]~44_combout ))))) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\forw1M_D~combout ),
	.datac(!restmp_M[20]),
	.datad(!\dbusr[20]~44_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[20]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~9 .extended_lut = "off";
defparam \regval1_D[20]~9 .lut_mask = 64'h02130213CEDFCEDF;
defparam \regval1_D[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \regval1_D[20]~10 (
// Equation(s):
// \regval1_D[20]~10_combout  = ( \forw1A_D~combout  & ( \regval1_D[20]~9_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[20])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector11~1_combout )))) ) ) ) # ( !\forw1A_D~combout  & ( 
// \regval1_D[20]~9_combout  ) ) # ( \forw1A_D~combout  & ( !\regval1_D[20]~9_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[20])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector11~1_combout )))) ) ) )

	.dataa(!pcplus_A[20]),
	.datab(!alufunc_A[5]),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector11~1_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~10 .extended_lut = "off";
defparam \regval1_D[20]~10 .lut_mask = 64'h00005053FFFF5053;
defparam \regval1_D[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \regval1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[20]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[20] .is_wysiwyg = "true";
defparam \regval1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \pcgood_A[21]~24 (
// Equation(s):
// \pcgood_A[21]~24_combout  = ( \Add4~89_sumout  & ( \Add3~89_sumout  & ( (((\isbranch_A~q  & \Selector31~12_combout )) # (\isjump_A~q )) # (pcplus_A[21]) ) ) ) # ( !\Add4~89_sumout  & ( \Add3~89_sumout  & ( (!pcplus_A[21] & (((\isbranch_A~q  & 
// \Selector31~12_combout )))) # (pcplus_A[21] & ((!\isjump_A~q ) # ((\isbranch_A~q  & \Selector31~12_combout )))) ) ) ) # ( \Add4~89_sumout  & ( !\Add3~89_sumout  & ( (!pcplus_A[21] & (\isjump_A~q  & ((!\isbranch_A~q ) # (!\Selector31~12_combout )))) # 
// (pcplus_A[21] & (((!\isbranch_A~q ) # (!\Selector31~12_combout )))) ) ) ) # ( !\Add4~89_sumout  & ( !\Add3~89_sumout  & ( (pcplus_A[21] & (!\isjump_A~q  & ((!\isbranch_A~q ) # (!\Selector31~12_combout )))) ) ) )

	.dataa(!pcplus_A[21]),
	.datab(!\isjump_A~q ),
	.datac(!\isbranch_A~q ),
	.datad(!\Selector31~12_combout ),
	.datae(!\Add4~89_sumout ),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[21]~24 .extended_lut = "off";
defparam \pcgood_A[21]~24 .lut_mask = 64'h44407770444F777F;
defparam \pcgood_A[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N55
dffeas \pcgood_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[21]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[21] .is_wysiwyg = "true";
defparam \pcgood_M[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N18
cyclonev_lcell_comb \bptable_rtl_0_bypass[38]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[38]~feeder_combout  = ( pcgood_W[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N19
dffeas \bptable_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N33
cyclonev_lcell_comb \bptable~28 (
// Equation(s):
// \bptable~28_combout  = ( bptable_rtl_0_bypass[38] & ( (\bptable_rtl_0|auto_generated|ram_block1a21 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[38] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a21 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~28 .extended_lut = "off";
defparam \bptable~28 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \bptable~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N36
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( pcgood_M[21] & ( \bptable~28_combout  ) ) # ( !pcgood_M[21] & ( \bptable~28_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[21] & ( !\bptable~28_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~14_combout ),
	.datae(!pcgood_M[21]),
	.dataf(!\bptable~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N37
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N25
dffeas \pcplus_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[21] .is_wysiwyg = "true";
defparam \pcplus_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N29
dffeas \pcplus_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[21] .is_wysiwyg = "true";
defparam \pcplus_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N2
dffeas \regs_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \regs~22feeder (
// Equation(s):
// \regs~22feeder_combout  = ( \wregval_W[21]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[21]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~22feeder .extended_lut = "off";
defparam \regs~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N56
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \regval1_D[21]~133 (
// Equation(s):
// \regval1_D[21]~133_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~22_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[34]))))) # (\forw1W_D~combout  & (((result_W[21])))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a21 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[34]))))) # (\forw1W_D~combout  & (((result_W[21])))) ) )

	.dataa(!regs_rtl_0_bypass[34]),
	.datab(!result_W[21]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~133 .extended_lut = "on";
defparam \regval1_D[21]~133 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[21]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \regval1_D[21]~11 (
// Equation(s):
// \regval1_D[21]~11_combout  = ( \dbusr[21]~49_combout  & ( (!\forw1M_D~combout  & (((\regval1_D[21]~133_combout )))) # (\forw1M_D~combout  & (((restmp_M[21])) # (\selmemout_M~DUPLICATE_q ))) ) ) # ( !\dbusr[21]~49_combout  & ( (!\forw1M_D~combout  & 
// (((\regval1_D[21]~133_combout )))) # (\forw1M_D~combout  & (!\selmemout_M~DUPLICATE_q  & (restmp_M[21]))) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\forw1M_D~combout ),
	.datac(!restmp_M[21]),
	.datad(!\regval1_D[21]~133_combout ),
	.datae(gnd),
	.dataf(!\dbusr[21]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~11 .extended_lut = "off";
defparam \regval1_D[21]~11 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \regval1_D[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \regval1_D[21]~12 (
// Equation(s):
// \regval1_D[21]~12_combout  = ( \forw1A_D~combout  & ( \regval1_D[21]~11_combout  & ( (!\selaluout_A~q  & (pcplus_A[21])) # (\selaluout_A~q  & (((\Selector10~1_combout  & alufunc_A[5])))) ) ) ) # ( !\forw1A_D~combout  & ( \regval1_D[21]~11_combout  ) ) # ( 
// \forw1A_D~combout  & ( !\regval1_D[21]~11_combout  & ( (!\selaluout_A~q  & (pcplus_A[21])) # (\selaluout_A~q  & (((\Selector10~1_combout  & alufunc_A[5])))) ) ) )

	.dataa(!pcplus_A[21]),
	.datab(!\selaluout_A~q ),
	.datac(!\Selector10~1_combout ),
	.datad(!alufunc_A[5]),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[21]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~12 .extended_lut = "off";
defparam \regval1_D[21]~12 .lut_mask = 64'h00004447FFFF4447;
defparam \regval1_D[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \regval1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[21]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[21] .is_wysiwyg = "true";
defparam \regval1_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N3
cyclonev_lcell_comb \aluin2_A[21]~26 (
// Equation(s):
// \aluin2_A[21]~26_combout  = ( \aluimm_A~q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~q  & ( regval2_A[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[21]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~26 .extended_lut = "off";
defparam \aluin2_A[21]~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( alufunc_A[3] & ( \alufunc_A[1]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[21] $ (\aluin2_A[21]~26_combout )))) ) ) ) # ( !alufunc_A[3] & ( \alufunc_A[1]~DUPLICATE_q  & ( 
// (\alufunc_A[2]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[21] $ (!\aluin2_A[21]~26_combout )))) ) ) ) # ( alufunc_A[3] & ( !\alufunc_A[1]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!regval1_A[21] & ((!\aluin2_A[21]~26_combout ) # 
// (!\alufunc_A[0]~DUPLICATE_q ))) # (regval1_A[21] & (!\aluin2_A[21]~26_combout  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !alufunc_A[3] & ( !\alufunc_A[1]~DUPLICATE_q  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!regval1_A[21] & (\aluin2_A[21]~26_combout  & 
// \alufunc_A[0]~DUPLICATE_q )) # (regval1_A[21] & ((\alufunc_A[0]~DUPLICATE_q ) # (\aluin2_A[21]~26_combout ))))) ) ) )

	.dataa(!regval1_A[21]),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!\aluin2_A[21]~26_combout ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!alufunc_A[3]),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0113322012002100;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \Add2~61_sumout  & ( \Add1~61_sumout  & ( ((\Selector6~0_combout ) # (\Selector0~1_combout )) # (\Selector10~0_combout ) ) ) ) # ( !\Add2~61_sumout  & ( \Add1~61_sumout  & ( (\Selector6~0_combout ) # (\Selector10~0_combout ) ) ) 
// ) # ( \Add2~61_sumout  & ( !\Add1~61_sumout  & ( (\Selector0~1_combout ) # (\Selector10~0_combout ) ) ) ) # ( !\Add2~61_sumout  & ( !\Add1~61_sumout  & ( \Selector10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector10~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~61_sumout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h33333F3F33FF3FFF;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N8
dffeas \aluout_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector10~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21] .is_wysiwyg = "true";
defparam \aluout_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \aluout_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector9~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22] .is_wysiwyg = "true";
defparam \aluout_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \hexes|Equal0~2 (
// Equation(s):
// \hexes|Equal0~2_combout  = ( aluout_M[22] & ( aluout_M[24] & ( (aluout_M[21] & (aluout_M[23] & (\aluout_M[25]~DUPLICATE_q  & aluout_M[26]))) ) ) )

	.dataa(!aluout_M[21]),
	.datab(!aluout_M[23]),
	.datac(!\aluout_M[25]~DUPLICATE_q ),
	.datad(!aluout_M[26]),
	.datae(!aluout_M[22]),
	.dataf(!aluout_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~2 .extended_lut = "off";
defparam \hexes|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \hexes|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N41
dffeas \hexes|hdata[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[13] .is_wysiwyg = "true";
defparam \hexes|hdata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \dbusr[13]~8 (
// Equation(s):
// \dbusr[13]~8_combout  = ( \hexes|hdata [13] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[2]~DUPLICATE_q  & (!aluout_M[7] & (!aluout_M[5] & !\wrmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\hexes|hdata [13]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~8 .extended_lut = "off";
defparam \dbusr[13]~8 .lut_mask = 64'h0000800000000000;
defparam \dbusr[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \dbusr[13]~9 (
// Equation(s):
// \dbusr[13]~9_combout  = ( \dbusr[13]~8_combout  & ( \dmem~33_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~2_combout  & (\hexes|Equal0~1_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~2_combout ),
	.datac(!\hexes|Equal0~1_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dbusr[13]~8_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~9 .extended_lut = "off";
defparam \dbusr[13]~9 .lut_mask = 64'h0000000000000001;
defparam \dbusr[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \dbusr[13]~124 (
// Equation(s):
// \dbusr[13]~124_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \dmem~14_q  & ( (\dbusr[13]~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )))) 
// ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \dmem~14_q  & ( (\dbusr[13]~7_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\dmem~14_q  & ( (\dbusr[13]~7_combout  & (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\dmem~14_q  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & (\dbusr[13]~7_combout  & \dmem~0_q ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\dbusr[13]~7_combout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\dmem~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[13]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[13]~124 .extended_lut = "off";
defparam \dbusr[13]~124 .lut_mask = 64'h0001000B0F010F0B;
defparam \dbusr[13]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \result_M[13]~101 (
// Equation(s):
// \result_M[13]~101_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[13]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((dmem_rtl_0_bypass[55] & !\dbusr[13]~7_combout )) # (\dbusr[13]~124_combout )))) # (\dbusr[13]~9_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[13]~9_combout ),
	.datac(!dmem_rtl_0_bypass[55]),
	.datad(!\dbusr[13]~124_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[13]~7_combout ),
	.datag(!restmp_M[13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~101 .extended_lut = "on";
defparam \result_M[13]~101 .lut_mask = 64'h0F0F3BBB0F0F33BB;
defparam \result_M[13]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \result_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[13]~101_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[13] .is_wysiwyg = "true";
defparam \result_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N32
dffeas \regs_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \regs~14feeder (
// Equation(s):
// \regs~14feeder_combout  = ( \wregval_W[13]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[13]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14feeder .extended_lut = "off";
defparam \regs~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N10
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \regval1_D[13]~165 (
// Equation(s):
// \regval1_D[13]~165_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~14_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[26]))))) # (\forw1W_D~combout  & (result_W[13])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[26]))))) # (\forw1W_D~combout  & (result_W[13])) ) )

	.dataa(!result_W[13]),
	.datab(!regs_rtl_0_bypass[26]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~165 .extended_lut = "on";
defparam \regval1_D[13]~165 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[13]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \result_M[13]~0 (
// Equation(s):
// \result_M[13]~0_combout  = ( dmem_rtl_0_bypass[55] & ( \dbusr[13]~6_combout  & ( (\selmemout_M~DUPLICATE_q  & ((!\dbusr~0_combout ) # (\dbusr[13]~9_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \dbusr[13]~6_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// (((\dbusr[13]~7_combout  & !\dbusr~0_combout )) # (\dbusr[13]~9_combout ))) ) ) ) # ( dmem_rtl_0_bypass[55] & ( !\dbusr[13]~6_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\dbusr[13]~7_combout  & !\dbusr~0_combout )) # (\dbusr[13]~9_combout ))) ) ) ) # ( 
// !dmem_rtl_0_bypass[55] & ( !\dbusr[13]~6_combout  & ( (\selmemout_M~DUPLICATE_q  & \dbusr[13]~9_combout ) ) ) )

	.dataa(!\dbusr[13]~7_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[13]~9_combout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dbusr[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~0 .extended_lut = "off";
defparam \result_M[13]~0 .lut_mask = 64'h0033203310333033;
defparam \result_M[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \regval1_D[13]~0 (
// Equation(s):
// \regval1_D[13]~0_combout  = ( \result_M[13]~0_combout  & ( \result_A[13]~0_combout  & ( ((\regval1_D[13]~165_combout ) # (\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_M[13]~0_combout  & ( \result_A[13]~0_combout  & ( ((!\forw1M_D~combout 
//  & ((\regval1_D[13]~165_combout ))) # (\forw1M_D~combout  & (\result_M[13]~1_combout ))) # (\forw1A_D~combout ) ) ) ) # ( \result_M[13]~0_combout  & ( !\result_A[13]~0_combout  & ( (!\forw1A_D~combout  & ((\regval1_D[13]~165_combout ) # (\forw1M_D~combout 
// ))) ) ) ) # ( !\result_M[13]~0_combout  & ( !\result_A[13]~0_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & ((\regval1_D[13]~165_combout ))) # (\forw1M_D~combout  & (\result_M[13]~1_combout )))) ) ) )

	.dataa(!\result_M[13]~1_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[13]~165_combout ),
	.datae(!\result_M[13]~0_combout ),
	.dataf(!\result_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~0 .extended_lut = "off";
defparam \regval1_D[13]~0 .lut_mask = 64'h04C40CCC37F73FFF;
defparam \regval1_D[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \regval1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[13]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[13] .is_wysiwyg = "true";
defparam \regval1_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N33
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \off_A[11]~DUPLICATE_q  ) + ( pcplus_A[13] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \off_A[11]~DUPLICATE_q  ) + ( pcplus_A[13] ) + ( \Add3~18  ))

	.dataa(!\off_A[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N6
cyclonev_lcell_comb \pcgood_A[13]~7 (
// Equation(s):
// \pcgood_A[13]~7_combout  = ( \Add3~21_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & ((pcplus_A[13]))) # (\isjump_A~q  & (\Add4~21_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~21_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & ((pcplus_A[13]))) # (\isjump_A~q  & (\Add4~21_sumout )))) ) ) ) # ( \Add3~21_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[13]))) # (\isjump_A~q  & (\Add4~21_sumout )) ) ) ) # ( !\Add3~21_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[13]))) # (\isjump_A~q  & (\Add4~21_sumout )) ) ) )

	.dataa(!\Add4~21_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[13]),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[13]~7 .extended_lut = "off";
defparam \pcgood_A[13]~7 .lut_mask = 64'h1D1D1D1D1D001DFF;
defparam \pcgood_A[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N7
dffeas \pcgood_M[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[13]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[13]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y10_N33
cyclonev_lcell_comb \bptable_rtl_0_bypass[30]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[30]~feeder_combout  = ( pcgood_W[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N34
dffeas \bptable_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \bptable~15 (
// Equation(s):
// \bptable~15_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a13  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[30]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a13  & ( (\bptable~11_combout  & bptable_rtl_0_bypass[30]) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!bptable_rtl_0_bypass[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~15 .extended_lut = "off";
defparam \bptable~15 .lut_mask = 64'h03030303CFCFCFCF;
defparam \bptable~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \pcgood_M[13]~DUPLICATE_q  & ( \bptable~15_combout  ) ) # ( !\pcgood_M[13]~DUPLICATE_q  & ( \bptable~15_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[13]~DUPLICATE_q  & ( !\bptable~15_combout  & ( (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(!\pcgood_M[13]~DUPLICATE_q ),
	.dataf(!\bptable~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N4
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N1
dffeas \pcplus_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[13] .is_wysiwyg = "true";
defparam \pcplus_D[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y13_N30
cyclonev_lcell_comb \pcplus_A[13]~feeder (
// Equation(s):
// \pcplus_A[13]~feeder_combout  = ( pcplus_D[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[13]~feeder .extended_lut = "off";
defparam \pcplus_A[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N31
dffeas \pcplus_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[13] .is_wysiwyg = "true";
defparam \pcplus_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \result_A[13]~0 (
// Equation(s):
// \result_A[13]~0_combout  = ( \selaluout_A~DUPLICATE_q  & ( \Selector18~2_combout  ) ) # ( !\selaluout_A~DUPLICATE_q  & ( \Selector18~2_combout  & ( pcplus_A[13] ) ) ) # ( !\selaluout_A~DUPLICATE_q  & ( !\Selector18~2_combout  & ( pcplus_A[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[13]),
	.datad(gnd),
	.datae(!\selaluout_A~DUPLICATE_q ),
	.dataf(!\Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[13]~0 .extended_lut = "off";
defparam \result_A[13]~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \result_A[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N44
dffeas \restmp_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[13]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[13] .is_wysiwyg = "true";
defparam \restmp_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \result_M[13]~1 (
// Equation(s):
// \result_M[13]~1_combout  = (!\selmemout_M~DUPLICATE_q  & restmp_M[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~1 .extended_lut = "off";
defparam \result_M[13]~1 .lut_mask = 64'h00F000F000F000F0;
defparam \result_M[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y10_N44
dffeas \regs_rtl_1_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N42
cyclonev_lcell_comb \regval2_D[13]~165 (
// Equation(s):
// \regval2_D[13]~165_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~47_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[26])))))) # (\forw2W_D~combout  & (((result_W[13])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a13 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[26])))))) # (\forw2W_D~combout  & (((result_W[13])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[13]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!regs_rtl_1_bypass[26]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~165 .extended_lut = "on";
defparam \regval2_D[13]~165 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[13]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \regval2_D[13]~4 (
// Equation(s):
// \regval2_D[13]~4_combout  = ( \result_M[13]~0_combout  & ( \regval2_D[13]~165_combout  & ( (!\forw2A_D~combout ) # (\result_A[13]~0_combout ) ) ) ) # ( !\result_M[13]~0_combout  & ( \regval2_D[13]~165_combout  & ( (!\forw2A_D~combout  & 
// (((!\forw2M_D~combout )) # (\result_M[13]~1_combout ))) # (\forw2A_D~combout  & (((\result_A[13]~0_combout )))) ) ) ) # ( \result_M[13]~0_combout  & ( !\regval2_D[13]~165_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout )) # (\forw2A_D~combout  & 
// ((\result_A[13]~0_combout ))) ) ) ) # ( !\result_M[13]~0_combout  & ( !\regval2_D[13]~165_combout  & ( (!\forw2A_D~combout  & (\result_M[13]~1_combout  & (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[13]~0_combout )))) ) ) )

	.dataa(!\result_M[13]~1_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[13]~0_combout ),
	.datae(!\result_M[13]~0_combout ),
	.dataf(!\regval2_D[13]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~4 .extended_lut = "off";
defparam \regval2_D[13]~4 .lut_mask = 64'h04370C3FC4F7CCFF;
defparam \regval2_D[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \regval2_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[13]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[13] .is_wysiwyg = "true";
defparam \regval2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \Add2~1_sumout  & ( (((\Selector6~0_combout  & \Add1~1_sumout )) # (\Selector0~1_combout )) # (\Selector18~0_combout ) ) ) # ( !\Add2~1_sumout  & ( ((\Selector6~0_combout  & \Add1~1_sumout )) # (\Selector18~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N35
dffeas \aluout_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13] .is_wysiwyg = "true";
defparam \aluout_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \hexes|Equal0~0 (
// Equation(s):
// \hexes|Equal0~0_combout  = ( !aluout_M[1] & ( (aluout_M[13] & (aluout_M[15] & aluout_M[14])) ) )

	.dataa(!aluout_M[13]),
	.datab(gnd),
	.datac(!aluout_M[15]),
	.datad(!aluout_M[14]),
	.datae(gnd),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~0 .extended_lut = "off";
defparam \hexes|Equal0~0 .lut_mask = 64'h0005000500000000;
defparam \hexes|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \hexes|hdata[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[10] .is_wysiwyg = "true";
defparam \hexes|hdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \dbusr[10]~92 (
// Equation(s):
// \dbusr[10]~92_combout  = ( \hexes|hdata [10] & ( !aluout_M[4] & ( (!\wrmem_M~q  & (!aluout_M[5] & (!aluout_M[7] & !aluout_M[2]))) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[5]),
	.datac(!aluout_M[7]),
	.datad(!aluout_M[2]),
	.datae(!\hexes|hdata [10]),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~92 .extended_lut = "off";
defparam \dbusr[10]~92 .lut_mask = 64'h0000800000000000;
defparam \dbusr[10]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \dbusr[10]~93 (
// Equation(s):
// \dbusr[10]~93_combout  = ( \dmem~33_combout  & ( \dbusr[10]~92_combout  & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~1_combout  & (\hexes|Equal0~2_combout  & \hexes|Equal0~3_combout ))) ) ) )

	.dataa(!\hexes|Equal0~0_combout ),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~2_combout ),
	.datad(!\hexes|Equal0~3_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dbusr[10]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~93 .extended_lut = "off";
defparam \dbusr[10]~93 .lut_mask = 64'h0000000000000001;
defparam \dbusr[10]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \result_M[10]~24 (
// Equation(s):
// \result_M[10]~24_combout  = ( \dbusr[10]~91_combout  & ( \selmemout_M~DUPLICATE_q  & ( ((\dbusr[10]~90_combout  & !\dbusr~0_combout )) # (\dbusr[10]~93_combout ) ) ) ) # ( !\dbusr[10]~91_combout  & ( \selmemout_M~DUPLICATE_q  & ( 
// ((!\dmem_rtl_0_bypass[49]~DUPLICATE_q  & !\dbusr~0_combout )) # (\dbusr[10]~93_combout ) ) ) )

	.dataa(!\dmem_rtl_0_bypass[49]~DUPLICATE_q ),
	.datab(!\dbusr[10]~93_combout ),
	.datac(!\dbusr[10]~90_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[10]~91_combout ),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~24 .extended_lut = "off";
defparam \result_M[10]~24 .lut_mask = 64'h00000000BB333F33;
defparam \result_M[10]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \dbusr[10]~137 (
// Equation(s):
// \dbusr[10]~137_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (\dbusr[10]~91_combout  & ((!\dmem~11_q ) # (\dmem~0_q ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (\dbusr[10]~91_combout  & ((!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (\dbusr[10]~91_combout  & ((!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dmem~0_q  & (\dbusr[10]~91_combout  & !\dmem~11_q )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dbusr[10]~91_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~11_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[10]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[10]~137 .extended_lut = "off";
defparam \dbusr[10]~137 .lut_mask = 64'h2200321023013311;
defparam \dbusr[10]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \restmp_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[10]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[10] .is_wysiwyg = "true";
defparam \restmp_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \result_M[10]~49 (
// Equation(s):
// \result_M[10]~49_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[10]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[10]~91_combout  & !\dmem_rtl_0_bypass[49]~DUPLICATE_q )) # (\dbusr[10]~137_combout )))) # 
// (\dbusr[10]~93_combout ) ) )

	.dataa(!\dbusr[10]~91_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!\dmem_rtl_0_bypass[49]~DUPLICATE_q ),
	.datad(!\dbusr[10]~93_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[10]~137_combout ),
	.datag(!restmp_M[10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~49 .extended_lut = "on";
defparam \result_M[10]~49 .lut_mask = 64'h0F0F80FF0F0FCCFF;
defparam \result_M[10]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \result_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[10]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[10] .is_wysiwyg = "true";
defparam \result_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \regs_rtl_1_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \regval2_D[10]~89 (
// Equation(s):
// \regval2_D[10]~89_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~44_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[23])))))) # (\forw2W_D~combout  & (((result_W[10])))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a10 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[23])))))) # (\forw2W_D~combout  & (((result_W[10])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[10]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!regs_rtl_1_bypass[23]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~89 .extended_lut = "on";
defparam \regval2_D[10]~89 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[10]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \result_M[10]~25 (
// Equation(s):
// \result_M[10]~25_combout  = ( restmp_M[10] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~25 .extended_lut = "off";
defparam \result_M[10]~25 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_M[10]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \regval2_D[10]~31 (
// Equation(s):
// \regval2_D[10]~31_combout  = ( \regval2_D[10]~89_combout  & ( \result_M[10]~25_combout  & ( (!\forw2A_D~combout ) # (\result_A[10]~9_combout ) ) ) ) # ( !\regval2_D[10]~89_combout  & ( \result_M[10]~25_combout  & ( (!\forw2A_D~combout  & 
// ((\forw2M_D~combout ))) # (\forw2A_D~combout  & (\result_A[10]~9_combout )) ) ) ) # ( \regval2_D[10]~89_combout  & ( !\result_M[10]~25_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout ) # (\result_M[10]~24_combout )))) # (\forw2A_D~combout  & 
// (\result_A[10]~9_combout )) ) ) ) # ( !\regval2_D[10]~89_combout  & ( !\result_M[10]~25_combout  & ( (!\forw2A_D~combout  & (((\forw2M_D~combout  & \result_M[10]~24_combout )))) # (\forw2A_D~combout  & (\result_A[10]~9_combout )) ) ) )

	.dataa(!\result_A[10]~9_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_M[10]~24_combout ),
	.datae(!\regval2_D[10]~89_combout ),
	.dataf(!\result_M[10]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~31 .extended_lut = "off";
defparam \regval2_D[10]~31 .lut_mask = 64'h111DD1DD1D1DDDDD;
defparam \regval2_D[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N56
dffeas \regval2_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[10]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[10] .is_wysiwyg = "true";
defparam \regval2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \Selector21~0_combout  & ( \Add1~105_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector21~0_combout  & ( \Add1~105_sumout  & ( (alufunc_A[5] & (((\Add2~105_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( 
// \Selector21~0_combout  & ( !\Add1~105_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector21~0_combout  & ( !\Add1~105_sumout  & ( (alufunc_A[5] & (\Add2~105_sumout  & \Selector0~1_combout )) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Add2~105_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h0003333311133333;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \result_A[10]~9 (
// Equation(s):
// \result_A[10]~9_combout  = ( \Selector21~2_combout  & ( (pcplus_A[10]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector21~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!pcplus_A[10]),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[10]~9 .extended_lut = "off";
defparam \result_A[10]~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \result_A[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N37
dffeas \regs_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \regval1_D[10]~89 (
// Equation(s):
// \regval1_D[10]~89_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~11_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[23])))))) # (\forw1W_D~combout  & (result_W[10])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a10 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[23])))))) # (\forw1W_D~combout  & (result_W[10])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[10]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!regs_rtl_0_bypass[23]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~89 .extended_lut = "on";
defparam \regval1_D[10]~89 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[10]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \regval1_D[10]~27 (
// Equation(s):
// \regval1_D[10]~27_combout  = ( \regval1_D[10]~89_combout  & ( \result_M[10]~25_combout  & ( (!\forw1A_D~combout ) # (\result_A[10]~9_combout ) ) ) ) # ( !\regval1_D[10]~89_combout  & ( \result_M[10]~25_combout  & ( (!\forw1A_D~combout  & 
// ((\forw1M_D~combout ))) # (\forw1A_D~combout  & (\result_A[10]~9_combout )) ) ) ) # ( \regval1_D[10]~89_combout  & ( !\result_M[10]~25_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout ) # (\result_M[10]~24_combout )))) # (\forw1A_D~combout  & 
// (\result_A[10]~9_combout )) ) ) ) # ( !\regval1_D[10]~89_combout  & ( !\result_M[10]~25_combout  & ( (!\forw1A_D~combout  & (((\forw1M_D~combout  & \result_M[10]~24_combout )))) # (\forw1A_D~combout  & (\result_A[10]~9_combout )) ) ) )

	.dataa(!\result_A[10]~9_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_M[10]~24_combout ),
	.datae(!\regval1_D[10]~89_combout ),
	.dataf(!\result_M[10]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~27 .extended_lut = "off";
defparam \regval1_D[10]~27 .lut_mask = 64'h0535C5F53535F5F5;
defparam \regval1_D[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N49
dffeas \regval1_A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[10]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N30
cyclonev_lcell_comb \pcgood_A[11]~17 (
// Equation(s):
// \pcgood_A[11]~17_combout  = ( pcplus_A[11] & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & ((!\isjump_A~q ) # ((\Add4~61_sumout )))) # (\isbranch_A~q  & (((\Add3~61_sumout )))) ) ) ) # ( !pcplus_A[11] & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// (\isjump_A~q  & ((\Add4~61_sumout )))) # (\isbranch_A~q  & (((\Add3~61_sumout )))) ) ) ) # ( pcplus_A[11] & ( !\Selector31~12_combout  & ( (!\isjump_A~q ) # (\Add4~61_sumout ) ) ) ) # ( !pcplus_A[11] & ( !\Selector31~12_combout  & ( (\isjump_A~q  & 
// \Add4~61_sumout ) ) ) )

	.dataa(!\isjump_A~q ),
	.datab(!\isbranch_A~q ),
	.datac(!\Add3~61_sumout ),
	.datad(!\Add4~61_sumout ),
	.datae(!pcplus_A[11]),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[11]~17 .extended_lut = "off";
defparam \pcgood_A[11]~17 .lut_mask = 64'h0055AAFF03478BCF;
defparam \pcgood_A[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N31
dffeas \pcgood_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[11]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[11] .is_wysiwyg = "true";
defparam \pcgood_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N58
dffeas \bptable_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y6_N6
cyclonev_lcell_comb \bptable~13 (
// Equation(s):
// \bptable~13_combout  = ( bptable_rtl_0_bypass[28] & ( \bptable_rtl_0|auto_generated|ram_block1a11  ) ) # ( !bptable_rtl_0_bypass[28] & ( \bptable_rtl_0|auto_generated|ram_block1a11  & ( !\bptable~11_combout  ) ) ) # ( bptable_rtl_0_bypass[28] & ( 
// !\bptable_rtl_0|auto_generated|ram_block1a11  & ( \bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!bptable_rtl_0_bypass[28]),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~13 .extended_lut = "off";
defparam \bptable~13 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \bptable~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y6_N3
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Equal2~8_combout  & ( \bptable~13_combout  & ( (((\Equal2~2_combout  & \Equal2~14_combout )) # (pcgood_M[11])) # (\flushed_M~q ) ) ) ) # ( !\Equal2~8_combout  & ( \bptable~13_combout  & ( (pcgood_M[11]) # (\flushed_M~q ) ) ) ) # ( 
// \Equal2~8_combout  & ( !\bptable~13_combout  & ( (!\flushed_M~q  & (pcgood_M[11] & ((!\Equal2~2_combout ) # (!\Equal2~14_combout )))) ) ) ) # ( !\Equal2~8_combout  & ( !\bptable~13_combout  & ( (!\flushed_M~q  & pcgood_M[11]) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!pcgood_M[11]),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~14_combout ),
	.datae(!\Equal2~8_combout ),
	.dataf(!\bptable~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h222222207777777F;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N4
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N55
dffeas \pcplus_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[11] .is_wysiwyg = "true";
defparam \pcplus_D[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N34
dffeas \pcplus_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[11] .is_wysiwyg = "true";
defparam \pcplus_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \result_A[11]~10 (
// Equation(s):
// \result_A[11]~10_combout  = ( \selaluout_A~DUPLICATE_q  & ( \Selector20~2_combout  ) ) # ( !\selaluout_A~DUPLICATE_q  & ( pcplus_A[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[11]),
	.datad(!\Selector20~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[11]~10 .extended_lut = "off";
defparam \result_A[11]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \restmp_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[11]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[11] .is_wysiwyg = "true";
defparam \restmp_M[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \result_M[11]~27 (
// Equation(s):
// \result_M[11]~27_combout  = ( restmp_M[11] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!restmp_M[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~27 .extended_lut = "off";
defparam \result_M[11]~27 .lut_mask = 64'h0000F0F00000F0F0;
defparam \result_M[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \regs_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N56
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \regval1_D[11]~85 (
// Equation(s):
// \regval1_D[11]~85_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~12_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[24]))))) # (\forw1W_D~combout  & (((result_W[11])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[24]))))) # (\forw1W_D~combout  & (((result_W[11])))) ) )

	.dataa(!regs_rtl_0_bypass[24]),
	.datab(!result_W[11]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~85 .extended_lut = "on";
defparam \regval1_D[11]~85 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[11]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \regval1_D[11]~28 (
// Equation(s):
// \regval1_D[11]~28_combout  = ( \regval1_D[11]~85_combout  & ( \result_M[11]~26_combout  & ( (!\forw1A_D~combout ) # (\result_A[11]~10_combout ) ) ) ) # ( !\regval1_D[11]~85_combout  & ( \result_M[11]~26_combout  & ( (!\forw1A_D~combout  & 
// (\forw1M_D~combout )) # (\forw1A_D~combout  & ((\result_A[11]~10_combout ))) ) ) ) # ( \regval1_D[11]~85_combout  & ( !\result_M[11]~26_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout )) # (\result_M[11]~27_combout ))) # (\forw1A_D~combout  & 
// (((\result_A[11]~10_combout )))) ) ) ) # ( !\regval1_D[11]~85_combout  & ( !\result_M[11]~26_combout  & ( (!\forw1A_D~combout  & (\result_M[11]~27_combout  & (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[11]~10_combout )))) ) ) )

	.dataa(!\result_M[11]~27_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_A[11]~10_combout ),
	.datae(!\regval1_D[11]~85_combout ),
	.dataf(!\result_M[11]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~28 .extended_lut = "off";
defparam \regval1_D[11]~28 .lut_mask = 64'h101FD0DF303FF0FF;
defparam \regval1_D[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \regval1_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \regval1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[10]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[10] .is_wysiwyg = "true";
defparam \regval1_A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \off_A[11]~DUPLICATE_q  & ( regval2_A[10] & ( (regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  $ (((regval2_A[11]) # (\aluimm_A~q ))))) ) ) ) # ( !\off_A[11]~DUPLICATE_q  & ( regval2_A[10] & ( (!\aluimm_A~q  & (regval1_A[10] & 
// (!\regval1_A[11]~DUPLICATE_q  $ (regval2_A[11])))) # (\aluimm_A~q  & (!\regval1_A[11]~DUPLICATE_q  & (!regval1_A[10]))) ) ) ) # ( \off_A[11]~DUPLICATE_q  & ( !regval2_A[10] & ( (!\aluimm_A~q  & (!regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  $ 
// (regval2_A[11])))) # (\aluimm_A~q  & (\regval1_A[11]~DUPLICATE_q  & (regval1_A[10]))) ) ) ) # ( !\off_A[11]~DUPLICATE_q  & ( !regval2_A[10] & ( (!regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  $ (((!\aluimm_A~q  & regval2_A[11]))))) ) ) )

	.dataa(!\aluimm_A~q ),
	.datab(!\regval1_A[11]~DUPLICATE_q ),
	.datac(!regval1_A[10]),
	.datad(!regval2_A[11]),
	.datae(!\off_A[11]~DUPLICATE_q ),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'hC060812148420903;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \aluin2_A[3]~5_combout  & ( (\regval1_A[3]~DUPLICATE_q  & (!regval1_A[2] $ (\aluin2_A[2]~4_combout ))) ) ) # ( !\aluin2_A[3]~5_combout  & ( (!\regval1_A[3]~DUPLICATE_q  & (!regval1_A[2] $ (\aluin2_A[2]~4_combout ))) ) )

	.dataa(!\regval1_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_A[2]),
	.datad(!\aluin2_A[2]~4_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \aluin2_A[1]~3_combout  & ( (\regval1_A[1]~DUPLICATE_q  & (!regval1_A[0] $ (\aluin2_A[0]~6_combout ))) ) ) # ( !\aluin2_A[1]~3_combout  & ( (!\regval1_A[1]~DUPLICATE_q  & (!regval1_A[0] $ (\aluin2_A[0]~6_combout ))) ) )

	.dataa(!\regval1_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_A[0]),
	.datad(!\aluin2_A[0]~6_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \Equal1~6_combout  & ( !\Equal1~5_combout  & ( (\Equal1~7_combout  & (!\Equal1~4_combout  & (!\Equal1~8_combout  & \LessThan1~0_combout ))) ) ) )

	.dataa(!\Equal1~7_combout ),
	.datab(!\Equal1~4_combout ),
	.datac(!\Equal1~8_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\Equal1~6_combout ),
	.dataf(!\Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h0000004000000000;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \LessThan0~3_combout  & ( \Equal1~9_combout  & ( (\Equal1~3_combout  & (\Equal1~0_combout  & (\Equal1~2_combout  & \Equal1~10_combout ))) ) ) )

	.dataa(!\Equal1~3_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~2_combout ),
	.datad(!\Equal1~10_combout ),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\Equal1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h0000000000000001;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( regval1_A[23] & ( \aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & (((regval1_A[22] & !\aluin2_A[22]~13_combout )) # (regval1_A[24]))) # (\aluin2_A[24]~15_combout  & (regval1_A[22] & (regval1_A[24] & 
// !\aluin2_A[22]~13_combout ))) ) ) ) # ( !regval1_A[23] & ( \aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & regval1_A[24]) ) ) ) # ( regval1_A[23] & ( !\aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout ) # (regval1_A[24]) ) ) ) # ( 
// !regval1_A[23] & ( !\aluin2_A[23]~14_combout  & ( (!\aluin2_A[24]~15_combout  & (((regval1_A[22] & !\aluin2_A[22]~13_combout )) # (regval1_A[24]))) # (\aluin2_A[24]~15_combout  & (regval1_A[22] & (regval1_A[24] & !\aluin2_A[22]~13_combout ))) ) ) )

	.dataa(!\aluin2_A[24]~15_combout ),
	.datab(!regval1_A[22]),
	.datac(!regval1_A[24]),
	.datad(!\aluin2_A[22]~13_combout ),
	.datae(!regval1_A[23]),
	.dataf(!\aluin2_A[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h2B0AAFAF0A0A2B0A;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N51
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \aluin2_A[27]~11_combout  & ( regval1_A[26] & ( (!\aluin2_A[28]~12_combout  & (((\regval1_A[27]~DUPLICATE_q  & !\aluin2_A[26]~10_combout )) # (\regval1_A[28]~DUPLICATE_q ))) # (\aluin2_A[28]~12_combout  & 
// (\regval1_A[27]~DUPLICATE_q  & (!\aluin2_A[26]~10_combout  & \regval1_A[28]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[27]~11_combout  & ( regval1_A[26] & ( (!\aluin2_A[28]~12_combout  & (((!\aluin2_A[26]~10_combout ) # (\regval1_A[28]~DUPLICATE_q )) # 
// (\regval1_A[27]~DUPLICATE_q ))) # (\aluin2_A[28]~12_combout  & (\regval1_A[28]~DUPLICATE_q  & ((!\aluin2_A[26]~10_combout ) # (\regval1_A[27]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[27]~11_combout  & ( !regval1_A[26] & ( (!\aluin2_A[28]~12_combout  & 
// \regval1_A[28]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[27]~11_combout  & ( !regval1_A[26] & ( (!\regval1_A[27]~DUPLICATE_q  & (!\aluin2_A[28]~12_combout  & \regval1_A[28]~DUPLICATE_q )) # (\regval1_A[27]~DUPLICATE_q  & ((!\aluin2_A[28]~12_combout ) # 
// (\regval1_A[28]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_A[27]~DUPLICATE_q ),
	.datab(!\aluin2_A[26]~10_combout ),
	.datac(!\aluin2_A[28]~12_combout ),
	.datad(!\regval1_A[28]~DUPLICATE_q ),
	.datae(!\aluin2_A[27]~11_combout ),
	.dataf(!regval1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h50F500F0D0FD40F4;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Equal1~12_combout  & ( \LessThan1~3_combout  ) ) # ( \Equal1~12_combout  & ( !\LessThan1~3_combout  & ( (\LessThan1~2_combout  & ((!\LessThan1~4_combout  & (\regval1_A[25]~DUPLICATE_q  & !\aluin2_A[25]~9_combout )) # 
// (\LessThan1~4_combout  & ((!\aluin2_A[25]~9_combout ) # (\regval1_A[25]~DUPLICATE_q ))))) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\regval1_A[25]~DUPLICATE_q ),
	.datac(!\aluin2_A[25]~9_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(!\Equal1~12_combout ),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h000000710000FFFF;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( alufunc_A[1] & ( (!alufunc_A[2] & alufunc_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000000000F000F0;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (regval1_A[29] & ((!\aluimm_A~DUPLICATE_q  & ((!regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q ))))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[29]),
	.datad(!regval1_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h00E400E400E400E4;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \aluin2_A[30]~7_combout  & ( \aluin2_A[31]~8_combout  & ( (\Selector31~1_combout  & (\regval1_A[31]~DUPLICATE_q  & ((!regval1_A[30]) # (!\LessThan1~1_combout )))) ) ) ) # ( !\aluin2_A[30]~7_combout  & ( \aluin2_A[31]~8_combout  
// & ( (!regval1_A[30] & (\Selector31~1_combout  & (\regval1_A[31]~DUPLICATE_q  & !\LessThan1~1_combout ))) ) ) ) # ( \aluin2_A[30]~7_combout  & ( !\aluin2_A[31]~8_combout  & ( (\Selector31~1_combout  & ((!regval1_A[30]) # ((!\LessThan1~1_combout ) # 
// (\regval1_A[31]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[30]~7_combout  & ( !\aluin2_A[31]~8_combout  & ( (\Selector31~1_combout  & (((!regval1_A[30] & !\LessThan1~1_combout )) # (\regval1_A[31]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_A[30]),
	.datab(!\Selector31~1_combout ),
	.datac(!\regval1_A[31]~DUPLICATE_q ),
	.datad(!\LessThan1~1_combout ),
	.datae(!\aluin2_A[30]~7_combout ),
	.dataf(!\aluin2_A[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h2303332302000302;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \aluin2_A[8]~16_combout  & ( (regval1_A[9] & !\aluin2_A[9]~17_combout ) ) ) # ( !\aluin2_A[8]~16_combout  & ( (!regval1_A[9] & (!\aluin2_A[9]~17_combout  & \regval1_A[8]~DUPLICATE_q )) # (regval1_A[9] & ((!\aluin2_A[9]~17_combout 
// ) # (\regval1_A[8]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval1_A[9]),
	.datac(!\aluin2_A[9]~17_combout ),
	.datad(!\regval1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h30F330F330303030;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N44
dffeas \regval2_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[14]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[14] .is_wysiwyg = "true";
defparam \regval2_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N18
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \regval1_A[14]~DUPLICATE_q  & ( \regval2_A[15]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (((\regval1_A[15]~DUPLICATE_q  & !regval2_A[14])))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) ) ) # ( !\regval1_A[14]~DUPLICATE_q  & ( 
// \regval2_A[15]~DUPLICATE_q  & ( (!off_A[31] & (\aluimm_A~DUPLICATE_q  & \regval1_A[15]~DUPLICATE_q )) ) ) ) # ( \regval1_A[14]~DUPLICATE_q  & ( !\regval2_A[15]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (((!regval2_A[14]) # (\regval1_A[15]~DUPLICATE_q 
// )))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) ) ) # ( !\regval1_A[14]~DUPLICATE_q  & ( !\regval2_A[15]~DUPLICATE_q  & ( (\regval1_A[15]~DUPLICATE_q  & ((!off_A[31]) # (!\aluimm_A~DUPLICATE_q ))) ) ) )

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[15]~DUPLICATE_q ),
	.datad(!regval2_A[14]),
	.datae(!\regval1_A[14]~DUPLICATE_q ),
	.dataf(!\regval2_A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0E0EEE2E02022E22;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( regval1_A[12] & ( \Equal1~1_combout  & ( ((!\aluin2_A[12]~24_combout  & ((!\aluin2_A[13]~0_combout ) # (\regval1_A[13]~DUPLICATE_q ))) # (\aluin2_A[12]~24_combout  & (!\aluin2_A[13]~0_combout  & \regval1_A[13]~DUPLICATE_q ))) # 
// (\LessThan1~15_combout ) ) ) ) # ( !regval1_A[12] & ( \Equal1~1_combout  & ( ((!\aluin2_A[13]~0_combout  & \regval1_A[13]~DUPLICATE_q )) # (\LessThan1~15_combout ) ) ) ) # ( regval1_A[12] & ( !\Equal1~1_combout  & ( \LessThan1~15_combout  ) ) ) # ( 
// !regval1_A[12] & ( !\Equal1~1_combout  & ( \LessThan1~15_combout  ) ) )

	.dataa(!\aluin2_A[12]~24_combout ),
	.datab(!\LessThan1~15_combout ),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regval1_A[13]~DUPLICATE_q ),
	.datae(!regval1_A[12]),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h3333333333F3B3FB;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( regval2_A[21] & ( regval2_A[20] & ( (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q  & ((\regval1_A[20]~DUPLICATE_q ) # (regval1_A[21])))) ) ) ) # ( !regval2_A[21] & ( regval2_A[20] & ( (!\aluimm_A~q  & (regval1_A[21])) # (\aluimm_A~q  
// & (!\off_A[31]~DUPLICATE_q  & ((\regval1_A[20]~DUPLICATE_q ) # (regval1_A[21])))) ) ) ) # ( regval2_A[21] & ( !regval2_A[20] & ( (!\aluimm_A~q  & (regval1_A[21] & (\regval1_A[20]~DUPLICATE_q ))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q  & 
// ((\regval1_A[20]~DUPLICATE_q ) # (regval1_A[21])))) ) ) ) # ( !regval2_A[21] & ( !regval2_A[20] & ( (!\aluimm_A~q  & (((\regval1_A[20]~DUPLICATE_q )) # (regval1_A[21]))) # (\aluimm_A~q  & (!\off_A[31]~DUPLICATE_q  & ((\regval1_A[20]~DUPLICATE_q ) # 
// (regval1_A[21])))) ) ) )

	.dataa(!\aluimm_A~q ),
	.datab(!regval1_A[21]),
	.datac(!\regval1_A[20]~DUPLICATE_q ),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(!regval2_A[21]),
	.dataf(!regval2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h3F2A170237221500;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N44
dffeas \regval2_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[16]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[16] .is_wysiwyg = "true";
defparam \regval2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( !\off_A[31]~DUPLICATE_q  & ( \aluimm_A~q  & ( (\regval1_A[17]~DUPLICATE_q ) # (\regval1_A[16]~DUPLICATE_q ) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !\aluimm_A~q  & ( (!regval2_A[17] & (((\regval1_A[16]~DUPLICATE_q  & 
// !regval2_A[16])) # (\regval1_A[17]~DUPLICATE_q ))) # (regval2_A[17] & (\regval1_A[16]~DUPLICATE_q  & (!regval2_A[16] & \regval1_A[17]~DUPLICATE_q ))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !\aluimm_A~q  & ( (!regval2_A[17] & (((\regval1_A[16]~DUPLICATE_q  
// & !regval2_A[16])) # (\regval1_A[17]~DUPLICATE_q ))) # (regval2_A[17] & (\regval1_A[16]~DUPLICATE_q  & (!regval2_A[16] & \regval1_A[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_A[16]~DUPLICATE_q ),
	.datab(!regval2_A[16]),
	.datac(!regval2_A[17]),
	.datad(!\regval1_A[17]~DUPLICATE_q ),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h40F440F455FF0000;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aluin2_A[18]~22_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~23_combout  & (((\LessThan1~13_combout  & regval1_A[18])) # (\regval1_A[19]~DUPLICATE_q ))) # (\aluin2_A[19]~23_combout  & (\regval1_A[19]~DUPLICATE_q  & 
// (\LessThan1~13_combout  & regval1_A[18]))) ) ) ) # ( !\aluin2_A[18]~22_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~23_combout  & (((regval1_A[18]) # (\LessThan1~13_combout )) # (\regval1_A[19]~DUPLICATE_q ))) # (\aluin2_A[19]~23_combout  & 
// (\regval1_A[19]~DUPLICATE_q  & ((regval1_A[18]) # (\LessThan1~13_combout )))) ) ) )

	.dataa(!\aluin2_A[19]~23_combout ),
	.datab(!\regval1_A[19]~DUPLICATE_q ),
	.datac(!\LessThan1~13_combout ),
	.datad(!regval1_A[18]),
	.datae(!\aluin2_A[18]~22_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h000000002BBB222B;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \regval2_A[11]~DUPLICATE_q  & ( \regval1_A[10]~DUPLICATE_q  & ( (!\aluimm_A~q  & (((!regval2_A[10] & regval1_A[11])))) # (\aluimm_A~q  & (!off_A[11])) ) ) ) # ( !\regval2_A[11]~DUPLICATE_q  & ( \regval1_A[10]~DUPLICATE_q  & ( 
// (!\aluimm_A~q  & (((!regval2_A[10]) # (regval1_A[11])))) # (\aluimm_A~q  & (!off_A[11])) ) ) ) # ( \regval2_A[11]~DUPLICATE_q  & ( !\regval1_A[10]~DUPLICATE_q  & ( (!off_A[11] & (regval1_A[11] & \aluimm_A~q )) ) ) ) # ( !\regval2_A[11]~DUPLICATE_q  & ( 
// !\regval1_A[10]~DUPLICATE_q  & ( (regval1_A[11] & ((!off_A[11]) # (!\aluimm_A~q ))) ) ) )

	.dataa(!off_A[11]),
	.datab(!regval2_A[10]),
	.datac(!regval1_A[11]),
	.datad(!\aluimm_A~q ),
	.datae(!\regval2_A[11]~DUPLICATE_q ),
	.dataf(!\regval1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0F0A000ACFAA0CAA;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \LessThan0~4_combout  & ( \LessThan0~3_combout  & ( (((\LessThan1~11_combout ) # (\LessThan1~14_combout )) # (\LessThan1~12_combout )) # (\Selector31~4_combout ) ) ) ) # ( !\LessThan0~4_combout  & ( \LessThan0~3_combout  & ( 
// ((\LessThan1~11_combout ) # (\LessThan1~14_combout )) # (\LessThan1~12_combout ) ) ) ) # ( \LessThan0~4_combout  & ( !\LessThan0~3_combout  & ( ((\LessThan1~14_combout ) # (\LessThan1~12_combout )) # (\Selector31~4_combout ) ) ) ) # ( 
// !\LessThan0~4_combout  & ( !\LessThan0~3_combout  & ( (\LessThan1~14_combout ) # (\LessThan1~12_combout ) ) ) )

	.dataa(!\Selector31~4_combout ),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan1~14_combout ),
	.datad(!\LessThan1~11_combout ),
	.datae(!\LessThan0~4_combout ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h3F3F7F7F3FFF7FFF;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \aluin2_A[5]~20_combout  & ( (!\aluin2_A[4]~21_combout  & (regval1_A[5] & regval1_A[4])) ) ) # ( !\aluin2_A[5]~20_combout  & ( ((!\aluin2_A[4]~21_combout  & regval1_A[4])) # (regval1_A[5]) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]~21_combout ),
	.datac(!regval1_A[5]),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(!\aluin2_A[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0FCF0FCF000C000C;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( regval1_A[6] & ( \LessThan1~9_combout  & ( (\LessThan1~8_combout  & ((!\aluin2_A[7]~19_combout ) # (regval1_A[7]))) ) ) ) # ( !regval1_A[6] & ( \LessThan1~9_combout  & ( (\LessThan1~8_combout  & ((!\aluin2_A[7]~19_combout  & 
// ((!\aluin2_A[6]~18_combout ) # (regval1_A[7]))) # (\aluin2_A[7]~19_combout  & (!\aluin2_A[6]~18_combout  & regval1_A[7])))) ) ) ) # ( regval1_A[6] & ( !\LessThan1~9_combout  & ( (\LessThan1~8_combout  & ((!\aluin2_A[7]~19_combout  & 
// ((!\aluin2_A[6]~18_combout ) # (regval1_A[7]))) # (\aluin2_A[7]~19_combout  & (!\aluin2_A[6]~18_combout  & regval1_A[7])))) ) ) ) # ( !regval1_A[6] & ( !\LessThan1~9_combout  & ( (!\aluin2_A[7]~19_combout  & (regval1_A[7] & \LessThan1~8_combout )) ) ) )

	.dataa(!\aluin2_A[7]~19_combout ),
	.datab(!\aluin2_A[6]~18_combout ),
	.datac(!regval1_A[7]),
	.datad(!\LessThan1~8_combout ),
	.datae(!regval1_A[6]),
	.dataf(!\LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h000A008E008E00AF;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \aluin2_A[1]~3_combout  & ( (\regval1_A[1]~DUPLICATE_q  & (regval1_A[0] & !\aluin2_A[0]~6_combout )) ) ) # ( !\aluin2_A[1]~3_combout  & ( ((regval1_A[0] & !\aluin2_A[0]~6_combout )) # (\regval1_A[1]~DUPLICATE_q ) ) )

	.dataa(!\regval1_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_A[0]),
	.datad(!\aluin2_A[0]~6_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h5F555F5505000500;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~5_combout  & ( \Equal1~2_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~4_combout ) # (\regval1_A[2]~DUPLICATE_q )) # (\regval1_A[3]~DUPLICATE_q ))) # (\aluin2_A[3]~5_combout  & (\regval1_A[3]~DUPLICATE_q  & 
// ((!\aluin2_A[2]~4_combout ) # (\regval1_A[2]~DUPLICATE_q )))) ) ) ) # ( !\LessThan1~5_combout  & ( \Equal1~2_combout  & ( (!\aluin2_A[3]~5_combout  & (((\regval1_A[2]~DUPLICATE_q  & !\aluin2_A[2]~4_combout )) # (\regval1_A[3]~DUPLICATE_q ))) # 
// (\aluin2_A[3]~5_combout  & (\regval1_A[3]~DUPLICATE_q  & (\regval1_A[2]~DUPLICATE_q  & !\aluin2_A[2]~4_combout ))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\regval1_A[3]~DUPLICATE_q ),
	.datac(!\regval1_A[2]~DUPLICATE_q ),
	.datad(!\aluin2_A[2]~4_combout ),
	.datae(!\LessThan1~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h000000002B22BB2B;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \Equal1~9_combout  & ( \LessThan1~6_combout  & ( (\Equal1~13_combout ) # (\Selector31~5_combout ) ) ) ) # ( \Equal1~9_combout  & ( !\LessThan1~6_combout  & ( ((\Equal1~13_combout  & ((\LessThan1~10_combout ) # 
// (\LessThan1~7_combout )))) # (\Selector31~5_combout ) ) ) )

	.dataa(!\LessThan1~7_combout ),
	.datab(!\Selector31~5_combout ),
	.datac(!\LessThan1~10_combout ),
	.datad(!\Equal1~13_combout ),
	.datae(!\Equal1~9_combout ),
	.dataf(!\LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h0000337F000033FF;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector31~2_combout  & ( \Selector31~6_combout  & ( (\Equal1~11_combout  & (!\alufunc_A[1]~DUPLICATE_q  & \Selector31~0_combout )) ) ) ) # ( !\Selector31~2_combout  & ( \Selector31~6_combout  & ( (\Equal1~11_combout  & 
// (!\alufunc_A[1]~DUPLICATE_q  & \Selector31~0_combout )) ) ) ) # ( \Selector31~2_combout  & ( !\Selector31~6_combout  & ( (!\Selector31~3_combout ) # ((\Equal1~11_combout  & (!\alufunc_A[1]~DUPLICATE_q  & \Selector31~0_combout ))) ) ) ) # ( 
// !\Selector31~2_combout  & ( !\Selector31~6_combout  & ( (\Equal1~11_combout  & (!\alufunc_A[1]~DUPLICATE_q  & \Selector31~0_combout )) ) ) )

	.dataa(!\Equal1~11_combout ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\Selector31~3_combout ),
	.datad(!\Selector31~0_combout ),
	.datae(!\Selector31~2_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h0044F0F400440044;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N57
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( \Selector31~13_combout  & ( \Selector31~10_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((\Selector31~7_combout )) # (alufunc_A[5]))) # (\alufunc_A[0]~DUPLICATE_q  & ((!alufunc_A[5]) # ((\Selector31~11_combout )))) ) ) ) # ( 
// !\Selector31~13_combout  & ( \Selector31~10_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[5] & (\Selector31~7_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & ((!alufunc_A[5]) # ((\Selector31~11_combout )))) ) ) ) # ( \Selector31~13_combout  & ( 
// !\Selector31~10_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((\Selector31~7_combout )) # (alufunc_A[5]))) # (\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[5] & ((\Selector31~11_combout )))) ) ) ) # ( !\Selector31~13_combout  & ( !\Selector31~10_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[5] & (\Selector31~7_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[5] & ((\Selector31~11_combout )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector31~7_combout ),
	.datad(!\Selector31~11_combout ),
	.datae(!\Selector31~13_combout ),
	.dataf(!\Selector31~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N21
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( pcplus_A[29] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~118  ))
// \Add3~66  = CARRY(( pcplus_A[29] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~118  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N18
cyclonev_lcell_comb \pcgood_A[29]~18 (
// Equation(s):
// \pcgood_A[29]~18_combout  = ( \Add3~65_sumout  & ( \Add4~65_sumout  & ( (((\isbranch_A~q  & \Selector31~12_combout )) # (pcplus_A[29])) # (\isjump_A~q ) ) ) ) # ( !\Add3~65_sumout  & ( \Add4~65_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[29])) # 
// (\isjump_A~q ))) # (\isbranch_A~q  & (!\Selector31~12_combout  & ((pcplus_A[29]) # (\isjump_A~q )))) ) ) ) # ( \Add3~65_sumout  & ( !\Add4~65_sumout  & ( (!\isbranch_A~q  & (!\isjump_A~q  & ((pcplus_A[29])))) # (\isbranch_A~q  & (((!\isjump_A~q  & 
// pcplus_A[29])) # (\Selector31~12_combout ))) ) ) ) # ( !\Add3~65_sumout  & ( !\Add4~65_sumout  & ( (!\isjump_A~q  & (pcplus_A[29] & ((!\isbranch_A~q ) # (!\Selector31~12_combout )))) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!\Selector31~12_combout ),
	.datad(!pcplus_A[29]),
	.datae(!\Add3~65_sumout ),
	.dataf(!\Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[29]~18 .extended_lut = "off";
defparam \pcgood_A[29]~18 .lut_mask = 64'h00C805CD32FA37FF;
defparam \pcgood_A[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N19
dffeas \pcgood_M[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[29]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N25
dffeas \bptable_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \bptable~22 (
// Equation(s):
// \bptable~22_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a29  & ( bptable_rtl_0_bypass[46] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a29  & ( bptable_rtl_0_bypass[46] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a29  & ( !bptable_rtl_0_bypass[46] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!bptable_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~22 .extended_lut = "off";
defparam \bptable~22 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N3
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \pcgood_M[29]~DUPLICATE_q  & ( \bptable~22_combout  ) ) # ( !\pcgood_M[29]~DUPLICATE_q  & ( \bptable~22_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[29]~DUPLICATE_q  & ( !\bptable~22_combout  & ( (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(!\pcgood_M[29]~DUPLICATE_q ),
	.dataf(!\bptable~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N5
dffeas \PC[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N49
dffeas \pcplus_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[29] .is_wysiwyg = "true";
defparam \pcplus_D[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N23
dffeas \pcplus_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[29] .is_wysiwyg = "true";
defparam \pcplus_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \pcgood_A[30]~19 (
// Equation(s):
// \pcgood_A[30]~19_combout  = ( \Add4~69_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & (((pcplus_A[30])) # (\isjump_A~q ))) # (\isbranch_A~q  & (((\Add3~69_sumout )))) ) ) ) # ( !\Add4~69_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  
// & (!\isjump_A~q  & (pcplus_A[30]))) # (\isbranch_A~q  & (((\Add3~69_sumout )))) ) ) ) # ( \Add4~69_sumout  & ( !\Selector31~12_combout  & ( (pcplus_A[30]) # (\isjump_A~q ) ) ) ) # ( !\Add4~69_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & 
// pcplus_A[30]) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[30]),
	.datad(!\Add3~69_sumout ),
	.datae(!\Add4~69_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[30]~19 .extended_lut = "off";
defparam \pcgood_A[30]~19 .lut_mask = 64'h0C0C3F3F085D2A7F;
defparam \pcgood_A[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \pcgood_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[30]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[30] .is_wysiwyg = "true";
defparam \pcgood_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N43
dffeas \bptable_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \bptable~23 (
// Equation(s):
// \bptable~23_combout  = ( bptable_rtl_0_bypass[47] & ( (\bptable_rtl_0|auto_generated|ram_block1a30 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[47] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a30 ) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~23 .extended_lut = "off";
defparam \bptable~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \bptable~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( pcgood_M[30] & ( \bptable~23_combout  ) ) # ( !pcgood_M[30] & ( \bptable~23_combout  & ( ((\Equal2~8_combout  & (\Equal2~2_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[30] & ( !\bptable~23_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~2_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~14_combout ),
	.datae(!pcgood_M[30]),
	.dataf(!\bptable~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0000AAA85557FFFF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N2
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N53
dffeas \pcplus_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[30] .is_wysiwyg = "true";
defparam \pcplus_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N56
dffeas \pcplus_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[30] .is_wysiwyg = "true";
defparam \pcplus_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \result_A[30]~20 (
// Equation(s):
// \result_A[30]~20_combout  = ( pcplus_A[30] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~20 .extended_lut = "off";
defparam \result_A[30]~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_A[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N8
dffeas \regs_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N49
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N6
cyclonev_lcell_comb \regval1_D[30]~65 (
// Equation(s):
// \regval1_D[30]~65_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~31_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[43])))))) # (\forw1W_D~combout  & (result_W[30])) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a30 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[43])))))) # (\forw1W_D~combout  & (result_W[30])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[30]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!regs_rtl_0_bypass[43]),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~65 .extended_lut = "on";
defparam \regval1_D[30]~65 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[30]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \regval1_D[30]~33 (
// Equation(s):
// \regval1_D[30]~33_combout  = ( \result_A[30]~19_combout  & ( \result_M[30]~32_combout  & ( ((\regval1_D[30]~65_combout ) # (\forw1A_D~combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[30]~19_combout  & ( \result_M[30]~32_combout  & ( 
// (!\forw1A_D~combout  & (((\regval1_D[30]~65_combout ) # (\forw1M_D~combout )))) # (\forw1A_D~combout  & (\result_A[30]~20_combout )) ) ) ) # ( \result_A[30]~19_combout  & ( !\result_M[30]~32_combout  & ( ((!\forw1M_D~combout  & \regval1_D[30]~65_combout 
// )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[30]~19_combout  & ( !\result_M[30]~32_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout  & \regval1_D[30]~65_combout )))) # (\forw1A_D~combout  & (\result_A[30]~20_combout )) ) ) )

	.dataa(!\result_A[30]~20_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\regval1_D[30]~65_combout ),
	.datae(!\result_A[30]~19_combout ),
	.dataf(!\result_M[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~33 .extended_lut = "off";
defparam \regval1_D[30]~33 .lut_mask = 64'h05C50FCF35F53FFF;
defparam \regval1_D[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N1
dffeas \regval1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[30]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[30] .is_wysiwyg = "true";
defparam \regval1_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Selector0~1_combout  & ( \Add1~25_sumout  & ( ((\Selector1~0_combout ) # (\Add2~25_sumout )) # (\Selector6~0_combout ) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~25_sumout  & ( (\Selector1~0_combout ) # (\Selector6~0_combout ) ) 
// ) ) # ( \Selector0~1_combout  & ( !\Add1~25_sumout  & ( (\Selector1~0_combout ) # (\Add2~25_sumout ) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~25_sumout  & ( \Selector1~0_combout  ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(!\Selector1~0_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N5
dffeas \aluout_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30] .is_wysiwyg = "true";
defparam \aluout_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \hexes|Equal0~1 (
// Equation(s):
// \hexes|Equal0~1_combout  = ( !aluout_M[0] & ( aluout_M[28] & ( (aluout_M[27] & (aluout_M[30] & (aluout_M[31] & \aluout_M[29]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[27]),
	.datab(!aluout_M[30]),
	.datac(!aluout_M[31]),
	.datad(!\aluout_M[29]~DUPLICATE_q ),
	.datae(!aluout_M[0]),
	.dataf(!aluout_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~1 .extended_lut = "off";
defparam \hexes|Equal0~1 .lut_mask = 64'h0000000000010000;
defparam \hexes|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \hexes|Equal0~4 (
// Equation(s):
// \hexes|Equal0~4_combout  = ( \dmem~33_combout  & ( \hexes|Equal0~2_combout  & ( (\hexes|Equal0~1_combout  & (\hexes|Equal0~3_combout  & \hexes|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hexes|Equal0~1_combout ),
	.datac(!\hexes|Equal0~3_combout ),
	.datad(!\hexes|Equal0~0_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\hexes|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|Equal0~4 .extended_lut = "off";
defparam \hexes|Equal0~4 .lut_mask = 64'h0000000000000003;
defparam \hexes|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \dbusr[5]~66 (
// Equation(s):
// \dbusr[5]~66_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[40] & ( (!\dmem~36_combout ) # (((!\dmem~35_combout ) # (!\dmem~37_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[40] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~66 .extended_lut = "off";
defparam \dbusr[5]~66 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[5]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \hexes|hdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[5] .is_wysiwyg = "true";
defparam \hexes|hdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \leds|ldata[5]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \dbusr[5]~164 (
// Equation(s):
// \dbusr[5]~164_combout  = ( \leds|ldata[5]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( (((\switches|ready~0_combout  & \switches|sdata [5])) # (\hexes|hdata [5])) # (aluout_M[5]) ) ) ) # ( !\leds|ldata[5]~_Duplicate_1_q  & ( \dbusr[0]~145_combout  & ( 
// (!\switches|ready~0_combout  & (!aluout_M[5] & ((\hexes|hdata [5])))) # (\switches|ready~0_combout  & (((!aluout_M[5] & \hexes|hdata [5])) # (\switches|sdata [5]))) ) ) ) # ( \leds|ldata[5]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( 
// (\switches|ready~0_combout  & \switches|sdata [5]) ) ) ) # ( !\leds|ldata[5]~_Duplicate_1_q  & ( !\dbusr[0]~145_combout  & ( (\switches|ready~0_combout  & \switches|sdata [5]) ) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!aluout_M[5]),
	.datac(!\switches|sdata [5]),
	.datad(!\hexes|hdata [5]),
	.datae(!\leds|ldata[5]~_Duplicate_1_q ),
	.dataf(!\dbusr[0]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~164 .extended_lut = "off";
defparam \dbusr[5]~164 .lut_mask = 64'h0505050505CD37FF;
defparam \dbusr[5]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N40
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004A016144E11D650425FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \dbusr[5]~163 (
// Equation(s):
// \dbusr[5]~163_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (!\dmem~6_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (!\dmem~6_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~6_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~163 .extended_lut = "off";
defparam \dbusr[5]~163 .lut_mask = 64'h8B888B888BBB8BBB;
defparam \dbusr[5]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \dbusr[5]~165 (
// Equation(s):
// \dbusr[5]~165_combout  = ( \dbusr[5]~164_combout  & ( \dbusr[5]~163_combout  & ( ((!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[39]) # (\dbusr[5]~66_combout )))) # (\hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr[5]~164_combout  & ( \dbusr[5]~163_combout  & ( 
// (!\dbusr~0_combout  & ((!dmem_rtl_0_bypass[39]) # (\dbusr[5]~66_combout ))) ) ) ) # ( \dbusr[5]~164_combout  & ( !\dbusr[5]~163_combout  & ( ((!dmem_rtl_0_bypass[39] & (!\dbusr~0_combout  & !\dbusr[5]~66_combout ))) # (\hexes|Equal0~4_combout ) ) ) ) # ( 
// !\dbusr[5]~164_combout  & ( !\dbusr[5]~163_combout  & ( (!dmem_rtl_0_bypass[39] & (!\dbusr~0_combout  & !\dbusr[5]~66_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[39]),
	.datab(!\hexes|Equal0~4_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\dbusr[5]~66_combout ),
	.datae(!\dbusr[5]~164_combout ),
	.dataf(!\dbusr[5]~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~165 .extended_lut = "off";
defparam \dbusr[5]~165 .lut_mask = 64'hA000B333A0F0B3F3;
defparam \dbusr[5]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N55
dffeas \memout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[5]~165_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[5] .is_wysiwyg = "true";
defparam \memout_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N58
dffeas \aluout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[5] .is_wysiwyg = "true";
defparam \aluout_W[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \wregval_W[5]~14 (
// Equation(s):
// \wregval_W[5]~14_combout  = ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[5])) # (\selaluout_W~q  & ((aluout_W[5]))) ) ) # ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (pcplus_W[5])) # (\selaluout_W~q  & ((aluout_W[5]))) ) )

	.dataa(!pcplus_W[5]),
	.datab(!\selaluout_W~q ),
	.datac(!memout_W[5]),
	.datad(!aluout_W[5]),
	.datae(!\selmemout_W~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[5]~14 .extended_lut = "off";
defparam \wregval_W[5]~14 .lut_mask = 64'h44770C3F44770C3F;
defparam \wregval_W[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N8
dffeas \regs_rtl_1_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \dbusr[5]~68 (
// Equation(s):
// \dbusr[5]~68_combout  = ( \hexes|hdata [5] & ( \dmem~39_combout  & ( (!\wrmem_M~q  & ((!aluout_M[5]) # (\leds|ldata[5]~_Duplicate_1_q ))) ) ) ) # ( !\hexes|hdata [5] & ( \dmem~39_combout  & ( (!\wrmem_M~q  & (\leds|ldata[5]~_Duplicate_1_q  & aluout_M[5])) 
// ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\leds|ldata[5]~_Duplicate_1_q ),
	.datac(!aluout_M[5]),
	.datad(gnd),
	.datae(!\hexes|hdata [5]),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~68 .extended_lut = "off";
defparam \dbusr[5]~68 .lut_mask = 64'h000000000202A2A2;
defparam \dbusr[5]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \dbusr[5]~69 (
// Equation(s):
// \dbusr[5]~69_combout  = ( \switches|sdata [5] & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~6_combout  & ((\dbusr[5]~68_combout ) # (\switches|ready~0_combout )))) ) ) # ( !\switches|sdata [5] & ( (\hexes|Equal0~0_combout  & (\hexes|Equal0~6_combout  & 
// \dbusr[5]~68_combout )) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!\hexes|Equal0~0_combout ),
	.datac(!\hexes|Equal0~6_combout ),
	.datad(!\dbusr[5]~68_combout ),
	.datae(gnd),
	.dataf(!\switches|sdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~69 .extended_lut = "off";
defparam \dbusr[5]~69 .lut_mask = 64'h0003000301030103;
defparam \dbusr[5]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \dbusr[5]~67 (
// Equation(s):
// \dbusr[5]~67_combout  = ( \dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dbusr[5]~66_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) ) ) ) # ( !\dmem~0_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~6_q  & \dbusr[5]~66_combout ) ) ) ) # ( \dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dbusr[5]~66_combout )) ) ) ) # ( !\dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~6_q  & \dbusr[5]~66_combout ) ) ) )

	.dataa(!\dmem~6_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbusr[5]~66_combout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[5]~67 .extended_lut = "off";
defparam \dbusr[5]~67 .lut_mask = 64'h00AA003000AA003F;
defparam \dbusr[5]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \restmp_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[5]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[5] .is_wysiwyg = "true";
defparam \restmp_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \result_M[5]~113 (
// Equation(s):
// \result_M[5]~113_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[5]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[5]~66_combout  & !dmem_rtl_0_bypass[39])) # (\dbusr[5]~67_combout )))) # (\dbusr[5]~69_combout ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!\dbusr[5]~66_combout ),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dbusr[5]~69_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[5]~67_combout ),
	.datag(!restmp_M[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[5]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[5]~113 .extended_lut = "on";
defparam \result_M[5]~113 .lut_mask = 64'h0F0F80FF0F0FAAFF;
defparam \result_M[5]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N2
dffeas \result_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[5]~113_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[5] .is_wysiwyg = "true";
defparam \result_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \regval2_D[5]~93 (
// Equation(s):
// \regval2_D[5]~93_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~39_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[18]))))) # (\forw2W_D~combout  & ((((result_W[5]))))) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a5 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[18]))))) # (\forw2W_D~combout  & ((((result_W[5]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!regs_rtl_1_bypass[18]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!result_W[5]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~93 .extended_lut = "on";
defparam \regval2_D[5]~93 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval2_D[5]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \regval2_D[5]~21 (
// Equation(s):
// \regval2_D[5]~21_combout  = ( \result_M[5]~113_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[5]~93_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[5]~7_combout )))) ) ) # ( !\result_M[5]~113_combout  & ( (!\forw2A_D~combout  & 
// (!\forw2M_D~combout  & ((\regval2_D[5]~93_combout )))) # (\forw2A_D~combout  & (((\result_A[5]~7_combout )))) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_A[5]~7_combout ),
	.datad(!\regval2_D[5]~93_combout ),
	.datae(gnd),
	.dataf(!\result_M[5]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~21 .extended_lut = "off";
defparam \regval2_D[5]~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \regval2_D[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \regval2_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[5]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( alufunc_A[3] & ( \aluin2_A[5]~20_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[2] & (!regval1_A[5] $ (alufunc_A[1])))) ) ) ) # ( !alufunc_A[3] & ( \aluin2_A[5]~20_combout  & ( (alufunc_A[2] & (!alufunc_A[1] $ 
// (((!\alufunc_A[0]~DUPLICATE_q  & !regval1_A[5]))))) ) ) ) # ( alufunc_A[3] & ( !\aluin2_A[5]~20_combout  & ( (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & ((!regval1_A[5]) # (!alufunc_A[1]))) # (\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[5] & 
// !alufunc_A[1])))) ) ) ) # ( !alufunc_A[3] & ( !\aluin2_A[5]~20_combout  & ( (alufunc_A[2] & (regval1_A[5] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!regval1_A[5]),
	.datad(!alufunc_A[1]),
	.datae(!alufunc_A[3]),
	.dataf(!\aluin2_A[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0102322013202002;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Add2~113_sumout  & ( \Selector6~0_combout  & ( (alufunc_A[5] & (((\Selector0~1_combout ) # (\Selector26~0_combout )) # (\Add1~113_sumout ))) ) ) ) # ( !\Add2~113_sumout  & ( \Selector6~0_combout  & ( (alufunc_A[5] & 
// ((\Selector26~0_combout ) # (\Add1~113_sumout ))) ) ) ) # ( \Add2~113_sumout  & ( !\Selector6~0_combout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector26~0_combout ))) ) ) ) # ( !\Add2~113_sumout  & ( !\Selector6~0_combout  & ( (alufunc_A[5] & 
// \Selector26~0_combout ) ) ) )

	.dataa(!\Add1~113_sumout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector26~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h0303033313131333;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \result_A[5]~7 (
// Equation(s):
// \result_A[5]~7_combout  = ( \Selector26~2_combout  & ( (\selaluout_A~DUPLICATE_q ) # (pcplus_A[5]) ) ) # ( !\Selector26~2_combout  & ( (pcplus_A[5] & !\selaluout_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!pcplus_A[5]),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[5]~7 .extended_lut = "off";
defparam \result_A[5]~7 .lut_mask = 64'h303030303F3F3F3F;
defparam \result_A[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \regs_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \regs~6feeder (
// Equation(s):
// \regs~6feeder_combout  = ( \wregval_W[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6feeder .extended_lut = "off";
defparam \regs~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \regval1_D[5]~105 (
// Equation(s):
// \regval1_D[5]~105_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~6_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a5 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[5]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!regs_rtl_0_bypass[18]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~105 .extended_lut = "on";
defparam \regval1_D[5]~105 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[5]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \regval1_D[5]~17 (
// Equation(s):
// \regval1_D[5]~17_combout  = ( \result_M[5]~113_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[5]~105_combout ) # (\forw1M_D~combout )))) # (\forw1A_D~combout  & (\result_A[5]~7_combout )) ) ) # ( !\result_M[5]~113_combout  & ( (!\forw1A_D~combout  & 
// (((!\forw1M_D~combout  & \regval1_D[5]~105_combout )))) # (\forw1A_D~combout  & (\result_A[5]~7_combout )) ) )

	.dataa(!\result_A[5]~7_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\regval1_D[5]~105_combout ),
	.datae(gnd),
	.dataf(!\result_M[5]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~17 .extended_lut = "off";
defparam \regval1_D[5]~17 .lut_mask = 64'h05C505C535F535F5;
defparam \regval1_D[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \regval1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5] .is_wysiwyg = "true";
defparam \regval1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \Selector26~0_combout  ) # ( !\Selector26~0_combout  & ( (!\Selector6~0_combout  & (\Selector0~1_combout  & (\Add2~113_sumout ))) # (\Selector6~0_combout  & (((\Selector0~1_combout  & \Add2~113_sumout )) # (\Add1~113_sumout ))) 
// ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~113_sumout ),
	.datad(!\Add1~113_sumout ),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h03570357FFFFFFFF;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \aluout_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5] .is_wysiwyg = "true";
defparam \aluout_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N38
dffeas \leds|ldata[0]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \hexes|hdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[0] .is_wysiwyg = "true";
defparam \hexes|hdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \dbusr[0]~4 (
// Equation(s):
// \dbusr[0]~4_combout  = ( \hexes|hdata [0] & ( (!\wrmem_M~q  & (\dmem~39_combout  & ((!aluout_M[5]) # (\leds|ldata[0]~_Duplicate_1_q )))) ) ) # ( !\hexes|hdata [0] & ( (!\wrmem_M~q  & (aluout_M[5] & (\dmem~39_combout  & \leds|ldata[0]~_Duplicate_1_q ))) ) 
// )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[5]),
	.datac(!\dmem~39_combout ),
	.datad(!\leds|ldata[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\hexes|hdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~4 .extended_lut = "off";
defparam \dbusr[0]~4 .lut_mask = 64'h00020002080A080A;
defparam \dbusr[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \dbusr[0]~188 (
// Equation(s):
// \dbusr[0]~188_combout  = ( !\aluout_M[2]~DUPLICATE_q  & ( (\aluout_M[4]~DUPLICATE_q  & (!aluout_M[5] & (\switches|sdata[0]~DUPLICATE_q  & (aluout_M[7] & !\wrmem_M~q )))) ) ) # ( \aluout_M[2]~DUPLICATE_q  & ( (\aluout_M[4]~DUPLICATE_q  & (!aluout_M[5] & 
// (\switches|ready~q  & (aluout_M[7] & !\wrmem_M~q )))) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!\switches|ready~q ),
	.datad(!aluout_M[7]),
	.datae(!\aluout_M[2]~DUPLICATE_q ),
	.dataf(!\wrmem_M~q ),
	.datag(!\switches|sdata[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~188 .extended_lut = "on";
defparam \dbusr[0]~188 .lut_mask = 64'h0004000400000000;
defparam \dbusr[0]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \dbusr[0]~5 (
// Equation(s):
// \dbusr[0]~5_combout  = ( \dbusr[0]~188_combout  & ( \KEY[0]~input_o  ) ) # ( !\dbusr[0]~188_combout  & ( \KEY[0]~input_o  & ( ((\keys|ready~q  & (\aluout_M[2]~DUPLICATE_q  & \keys|ready~0_combout ))) # (\dbusr[0]~4_combout ) ) ) ) # ( 
// \dbusr[0]~188_combout  & ( !\KEY[0]~input_o  ) ) # ( !\dbusr[0]~188_combout  & ( !\KEY[0]~input_o  & ( ((\keys|ready~0_combout  & ((!\aluout_M[2]~DUPLICATE_q ) # (\keys|ready~q )))) # (\dbusr[0]~4_combout ) ) ) )

	.dataa(!\dbusr[0]~4_combout ),
	.datab(!\keys|ready~q ),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(!\keys|ready~0_combout ),
	.datae(!\dbusr[0]~188_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~5 .extended_lut = "off";
defparam \dbusr[0]~5 .lut_mask = 64'h55F7FFFF5557FFFF;
defparam \dbusr[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \dbusr[0]~141 (
// Equation(s):
// \dbusr[0]~141_combout  = ( \dbusr[0]~2_combout  & ( dmem_rtl_0_bypass[29] & ( (!\dbusr[0]~5_combout  & (\dbusr[0]~1_combout  & (!\dbusr~0_combout ))) # (\dbusr[0]~5_combout  & (((\dbusr[0]~1_combout  & !\dbusr~0_combout )) # (\hexes|Equal0~4_combout ))) ) 
// ) ) # ( !\dbusr[0]~2_combout  & ( dmem_rtl_0_bypass[29] & ( (\dbusr[0]~5_combout  & \hexes|Equal0~4_combout ) ) ) ) # ( \dbusr[0]~2_combout  & ( !dmem_rtl_0_bypass[29] & ( (!\dbusr[0]~5_combout  & (\dbusr[0]~1_combout  & (!\dbusr~0_combout ))) # 
// (\dbusr[0]~5_combout  & (((\dbusr[0]~1_combout  & !\dbusr~0_combout )) # (\hexes|Equal0~4_combout ))) ) ) ) # ( !\dbusr[0]~2_combout  & ( !dmem_rtl_0_bypass[29] & ( (!\dbusr~0_combout ) # ((\dbusr[0]~5_combout  & \hexes|Equal0~4_combout )) ) ) )

	.dataa(!\dbusr[0]~5_combout ),
	.datab(!\dbusr[0]~1_combout ),
	.datac(!\dbusr~0_combout ),
	.datad(!\hexes|Equal0~4_combout ),
	.datae(!\dbusr[0]~2_combout ),
	.dataf(!dmem_rtl_0_bypass[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[0]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[0]~141 .extended_lut = "off";
defparam \dbusr[0]~141 .lut_mask = 64'hF0F5307500553075;
defparam \dbusr[0]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \memout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[0]~141_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[0] .is_wysiwyg = "true";
defparam \memout_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N22
dffeas \aluout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[0] .is_wysiwyg = "true";
defparam \aluout_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \PC_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[0] .is_wysiwyg = "true";
defparam \PC_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \PC_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[0] .is_wysiwyg = "true";
defparam \PC_W[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \wregval_W[0]~0 (
// Equation(s):
// \wregval_W[0]~0_combout  = ( PC_W[0] & ( (!\selaluout_W~q  & ((!\selmemout_W~q ) # ((memout_W[0])))) # (\selaluout_W~q  & (((aluout_W[0])))) ) ) # ( !PC_W[0] & ( (!\selaluout_W~q  & (\selmemout_W~q  & (memout_W[0]))) # (\selaluout_W~q  & 
// (((aluout_W[0])))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[0]),
	.datad(!aluout_W[0]),
	.datae(gnd),
	.dataf(!PC_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[0]~0 .extended_lut = "off";
defparam \wregval_W[0]~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \wregval_W[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \regs_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \regval1_D[7]~97 (
// Equation(s):
// \regval1_D[7]~97_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~8_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[20])))))) # (\forw1W_D~combout  & ((((result_W[7]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a7 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[20])))))) # (\forw1W_D~combout  & ((((result_W[7]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!result_W[7]),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[20]),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~97 .extended_lut = "on";
defparam \regval1_D[7]~97 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \regval1_D[7]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \regval1_D[7]~21 (
// Equation(s):
// \regval1_D[7]~21_combout  = ( \forw1A_D~combout  & ( pcplus_A[7] & ( (!\selaluout_A~DUPLICATE_q ) # ((alufunc_A[5] & ((\Selector24~2_combout ) # (\Selector24~0_combout )))) ) ) ) # ( \forw1A_D~combout  & ( !pcplus_A[7] & ( (\selaluout_A~DUPLICATE_q  & 
// (alufunc_A[5] & ((\Selector24~2_combout ) # (\Selector24~0_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector24~0_combout ),
	.datad(!\Selector24~2_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!pcplus_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~21 .extended_lut = "off";
defparam \regval1_D[7]~21 .lut_mask = 64'h000001110000ABBB;
defparam \regval1_D[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \regval1_D[7]~22 (
// Equation(s):
// \regval1_D[7]~22_combout  = ( \result_M[7]~18_combout  & ( \regval1_D[7]~21_combout  ) ) # ( !\result_M[7]~18_combout  & ( \regval1_D[7]~21_combout  ) ) # ( \result_M[7]~18_combout  & ( !\regval1_D[7]~21_combout  & ( (!\forw1A_D~combout  & 
// ((\forw1M_D~combout ) # (\regval1_D[7]~97_combout ))) ) ) ) # ( !\result_M[7]~18_combout  & ( !\regval1_D[7]~21_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & (\regval1_D[7]~97_combout )) # (\forw1M_D~combout  & ((\result_M[7]~19_combout 
// ))))) ) ) )

	.dataa(!\regval1_D[7]~97_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_M[7]~19_combout ),
	.datae(!\result_M[7]~18_combout ),
	.dataf(!\regval1_D[7]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~22 .extended_lut = "off";
defparam \regval1_D[7]~22 .lut_mask = 64'h40707070FFFFFFFF;
defparam \regval1_D[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \regval1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[7]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[7] .is_wysiwyg = "true";
defparam \regval1_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( regval1_A[7] & ( \aluin2_A[7]~19_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[7] & ( \aluin2_A[7]~19_combout 
//  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[7] & ( !\aluin2_A[7]~19_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & 
// ((!alufunc_A[3] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[3] & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[7] & ( !\aluin2_A[7]~19_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!alufunc_A[1]) 
// # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[7]),
	.dataf(!\aluin2_A[7]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h1110144014404140;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Add1~117_sumout  & ( (((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector6~0_combout )) # (\Selector24~0_combout ) ) ) # ( !\Add1~117_sumout  & ( ((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector24~0_combout ) ) 
// )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add2~117_sumout ),
	.datae(gnd),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h557755775F7F5F7F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N58
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N35
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[12] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15])))) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( 
// (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15])))) ) ) ) # ( dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[12] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[16] $ 
// (dmem_rtl_0_bypass[15])))) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[12]),
	.datab(!dmem_rtl_0_bypass[16]),
	.datac(!dmem_rtl_0_bypass[15]),
	.datad(!dmem_rtl_0_bypass[14]),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8200008241000041;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \dbusr[27]~101 (
// Equation(s):
// \dbusr[27]~101_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[84] & ( (!\dmem~37_combout ) # (((!\dmem~36_combout ) # (!\dmem~35_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[84] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[27]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[27]~101 .extended_lut = "off";
defparam \dbusr[27]~101 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[27]~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A24549610A4960000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \dbusr[27]~100 (
// Equation(s):
// \dbusr[27]~100_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) # 
// ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[27]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[27]~100 .extended_lut = "off";
defparam \dbusr[27]~100 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \dbusr[27]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N24
cyclonev_lcell_comb \dbusr[27]~181 (
// Equation(s):
// \dbusr[27]~181_combout  = ( \dbusr[27]~101_combout  & ( \dbusr[27]~100_combout  & ( !\dbusr~0_combout  ) ) ) # ( !\dbusr[27]~101_combout  & ( \dbusr[27]~100_combout  & ( (!\dbusr~0_combout  & \dmem_rtl_0_bypass[83]~DUPLICATE_q ) ) ) ) # ( 
// !\dbusr[27]~101_combout  & ( !\dbusr[27]~100_combout  & ( (!\dbusr~0_combout  & \dmem_rtl_0_bypass[83]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\dbusr~0_combout ),
	.datac(!\dmem_rtl_0_bypass[83]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\dbusr[27]~101_combout ),
	.dataf(!\dbusr[27]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[27]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[27]~181 .extended_lut = "off";
defparam \dbusr[27]~181 .lut_mask = 64'h0C0C00000C0CCCCC;
defparam \dbusr[27]~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N25
dffeas \memout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[27]~181_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[27] .is_wysiwyg = "true";
defparam \memout_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N45
cyclonev_lcell_comb \wregval_W[27]~23 (
// Equation(s):
// \wregval_W[27]~23_combout  = ( \selmemout_W~q  & ( memout_W[27] & ( (!\selaluout_W~q ) # (aluout_W[27]) ) ) ) # ( !\selmemout_W~q  & ( memout_W[27] & ( (!\selaluout_W~q  & (pcplus_W[27])) # (\selaluout_W~q  & ((aluout_W[27]))) ) ) ) # ( \selmemout_W~q  & 
// ( !memout_W[27] & ( (aluout_W[27] & \selaluout_W~q ) ) ) ) # ( !\selmemout_W~q  & ( !memout_W[27] & ( (!\selaluout_W~q  & (pcplus_W[27])) # (\selaluout_W~q  & ((aluout_W[27]))) ) ) )

	.dataa(!pcplus_W[27]),
	.datab(gnd),
	.datac(!aluout_W[27]),
	.datad(!\selaluout_W~q ),
	.datae(!\selmemout_W~q ),
	.dataf(!memout_W[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[27]~23 .extended_lut = "off";
defparam \wregval_W[27]~23 .lut_mask = 64'h550F000F550FFF0F;
defparam \wregval_W[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N19
dffeas \regs_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N43
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N18
cyclonev_lcell_comb \regval1_D[27]~77 (
// Equation(s):
// \regval1_D[27]~77_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~28_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[40]))))) # (\forw1W_D~combout  & ((((result_W[27]))))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[40]))))) # (\forw1W_D~combout  & ((((result_W[27]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!regs_rtl_0_bypass[40]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!result_W[27]),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~77 .extended_lut = "on";
defparam \regval1_D[27]~77 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval1_D[27]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \regval1_A[27]~DUPLICATE_q  & ( \aluin2_A[27]~11_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3])) # (\alufunc_A[1]~DUPLICATE_q  & (alufunc_A[3] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # 
// ( !\regval1_A[27]~DUPLICATE_q  & ( \aluin2_A[27]~11_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] & !\alufunc_A[0]~DUPLICATE_q 
// )))) ) ) ) # ( \regval1_A[27]~DUPLICATE_q  & ( !\aluin2_A[27]~11_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] & 
// !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[27]~DUPLICATE_q  & ( !\aluin2_A[27]~11_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[2]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\regval1_A[27]~DUPLICATE_q ),
	.dataf(!\aluin2_A[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0302122012202120;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \result_A[27]~13 (
// Equation(s):
// \result_A[27]~13_combout  = ( \Add1~37_sumout  & ( \Add2~37_sumout  & ( (\result_A[1]~5_combout  & (((\Selector6~0_combout ) # (\Selector4~0_combout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Add1~37_sumout  & ( \Add2~37_sumout  & ( 
// (\result_A[1]~5_combout  & ((\Selector4~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( \Add1~37_sumout  & ( !\Add2~37_sumout  & ( (\result_A[1]~5_combout  & ((\Selector6~0_combout ) # (\Selector4~0_combout ))) ) ) ) # ( !\Add1~37_sumout  & ( 
// !\Add2~37_sumout  & ( (\result_A[1]~5_combout  & \Selector4~0_combout ) ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector4~0_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add1~37_sumout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~13 .extended_lut = "off";
defparam \result_A[27]~13 .lut_mask = 64'h0505055515151555;
defparam \result_A[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \regval1_D[27]~30 (
// Equation(s):
// \regval1_D[27]~30_combout  = ( \result_A[27]~13_combout  & ( \result_M[27]~29_combout  & ( ((\regval1_D[27]~77_combout ) # (\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[27]~13_combout  & ( \result_M[27]~29_combout  & ( 
// (!\forw1A_D~combout  & (((\regval1_D[27]~77_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[27]~14_combout )))) ) ) ) # ( \result_A[27]~13_combout  & ( !\result_M[27]~29_combout  & ( ((!\forw1M_D~combout  & 
// \regval1_D[27]~77_combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[27]~13_combout  & ( !\result_M[27]~29_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout  & ((\regval1_D[27]~77_combout )))) # (\forw1A_D~combout  & (((\result_A[27]~14_combout 
// )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\result_A[27]~14_combout ),
	.datad(!\regval1_D[27]~77_combout ),
	.datae(!\result_A[27]~13_combout ),
	.dataf(!\result_M[27]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~30 .extended_lut = "off";
defparam \regval1_D[27]~30 .lut_mask = 64'h058D55DD27AF77FF;
defparam \regval1_D[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \regval1_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[27]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N36
cyclonev_lcell_comb \pcgood_A[27]~30 (
// Equation(s):
// \pcgood_A[27]~30_combout  = ( \Selector31~12_combout  & ( \Add3~113_sumout  & ( ((!\isjump_A~q  & ((pcplus_A[27]))) # (\isjump_A~q  & (\Add4~113_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~113_sumout  & ( (!\isjump_A~q  & 
// ((pcplus_A[27]))) # (\isjump_A~q  & (\Add4~113_sumout )) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~113_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & ((pcplus_A[27]))) # (\isjump_A~q  & (\Add4~113_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\Add3~113_sumout  & ( (!\isjump_A~q  & ((pcplus_A[27]))) # (\isjump_A~q  & (\Add4~113_sumout )) ) ) )

	.dataa(!\isjump_A~q ),
	.datab(!\isbranch_A~q ),
	.datac(!\Add4~113_sumout ),
	.datad(!pcplus_A[27]),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[27]~30 .extended_lut = "off";
defparam \pcgood_A[27]~30 .lut_mask = 64'h05AF048C05AF37BF;
defparam \pcgood_A[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \pcgood_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[27]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[27] .is_wysiwyg = "true";
defparam \pcgood_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N46
dffeas \bptable_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N33
cyclonev_lcell_comb \bptable~34 (
// Equation(s):
// \bptable~34_combout  = ( bptable_rtl_0_bypass[44] & ( (\bptable_rtl_0|auto_generated|ram_block1a27 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[44] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a27 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~34 .extended_lut = "off";
defparam \bptable~34 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \bptable~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N39
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( pcgood_M[27] & ( \bptable~34_combout  ) ) # ( !pcgood_M[27] & ( \bptable~34_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[27] & ( !\bptable~34_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\flushed_M~q ),
	.datab(!\Equal2~8_combout ),
	.datac(!\Equal2~14_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!pcgood_M[27]),
	.dataf(!\bptable~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h0000AAA85557FFFF;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N40
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N44
dffeas \pcplus_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[27] .is_wysiwyg = "true";
defparam \pcplus_D[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N17
dffeas \pcplus_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[27] .is_wysiwyg = "true";
defparam \pcplus_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \result_A[27]~14 (
// Equation(s):
// \result_A[27]~14_combout  = ( !\selaluout_A~DUPLICATE_q  & ( pcplus_A[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~14 .extended_lut = "off";
defparam \result_A[27]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \result_A[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Selector6~0_combout  & ( \Add1~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h000000000000FFFF;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \result_A[27]~37 (
// Equation(s):
// \result_A[27]~37_combout  = ( \Selector4~0_combout  & ( \Selector4~2_combout  & ( (\result_A[27]~14_combout ) # (\result_A[1]~5_combout ) ) ) ) # ( !\Selector4~0_combout  & ( \Selector4~2_combout  & ( (\result_A[27]~14_combout ) # (\result_A[1]~5_combout 
// ) ) ) ) # ( \Selector4~0_combout  & ( !\Selector4~2_combout  & ( (\result_A[27]~14_combout ) # (\result_A[1]~5_combout ) ) ) ) # ( !\Selector4~0_combout  & ( !\Selector4~2_combout  & ( ((\result_A[1]~5_combout  & (\Selector0~1_combout  & \Add2~37_sumout 
// ))) # (\result_A[27]~14_combout ) ) ) )

	.dataa(!\result_A[1]~5_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[27]~14_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(!\Selector4~0_combout ),
	.dataf(!\Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~37 .extended_lut = "off";
defparam \result_A[27]~37 .lut_mask = 64'h0F1F5F5F5F5F5F5F;
defparam \result_A[27]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N38
dffeas \restmp_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[27]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[27] .is_wysiwyg = "true";
defparam \restmp_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \result_M[27]~29 (
// Equation(s):
// \result_M[27]~29_combout  = ( \dbusr~0_combout  & ( \dbusr[27]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[27]) ) ) ) # ( !\dbusr~0_combout  & ( \dbusr[27]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[27])))) # 
// (\selmemout_M~DUPLICATE_q  & (((\dbusr[27]~101_combout )) # (dmem_rtl_0_bypass[83]))) ) ) ) # ( \dbusr~0_combout  & ( !\dbusr[27]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[27]) ) ) ) # ( !\dbusr~0_combout  & ( !\dbusr[27]~100_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (((restmp_M[27])))) # (\selmemout_M~DUPLICATE_q  & (dmem_rtl_0_bypass[83] & ((!\dbusr[27]~101_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[83]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[27]),
	.datad(!\dbusr[27]~101_combout ),
	.datae(!\dbusr~0_combout ),
	.dataf(!\dbusr[27]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[27]~29 .extended_lut = "off";
defparam \result_M[27]~29 .lut_mask = 64'h1D0C0C0C1D3F0C0C;
defparam \result_M[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \result_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[27]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[27] .is_wysiwyg = "true";
defparam \result_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N14
dffeas \regs_rtl_1_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N47
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[27]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N12
cyclonev_lcell_comb \regval2_D[27]~77 (
// Equation(s):
// \regval2_D[27]~77_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~61_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[40]))))) # (\forw2W_D~combout  & (result_W[27])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a27 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[40]))))) # (\forw2W_D~combout  & (result_W[27])) ) )

	.dataa(!result_W[27]),
	.datab(!regs_rtl_1_bypass[40]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~77 .extended_lut = "on";
defparam \regval2_D[27]~77 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[27]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \regval2_D[27]~34 (
// Equation(s):
// \regval2_D[27]~34_combout  = ( \result_A[27]~13_combout  & ( \result_M[27]~29_combout  & ( ((\forw2A_D~combout ) # (\regval2_D[27]~77_combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_A[27]~13_combout  & ( \result_M[27]~29_combout  & ( 
// (!\forw2A_D~combout  & (((\regval2_D[27]~77_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[27]~14_combout )))) ) ) ) # ( \result_A[27]~13_combout  & ( !\result_M[27]~29_combout  & ( ((!\forw2M_D~combout  & 
// \regval2_D[27]~77_combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[27]~13_combout  & ( !\result_M[27]~29_combout  & ( (!\forw2A_D~combout  & (!\forw2M_D~combout  & (\regval2_D[27]~77_combout ))) # (\forw2A_D~combout  & (((\result_A[27]~14_combout 
// )))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\regval2_D[27]~77_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\result_A[27]~14_combout ),
	.datae(!\result_A[27]~13_combout ),
	.dataf(!\result_M[27]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~34 .extended_lut = "off";
defparam \regval2_D[27]~34 .lut_mask = 64'h202F2F2F707F7F7F;
defparam \regval2_D[27]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \regval2_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[27]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[27] .is_wysiwyg = "true";
defparam \regval2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Selector4~0_combout  & ( \Add2~37_sumout  ) ) # ( !\Selector4~0_combout  & ( \Add2~37_sumout  & ( ((\Add1~37_sumout  & \Selector6~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( \Selector4~0_combout  & ( !\Add2~37_sumout  ) ) # 
// ( !\Selector4~0_combout  & ( !\Add2~37_sumout  & ( (\Add1~37_sumout  & \Selector6~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~37_sumout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Selector4~0_combout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h000FFFFF333FFFFF;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \aluout_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27] .is_wysiwyg = "true";
defparam \aluout_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N51
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( aluout_M[31] ) # ( !aluout_M[31] & ( ((aluout_M[26]) # (aluout_M[30])) # (aluout_M[27]) ) )

	.dataa(!aluout_M[27]),
	.datab(!aluout_M[30]),
	.datac(!aluout_M[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \dbusr~0 (
// Equation(s):
// \dbusr~0_combout  = ( \WideNor0~2_combout  ) # ( !\WideNor0~2_combout  & ( (((\WideNor0~3_combout ) # (\WideNor0~0_combout )) # (\wrmem_M~DUPLICATE_q )) # (\WideNor0~1_combout ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr~0 .extended_lut = "off";
defparam \dbusr~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \dbusr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \result_M[14]~2 (
// Equation(s):
// \result_M[14]~2_combout  = ( \dbusr[14]~10_combout  & ( \dbusr[14]~11_combout  & ( (\selmemout_M~DUPLICATE_q  & ((!\dbusr~0_combout ) # (\dbusr[14]~13_combout ))) ) ) ) # ( !\dbusr[14]~10_combout  & ( \dbusr[14]~11_combout  & ( (\selmemout_M~DUPLICATE_q  
// & \dbusr[14]~13_combout ) ) ) ) # ( \dbusr[14]~10_combout  & ( !\dbusr[14]~11_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\dbusr~0_combout  & !dmem_rtl_0_bypass[57])) # (\dbusr[14]~13_combout ))) ) ) ) # ( !\dbusr[14]~10_combout  & ( 
// !\dbusr[14]~11_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\dbusr~0_combout  & !dmem_rtl_0_bypass[57])) # (\dbusr[14]~13_combout ))) ) ) )

	.dataa(!\dbusr~0_combout ),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[14]~13_combout ),
	.datae(!\dbusr[14]~10_combout ),
	.dataf(!\dbusr[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~2 .extended_lut = "off";
defparam \result_M[14]~2 .lut_mask = 64'h080F080F000F0A0F;
defparam \result_M[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \regs_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \regval1_D[14]~161 (
// Equation(s):
// \regval1_D[14]~161_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~15_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[27])))))) # (\forw1W_D~combout  & (result_W[14])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a14 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[27])))))) # (\forw1W_D~combout  & (result_W[14])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[14]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!regs_rtl_0_bypass[27]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~161 .extended_lut = "on";
defparam \regval1_D[14]~161 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[14]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \regval1_D[14]~1 (
// Equation(s):
// \regval1_D[14]~1_combout  = ( \result_A[14]~1_combout  & ( \regval1_D[14]~161_combout  & ( (((!\forw1M_D~combout ) # (\result_M[14]~3_combout )) # (\result_M[14]~2_combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[14]~1_combout  & ( 
// \regval1_D[14]~161_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout ) # (\result_M[14]~3_combout )) # (\result_M[14]~2_combout ))) ) ) ) # ( \result_A[14]~1_combout  & ( !\regval1_D[14]~161_combout  & ( ((\forw1M_D~combout  & 
// ((\result_M[14]~3_combout ) # (\result_M[14]~2_combout )))) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[14]~1_combout  & ( !\regval1_D[14]~161_combout  & ( (!\forw1A_D~combout  & (\forw1M_D~combout  & ((\result_M[14]~3_combout ) # (\result_M[14]~2_combout 
// )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\result_M[14]~2_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_M[14]~3_combout ),
	.datae(!\result_A[14]~1_combout ),
	.dataf(!\regval1_D[14]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~1 .extended_lut = "off";
defparam \regval1_D[14]~1 .lut_mask = 64'h020A575FA2AAF7FF;
defparam \regval1_D[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N37
dffeas \regval1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14] .is_wysiwyg = "true";
defparam \regval1_A[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( pcplus_A[14] ) + ( off_A[12] ) + ( \Add3~22  ))
// \Add3~34  = CARRY(( pcplus_A[14] ) + ( off_A[12] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[12]),
	.datad(!pcplus_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N42
cyclonev_lcell_comb \pcgood_A[14]~10 (
// Equation(s):
// \pcgood_A[14]~10_combout  = ( \Add3~33_sumout  & ( \Selector31~12_combout  & ( ((!\isjump_A~q  & ((pcplus_A[14]))) # (\isjump_A~q  & (\Add4~33_sumout ))) # (\isbranch_A~q ) ) ) ) # ( !\Add3~33_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// ((!\isjump_A~q  & ((pcplus_A[14]))) # (\isjump_A~q  & (\Add4~33_sumout )))) ) ) ) # ( \Add3~33_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[14]))) # (\isjump_A~q  & (\Add4~33_sumout )) ) ) ) # ( !\Add3~33_sumout  & ( 
// !\Selector31~12_combout  & ( (!\isjump_A~q  & ((pcplus_A[14]))) # (\isjump_A~q  & (\Add4~33_sumout )) ) ) )

	.dataa(!\Add4~33_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[14]),
	.datad(!\isbranch_A~q ),
	.datae(!\Add3~33_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[14]~10 .extended_lut = "off";
defparam \pcgood_A[14]~10 .lut_mask = 64'h1D1D1D1D1D001DFF;
defparam \pcgood_A[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N43
dffeas \pcgood_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[14]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[14] .is_wysiwyg = "true";
defparam \pcgood_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y10_N7
dffeas \bptable_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N51
cyclonev_lcell_comb \bptable~16 (
// Equation(s):
// \bptable~16_combout  = (!\bptable~11_combout  & ((\bptable_rtl_0|auto_generated|ram_block1a14 ))) # (\bptable~11_combout  & (bptable_rtl_0_bypass[31]))

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!bptable_rtl_0_bypass[31]),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~16 .extended_lut = "off";
defparam \bptable~16 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \bptable~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N0
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( pcgood_M[14] & ( \bptable~16_combout  ) ) # ( !pcgood_M[14] & ( \bptable~16_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[14] & ( !\bptable~16_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~2_combout ),
	.datae(!pcgood_M[14]),
	.dataf(!\bptable~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N2
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N4
dffeas \pcplus_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[14] .is_wysiwyg = "true";
defparam \pcplus_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N36
cyclonev_lcell_comb \pcplus_A[14]~feeder (
// Equation(s):
// \pcplus_A[14]~feeder_combout  = ( pcplus_D[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[14]~feeder .extended_lut = "off";
defparam \pcplus_A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N37
dffeas \pcplus_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[14] .is_wysiwyg = "true";
defparam \pcplus_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \pcgood_A[15]~8 (
// Equation(s):
// \pcgood_A[15]~8_combout  = ( \Selector31~12_combout  & ( \Add4~25_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[15])) # (\isjump_A~q ))) # (\isbranch_A~q  & (((\Add3~25_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~25_sumout  & ( (pcplus_A[15]) # 
// (\isjump_A~q ) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~25_sumout  & ( (!\isbranch_A~q  & (!\isjump_A~q  & (pcplus_A[15]))) # (\isbranch_A~q  & (((\Add3~25_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~25_sumout  & ( (!\isjump_A~q  & 
// pcplus_A[15]) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[15]),
	.datad(!\Add3~25_sumout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[15]~8 .extended_lut = "off";
defparam \pcgood_A[15]~8 .lut_mask = 64'h0C0C085D3F3F2A7F;
defparam \pcgood_A[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N31
dffeas \pcgood_M[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y10_N15
cyclonev_lcell_comb \bptable_rtl_0_bypass[32]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[32]~feeder_combout  = ( pcgood_W[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N16
dffeas \bptable_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N39
cyclonev_lcell_comb \bptable~17 (
// Equation(s):
// \bptable~17_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a15  & ( bptable_rtl_0_bypass[32] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a15  & ( bptable_rtl_0_bypass[32] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a15  & ( !bptable_rtl_0_bypass[32] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!bptable_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~17 .extended_lut = "off";
defparam \bptable~17 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N6
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \pcgood_M[15]~DUPLICATE_q  & ( \bptable~17_combout  ) ) # ( !\pcgood_M[15]~DUPLICATE_q  & ( \bptable~17_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[15]~DUPLICATE_q  & ( !\bptable~17_combout  & ( (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~2_combout ),
	.datae(!\pcgood_M[15]~DUPLICATE_q ),
	.dataf(!\bptable~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N8
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N7
dffeas \pcplus_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[15] .is_wysiwyg = "true";
defparam \pcplus_D[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N0
cyclonev_lcell_comb \pcplus_A[15]~feeder (
// Equation(s):
// \pcplus_A[15]~feeder_combout  = ( pcplus_D[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[15]~feeder .extended_lut = "off";
defparam \pcplus_A[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N1
dffeas \pcplus_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[15] .is_wysiwyg = "true";
defparam \pcplus_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \regval1_D[15]~2 (
// Equation(s):
// \regval1_D[15]~2_combout  = ( \Selector16~1_combout  & ( (\forw1A_D~combout  & ((!\selaluout_A~q  & (pcplus_A[15])) # (\selaluout_A~q  & ((alufunc_A[5]))))) ) ) # ( !\Selector16~1_combout  & ( (pcplus_A[15] & (!\selaluout_A~q  & \forw1A_D~combout )) ) )

	.dataa(!pcplus_A[15]),
	.datab(!\selaluout_A~q ),
	.datac(!\forw1A_D~combout ),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~2 .extended_lut = "off";
defparam \regval1_D[15]~2 .lut_mask = 64'h0404040404070407;
defparam \regval1_D[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N20
dffeas \regs_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N29
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \regval1_D[15]~157 (
// Equation(s):
// \regval1_D[15]~157_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~16_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (((result_W[15])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (((result_W[15])))) ) )

	.dataa(!regs_rtl_0_bypass[28]),
	.datab(!result_W[15]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~157 .extended_lut = "on";
defparam \regval1_D[15]~157 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \regval1_D[15]~3 (
// Equation(s):
// \regval1_D[15]~3_combout  = ( \regval1_D[15]~157_combout  & ( \result_M[15]~4_combout  & ( (!\forw1A_D~combout ) # (\regval1_D[15]~2_combout ) ) ) ) # ( !\regval1_D[15]~157_combout  & ( \result_M[15]~4_combout  & ( ((!\forw1A_D~combout  & 
// \forw1M_D~combout )) # (\regval1_D[15]~2_combout ) ) ) ) # ( \regval1_D[15]~157_combout  & ( !\result_M[15]~4_combout  & ( ((!\forw1A_D~combout  & ((!\forw1M_D~combout ) # (\result_M[15]~5_combout )))) # (\regval1_D[15]~2_combout ) ) ) ) # ( 
// !\regval1_D[15]~157_combout  & ( !\result_M[15]~4_combout  & ( ((!\forw1A_D~combout  & (\result_M[15]~5_combout  & \forw1M_D~combout ))) # (\regval1_D[15]~2_combout ) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\regval1_D[15]~2_combout ),
	.datac(!\result_M[15]~5_combout ),
	.datad(!\forw1M_D~combout ),
	.datae(!\regval1_D[15]~157_combout ),
	.dataf(!\result_M[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~3 .extended_lut = "off";
defparam \regval1_D[15]~3 .lut_mask = 64'h333BBB3B33BBBBBB;
defparam \regval1_D[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \regval1_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[15]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \aluin2_A[15]~2 (
// Equation(s):
// \aluin2_A[15]~2_combout  = ( \regval2_A[15]~DUPLICATE_q  & ( (!\aluimm_A~q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !\regval2_A[15]~DUPLICATE_q  & ( (\aluimm_A~q  & \off_A[31]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~2 .extended_lut = "off";
defparam \aluin2_A[15]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \regval1_A[15]~DUPLICATE_q  & ( \aluin2_A[15]~2_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # ( !\regval1_A[15]~DUPLICATE_q  & ( 
// \aluin2_A[15]~2_combout  & ( (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( \regval1_A[15]~DUPLICATE_q  & ( !\aluin2_A[15]~2_combout  & ( 
// (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( !\regval1_A[15]~DUPLICATE_q  & ( !\aluin2_A[15]~2_combout  & ( (alufunc_A[2] & (alufunc_A[3] & 
// ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[3]),
	.datae(!\regval1_A[15]~DUPLICATE_q ),
	.dataf(!\aluin2_A[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0032122012203002;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \Add1~9_sumout  & ( (((\Selector0~1_combout  & \Add2~9_sumout )) # (\Selector16~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~9_sumout  & ( ((\Selector0~1_combout  & \Add2~9_sumout )) # (\Selector16~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector16~0_combout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \Selector16~1_combout  & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0000000033333333;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( alufunc_A[5] & ( \Selector16~1_combout  & ( (\flush_A~combout ) # (\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) ) # ( !alufunc_A[5] & ( \Selector16~1_combout  & ( 
// (\dmem_rtl_0|auto_generated|addr_store_b [0] & !\flush_A~combout ) ) ) ) # ( alufunc_A[5] & ( !\Selector16~1_combout  & ( (\dmem_rtl_0|auto_generated|addr_store_b [0] & !\flush_A~combout ) ) ) ) # ( !alufunc_A[5] & ( !\Selector16~1_combout  & ( 
// (\dmem_rtl_0|auto_generated|addr_store_b [0] & !\flush_A~combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datac(!\flush_A~combout ),
	.datad(gnd),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h3030303030303F3F;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],\aluout_M[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~3_combout ,\Selector23~3_combout ,\Selector24~3_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~3_combout ,
\Selector28~2_combout ,\Selector29~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1402480491A102A9D69D52FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = !wmemval_M[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N46
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \dbusr[3]~25 (
// Equation(s):
// \dbusr[3]~25_combout  = ( \dmem~4_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) ) # ( !\dmem~4_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~25 .extended_lut = "off";
defparam \dbusr[3]~25 .lut_mask = 64'hF1FBF1FB010B010B;
defparam \dbusr[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \dbusr[3]~26 (
// Equation(s):
// \dbusr[3]~26_combout  = ( \dmem~35_combout  & ( \dmem~36_combout  & ( (dmem_rtl_0_bypass[36] & (((!\dmem~38_combout ) # (!\dmem~37_combout )) # (\dmem~34_combout ))) ) ) ) # ( !\dmem~35_combout  & ( \dmem~36_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( 
// \dmem~35_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( !\dmem~35_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[36] ) ) )

	.dataa(!dmem_rtl_0_bypass[36]),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~35_combout ),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~26 .extended_lut = "off";
defparam \dbusr[3]~26 .lut_mask = 64'h5555555555555551;
defparam \dbusr[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \switches|ie~0 (
// Equation(s):
// \switches|ie~0_combout  = ( \switches|wrSctrl~combout  & ( wmemval_M[3] ) ) # ( !\switches|wrSctrl~combout  & ( \switches|ie~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(!\switches|ie~q ),
	.datae(gnd),
	.dataf(!\switches|wrSctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ie~0 .extended_lut = "off";
defparam \switches|ie~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \switches|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N52
dffeas \switches|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ie .is_wysiwyg = "true";
defparam \switches|ie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \dbusr[3]~29 (
// Equation(s):
// \dbusr[3]~29_combout  = ( \switches|sdata [3] & ( \switches|ie~q  ) ) # ( !\switches|sdata [3] & ( \switches|ie~q  & ( \aluout_M[2]~DUPLICATE_q  ) ) ) # ( \switches|sdata [3] & ( !\switches|ie~q  & ( !\aluout_M[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\switches|sdata [3]),
	.dataf(!\switches|ie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~29 .extended_lut = "off";
defparam \dbusr[3]~29 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \dbusr[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N26
dffeas \hexes|hdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[3] .is_wysiwyg = "true";
defparam \hexes|hdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \leds|ldata[3]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \leds|ldata[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \dbusr[3]~150 (
// Equation(s):
// \dbusr[3]~150_combout  = ( \leds|ldata[3]~_Duplicate_1_q  & ( (\hexes|hdata [3]) # (aluout_M[5]) ) ) # ( !\leds|ldata[3]~_Duplicate_1_q  & ( (!aluout_M[5] & \hexes|hdata [3]) ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(!\hexes|hdata [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|ldata[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~150 .extended_lut = "off";
defparam \dbusr[3]~150 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dbusr[3]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \keys|ie~0 (
// Equation(s):
// \keys|ie~0_combout  = ( \keys|ie~q  & ( \keys|wrKctrl~combout  & ( wmemval_M[3] ) ) ) # ( !\keys|ie~q  & ( \keys|wrKctrl~combout  & ( wmemval_M[3] ) ) ) # ( \keys|ie~q  & ( !\keys|wrKctrl~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(gnd),
	.datae(!\keys|ie~q ),
	.dataf(!\keys|wrKctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ie~0 .extended_lut = "off";
defparam \keys|ie~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \keys|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N40
dffeas \keys|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ie .is_wysiwyg = "true";
defparam \keys|ie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb \dbusr[3]~151 (
// Equation(s):
// \dbusr[3]~151_combout  = ( \KEY[3]~input_o  & ( (!\aluout_M[2]~DUPLICATE_q ) # (!\keys|ie~q ) ) ) # ( !\KEY[3]~input_o  & ( (\aluout_M[2]~DUPLICATE_q  & !\keys|ie~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[2]~DUPLICATE_q ),
	.datad(!\keys|ie~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~151 .extended_lut = "off";
defparam \dbusr[3]~151 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \dbusr[3]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \dbusr[3]~152 (
// Equation(s):
// \dbusr[3]~152_combout  = ( \dbusr[0]~145_combout  & ( \dbusr[3]~151_combout  & ( ((\dbusr[3]~29_combout  & \dbusr[1]~21_combout )) # (\dbusr[3]~150_combout ) ) ) ) # ( !\dbusr[0]~145_combout  & ( \dbusr[3]~151_combout  & ( (\dbusr[3]~29_combout  & 
// \dbusr[1]~21_combout ) ) ) ) # ( \dbusr[0]~145_combout  & ( !\dbusr[3]~151_combout  & ( (((\dbusr[3]~29_combout  & \dbusr[1]~21_combout )) # (\dbusr[3]~150_combout )) # (\keys|ready~0_combout ) ) ) ) # ( !\dbusr[0]~145_combout  & ( !\dbusr[3]~151_combout  
// & ( ((\dbusr[3]~29_combout  & \dbusr[1]~21_combout )) # (\keys|ready~0_combout ) ) ) )

	.dataa(!\dbusr[3]~29_combout ),
	.datab(!\dbusr[1]~21_combout ),
	.datac(!\keys|ready~0_combout ),
	.datad(!\dbusr[3]~150_combout ),
	.datae(!\dbusr[0]~145_combout ),
	.dataf(!\dbusr[3]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~152 .extended_lut = "off";
defparam \dbusr[3]~152 .lut_mask = 64'h1F1F1FFF111111FF;
defparam \dbusr[3]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \dbusr[3]~153 (
// Equation(s):
// \dbusr[3]~153_combout  = ( \dbusr[3]~26_combout  & ( \dbusr[3]~152_combout  & ( ((\dbusr[3]~25_combout  & !\dbusr~0_combout )) # (\hexes|Equal0~4_combout ) ) ) ) # ( !\dbusr[3]~26_combout  & ( \dbusr[3]~152_combout  & ( ((!dmem_rtl_0_bypass[35] & 
// !\dbusr~0_combout )) # (\hexes|Equal0~4_combout ) ) ) ) # ( \dbusr[3]~26_combout  & ( !\dbusr[3]~152_combout  & ( (\dbusr[3]~25_combout  & !\dbusr~0_combout ) ) ) ) # ( !\dbusr[3]~26_combout  & ( !\dbusr[3]~152_combout  & ( (!dmem_rtl_0_bypass[35] & 
// !\dbusr~0_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\dbusr[3]~25_combout ),
	.datac(!\hexes|Equal0~4_combout ),
	.datad(!\dbusr~0_combout ),
	.datae(!\dbusr[3]~26_combout ),
	.dataf(!\dbusr[3]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~153 .extended_lut = "off";
defparam \dbusr[3]~153 .lut_mask = 64'hAA003300AF0F3F0F;
defparam \dbusr[3]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \memout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbusr[3]~153_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[3] .is_wysiwyg = "true";
defparam \memout_W[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \aluout_W[3]~feeder (
// Equation(s):
// \aluout_W[3]~feeder_combout  = ( aluout_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[3]~feeder .extended_lut = "off";
defparam \aluout_W[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N37
dffeas \aluout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[3] .is_wysiwyg = "true";
defparam \aluout_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N9
cyclonev_lcell_comb \wregval_W[3]~5 (
// Equation(s):
// \wregval_W[3]~5_combout  = ( aluout_W[3] & ( ((!\selmemout_W~q  & (pcplus_W[3])) # (\selmemout_W~q  & ((memout_W[3])))) # (\selaluout_W~q ) ) ) # ( !aluout_W[3] & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & (pcplus_W[3])) # (\selmemout_W~q  & 
// ((memout_W[3]))))) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!pcplus_W[3]),
	.datac(!memout_W[3]),
	.datad(!\selmemout_W~q ),
	.datae(gnd),
	.dataf(!aluout_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[3]~5 .extended_lut = "off";
defparam \wregval_W[3]~5 .lut_mask = 64'h220A220A775F775F;
defparam \wregval_W[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \regs_rtl_1_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N20
dffeas \restmp_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[3]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[3] .is_wysiwyg = "true";
defparam \restmp_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \dbusr[3]~30 (
// Equation(s):
// \dbusr[3]~30_combout  = ( \dbusr[1]~21_combout  & ( \KEY[3]~input_o  & ( ((\aluout_M[2]~DUPLICATE_q  & (\keys|ready~0_combout  & \keys|ie~q ))) # (\dbusr[3]~29_combout ) ) ) ) # ( !\dbusr[1]~21_combout  & ( \KEY[3]~input_o  & ( (\aluout_M[2]~DUPLICATE_q  
// & (\keys|ready~0_combout  & \keys|ie~q )) ) ) ) # ( \dbusr[1]~21_combout  & ( !\KEY[3]~input_o  & ( ((\keys|ready~0_combout  & ((!\aluout_M[2]~DUPLICATE_q ) # (\keys|ie~q )))) # (\dbusr[3]~29_combout ) ) ) ) # ( !\dbusr[1]~21_combout  & ( !\KEY[3]~input_o 
//  & ( (\keys|ready~0_combout  & ((!\aluout_M[2]~DUPLICATE_q ) # (\keys|ie~q ))) ) ) )

	.dataa(!\aluout_M[2]~DUPLICATE_q ),
	.datab(!\keys|ready~0_combout ),
	.datac(!\keys|ie~q ),
	.datad(!\dbusr[3]~29_combout ),
	.datae(!\dbusr[1]~21_combout ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~30 .extended_lut = "off";
defparam \dbusr[3]~30 .lut_mask = 64'h232323FF010101FF;
defparam \dbusr[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \dbusr[3]~28 (
// Equation(s):
// \dbusr[3]~28_combout  = ( \dmem~39_combout  & ( (!\wrmem_M~DUPLICATE_q  & ((!aluout_M[5] & (\hexes|hdata [3])) # (aluout_M[5] & ((\leds|ldata[3]~_Duplicate_1_q ))))) ) )

	.dataa(!\hexes|hdata [3]),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!\leds|ldata[3]~_Duplicate_1_q ),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~28 .extended_lut = "off";
defparam \dbusr[3]~28 .lut_mask = 64'h00000000440C440C;
defparam \dbusr[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N22
dffeas \dmem_rtl_0_bypass[35]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[35]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \dbusr[3]~27 (
// Equation(s):
// \dbusr[3]~27_combout  = ( \dbusr[3]~25_combout  & ( (!\dbusr~0_combout  & ((!\dmem_rtl_0_bypass[35]~DUPLICATE_q ) # (\dbusr[3]~26_combout ))) ) ) # ( !\dbusr[3]~25_combout  & ( (!\dbusr[3]~26_combout  & (!\dbusr~0_combout  & 
// !\dmem_rtl_0_bypass[35]~DUPLICATE_q )) ) )

	.dataa(!\dbusr[3]~26_combout ),
	.datab(gnd),
	.datac(!\dbusr~0_combout ),
	.datad(!\dmem_rtl_0_bypass[35]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbusr[3]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[3]~27 .extended_lut = "off";
defparam \dbusr[3]~27 .lut_mask = 64'hA000A000F050F050;
defparam \dbusr[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \result_M[3]~7 (
// Equation(s):
// \result_M[3]~7_combout  = ( \dbusr[3]~28_combout  & ( \dbusr[3]~27_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[3]) ) ) ) # ( !\dbusr[3]~28_combout  & ( \dbusr[3]~27_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[3]) ) ) ) # ( 
// \dbusr[3]~28_combout  & ( !\dbusr[3]~27_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[3])) # (\selmemout_M~DUPLICATE_q  & ((\hexes|Equal0~4_combout ))) ) ) ) # ( !\dbusr[3]~28_combout  & ( !\dbusr[3]~27_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (restmp_M[3])) # (\selmemout_M~DUPLICATE_q  & (((\hexes|Equal0~4_combout  & \dbusr[3]~30_combout )))) ) ) )

	.dataa(!restmp_M[3]),
	.datab(!\hexes|Equal0~4_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbusr[3]~30_combout ),
	.datae(!\dbusr[3]~28_combout ),
	.dataf(!\dbusr[3]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[3]~7 .extended_lut = "off";
defparam \result_M[3]~7 .lut_mask = 64'h505353535F5F5F5F;
defparam \result_M[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \result_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[3]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[3] .is_wysiwyg = "true";
defparam \result_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \regs~37feeder (
// Equation(s):
// \regs~37feeder_combout  = ( \wregval_W[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37feeder .extended_lut = "off";
defparam \regs~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N58
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \regval2_D[3]~145 (
// Equation(s):
// \regval2_D[3]~145_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~37_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[16]))))) # (\forw2W_D~combout  & (((result_W[3])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a3 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[16]))))) # (\forw2W_D~combout  & (((result_W[3])))) ) )

	.dataa(!regs_rtl_1_bypass[16]),
	.datab(!result_W[3]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~37_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~145 .extended_lut = "on";
defparam \regval2_D[3]~145 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[3]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N51
cyclonev_lcell_comb \regval2_D[3]~11 (
// Equation(s):
// \regval2_D[3]~11_combout  = ( \forw2M_D~combout  & ( \result_M[3]~7_combout  & ( (!\forw2A_D~combout ) # (\result_A[3]~3_combout ) ) ) ) # ( !\forw2M_D~combout  & ( \result_M[3]~7_combout  & ( (!\forw2A_D~combout  & (\regval2_D[3]~145_combout )) # 
// (\forw2A_D~combout  & ((\result_A[3]~3_combout ))) ) ) ) # ( \forw2M_D~combout  & ( !\result_M[3]~7_combout  & ( (\forw2A_D~combout  & \result_A[3]~3_combout ) ) ) ) # ( !\forw2M_D~combout  & ( !\result_M[3]~7_combout  & ( (!\forw2A_D~combout  & 
// (\regval2_D[3]~145_combout )) # (\forw2A_D~combout  & ((\result_A[3]~3_combout ))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(gnd),
	.datac(!\regval2_D[3]~145_combout ),
	.datad(!\result_A[3]~3_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\result_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~11 .extended_lut = "off";
defparam \regval2_D[3]~11 .lut_mask = 64'h0A5F00550A5FAAFF;
defparam \regval2_D[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N52
dffeas \regval2_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[3]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[3] .is_wysiwyg = "true";
defparam \regval2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \regval1_A[3]~DUPLICATE_q  & ( \aluin2_A[3]~5_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3]))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[3])))) ) ) ) # 
// ( !\regval1_A[3]~DUPLICATE_q  & ( \aluin2_A[3]~5_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[3])))) ) 
// ) ) # ( \regval1_A[3]~DUPLICATE_q  & ( !\aluin2_A[3]~5_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (!alufunc_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & 
// !alufunc_A[3])))) ) ) ) # ( !\regval1_A[3]~DUPLICATE_q  & ( !\aluin2_A[3]~5_combout  & ( (\alufunc_A[2]~DUPLICATE_q  & (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\regval1_A[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0054144014405004;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( alufunc_A[5] & ( \Add2~89_sumout  & ( ((\Selector0~0_combout  & ((\Add1~89_sumout ) # (alufunc_A[3])))) # (\Selector28~0_combout ) ) ) ) # ( alufunc_A[5] & ( !\Add2~89_sumout  & ( ((!alufunc_A[3] & (\Add1~89_sumout  & 
// \Selector0~0_combout ))) # (\Selector28~0_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add1~89_sumout ),
	.datac(!\Selector28~0_combout ),
	.datad(!\Selector0~0_combout ),
	.datae(!alufunc_A[5]),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h00000F2F00000F7F;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \result_A[3]~3 (
// Equation(s):
// \result_A[3]~3_combout  = ( pcplus_A[3] & ( \Selector28~2_combout  ) ) # ( !pcplus_A[3] & ( \Selector28~2_combout  & ( \selaluout_A~DUPLICATE_q  ) ) ) # ( pcplus_A[3] & ( !\Selector28~2_combout  & ( !\selaluout_A~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_A[3]),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[3]~3 .extended_lut = "off";
defparam \result_A[3]~3 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \result_A[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N26
dffeas \regs_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N2
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \regval1_D[3]~149 (
// Equation(s):
// \regval1_D[3]~149_combout  = ( !\regs~0DUPLICATE_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~4_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[16]))))) # (\forw1W_D~combout  & (((result_W[3])))) ) ) # ( \regs~0DUPLICATE_q  & ( 
// (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a3 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[16]))))) # (\forw1W_D~combout  & (((result_W[3])))) ) )

	.dataa(!regs_rtl_0_bypass[16]),
	.datab(!result_W[3]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0DUPLICATE_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~149 .extended_lut = "on";
defparam \regval1_D[3]~149 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[3]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N9
cyclonev_lcell_comb \regval1_D[3]~5 (
// Equation(s):
// \regval1_D[3]~5_combout  = ( \regval1_D[3]~149_combout  & ( \result_M[3]~7_combout  & ( (!\forw1A_D~combout ) # (\result_A[3]~3_combout ) ) ) ) # ( !\regval1_D[3]~149_combout  & ( \result_M[3]~7_combout  & ( (!\forw1A_D~combout  & (\forw1M_D~combout )) # 
// (\forw1A_D~combout  & ((\result_A[3]~3_combout ))) ) ) ) # ( \regval1_D[3]~149_combout  & ( !\result_M[3]~7_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout )) # (\forw1A_D~combout  & ((\result_A[3]~3_combout ))) ) ) ) # ( 
// !\regval1_D[3]~149_combout  & ( !\result_M[3]~7_combout  & ( (\forw1A_D~combout  & \result_A[3]~3_combout ) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(gnd),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_A[3]~3_combout ),
	.datae(!\regval1_D[3]~149_combout ),
	.dataf(!\result_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~5 .extended_lut = "off";
defparam \regval1_D[3]~5 .lut_mask = 64'h0055A0F50A5FAAFF;
defparam \regval1_D[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N11
dffeas \regval1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[3]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[3] .is_wysiwyg = "true";
defparam \regval1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Add1~89_sumout  & ( ((\Selector0~0_combout  & ((!alufunc_A[3]) # (\Add2~89_sumout )))) # (\Selector28~0_combout ) ) ) # ( !\Add1~89_sumout  & ( ((alufunc_A[3] & (\Selector0~0_combout  & \Add2~89_sumout ))) # 
// (\Selector28~0_combout ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!\Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \aluout_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3] .is_wysiwyg = "true";
defparam \aluout_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N2
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[2] & ( dmem_rtl_0_bypass[0] & ( (dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4]))) ) ) ) # ( !dmem_rtl_0_bypass[2] & ( dmem_rtl_0_bypass[0] & ( (!dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] 
// $ (dmem_rtl_0_bypass[4]))) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[3]),
	.datac(!dmem_rtl_0_bypass[4]),
	.datad(!dmem_rtl_0_bypass[1]),
	.datae(!dmem_rtl_0_bypass[2]),
	.dataf(!dmem_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h00000000C30000C3;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \dbusr[2]~31 (
// Equation(s):
// \dbusr[2]~31_combout  = ( \dmem~38_combout  & ( dmem_rtl_0_bypass[34] & ( (!\dmem~35_combout ) # (((!\dmem~37_combout ) # (!\dmem~36_combout )) # (\dmem~34_combout )) ) ) ) # ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[34] ) )

	.dataa(!\dmem~35_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~31 .extended_lut = "off";
defparam \dbusr[2]~31 .lut_mask = 64'h00000000FFFFFFFB;
defparam \dbusr[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \dbusr[2]~33 (
// Equation(s):
// \dbusr[2]~33_combout  = ( \dmem~39_combout  & ( (!\wrmem_M~DUPLICATE_q  & ((!aluout_M[5] & ((\hexes|hdata [2]))) # (aluout_M[5] & (\leds|ldata[2]~_Duplicate_1_q )))) ) )

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!\leds|ldata[2]~_Duplicate_1_q ),
	.datad(!\hexes|hdata [2]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~33 .extended_lut = "off";
defparam \dbusr[2]~33 .lut_mask = 64'h00000000028A028A;
defparam \dbusr[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \dbusr[2]~35 (
// Equation(s):
// \dbusr[2]~35_combout  = ( \KEY[2]~input_o  & ( \aluout_M[2]~DUPLICATE_q  & ( (\hexes|Equal0~4_combout  & ((\dbusr[2]~34_combout ) # (\dbusr[2]~33_combout ))) ) ) ) # ( !\KEY[2]~input_o  & ( \aluout_M[2]~DUPLICATE_q  & ( (\hexes|Equal0~4_combout  & 
// ((\dbusr[2]~34_combout ) # (\dbusr[2]~33_combout ))) ) ) ) # ( \KEY[2]~input_o  & ( !\aluout_M[2]~DUPLICATE_q  & ( (\hexes|Equal0~4_combout  & ((\dbusr[2]~34_combout ) # (\dbusr[2]~33_combout ))) ) ) ) # ( !\KEY[2]~input_o  & ( !\aluout_M[2]~DUPLICATE_q  
// & ( (\hexes|Equal0~4_combout  & (((\dbusr[2]~34_combout ) # (\dbusr[2]~33_combout )) # (\keys|ready~0_combout ))) ) ) )

	.dataa(!\hexes|Equal0~4_combout ),
	.datab(!\keys|ready~0_combout ),
	.datac(!\dbusr[2]~33_combout ),
	.datad(!\dbusr[2]~34_combout ),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\aluout_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~35 .extended_lut = "off";
defparam \dbusr[2]~35 .lut_mask = 64'h1555055505550555;
defparam \dbusr[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \dbusr[2]~32 (
// Equation(s):
// \dbusr[2]~32_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dbusr[2]~31_combout  & ((!\dmem~3_q ) # (\dmem~0_q ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dbusr[2]~31_combout  & ((!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dbusr[2]~31_combout  & ((!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dbusr[2]~31_combout  & (!\dmem~0_q  & !\dmem~3_q )) ) ) )

	.dataa(!\dbusr[2]~31_combout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~3_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbusr[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbusr[2]~32 .extended_lut = "off";
defparam \dbusr[2]~32 .lut_mask = 64'h4400541045015511;
defparam \dbusr[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \result_A[2]~29 (
// Equation(s):
// \result_A[2]~29_combout  = ( \selaluout_A~q  & ( \Selector29~3_combout  ) ) # ( !\selaluout_A~q  & ( \pcplus_A[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcplus_A[2]~DUPLICATE_q ),
	.datad(!\Selector29~3_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[2]~29 .extended_lut = "off";
defparam \result_A[2]~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \restmp_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[2]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[2] .is_wysiwyg = "true";
defparam \restmp_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \result_M[2]~117 (
// Equation(s):
// \result_M[2]~117_combout  = ( !\selmemout_M~DUPLICATE_q  & ( (((restmp_M[2]))) ) ) # ( \selmemout_M~DUPLICATE_q  & ( ((!\dbusr~0_combout  & (((!\dbusr[2]~31_combout  & !dmem_rtl_0_bypass[33])) # (\dbusr[2]~32_combout )))) # (\dbusr[2]~35_combout ) ) )

	.dataa(!\dbusr[2]~31_combout ),
	.datab(!\dbusr~0_combout ),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(!\dbusr[2]~35_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbusr[2]~32_combout ),
	.datag(!restmp_M[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[2]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[2]~117 .extended_lut = "on";
defparam \result_M[2]~117 .lut_mask = 64'h0F0F80FF0F0FCCFF;
defparam \result_M[2]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N38
dffeas \result_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[2]~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[2] .is_wysiwyg = "true";
defparam \result_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \regs_rtl_0_bypass[15]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[15]~feeder_combout  = ( \wregval_W[2]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \regs_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \regs~3feeder (
// Equation(s):
// \regs~3feeder_combout  = ( \wregval_W[2]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3feeder .extended_lut = "off";
defparam \regs~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N37
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \regval1_D[2]~145 (
// Equation(s):
// \regval1_D[2]~145_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~3_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[15]))))) # (\forw1W_D~combout  & (result_W[2])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a2 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[15]))))) # (\forw1W_D~combout  & (result_W[2])) ) )

	.dataa(!result_W[2]),
	.datab(!regs_rtl_0_bypass[15]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~145 .extended_lut = "on";
defparam \regval1_D[2]~145 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[2]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \pcplus_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[2] .is_wysiwyg = "true";
defparam \pcplus_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \regval1_D[2]~6 (
// Equation(s):
// \regval1_D[2]~6_combout  = ( alufunc_A[5] & ( \Selector29~1_combout  & ( (\forw1A_D~combout  & ((pcplus_A[2]) # (\selaluout_A~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[5] & ( \Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & 
// \forw1A_D~combout )) ) ) ) # ( alufunc_A[5] & ( !\Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & \forw1A_D~combout )) ) ) ) # ( !alufunc_A[5] & ( !\Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & 
// \forw1A_D~combout )) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[2]),
	.datac(!\forw1A_D~combout ),
	.datad(gnd),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~6 .extended_lut = "off";
defparam \regval1_D[2]~6 .lut_mask = 64'h0202020202020707;
defparam \regval1_D[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \regval1_D[2]~7 (
// Equation(s):
// \regval1_D[2]~7_combout  = ( \result_M[2]~117_combout  & ( \regval1_D[2]~6_combout  ) ) # ( !\result_M[2]~117_combout  & ( \regval1_D[2]~6_combout  ) ) # ( \result_M[2]~117_combout  & ( !\regval1_D[2]~6_combout  & ( (!\forw1A_D~combout  & 
// ((\regval1_D[2]~145_combout ) # (\forw1M_D~combout ))) ) ) ) # ( !\result_M[2]~117_combout  & ( !\regval1_D[2]~6_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout  & \regval1_D[2]~145_combout )) ) ) )

	.dataa(gnd),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[2]~145_combout ),
	.datae(!\result_M[2]~117_combout ),
	.dataf(!\regval1_D[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~7 .extended_lut = "off";
defparam \regval1_D[2]~7 .lut_mask = 64'h00C00CCCFFFFFFFF;
defparam \regval1_D[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \regval1_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[2]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \pcgood_A[2]~0 (
// Equation(s):
// \pcgood_A[2]~0_combout  = ( \Selector31~12_combout  & ( \Add3~1_sumout  & ( ((!\isjump_A~q  & (\pcplus_A[2]~DUPLICATE_q )) # (\isjump_A~q  & ((\Add4~1_sumout )))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~1_sumout  & ( (!\isjump_A~q  
// & (\pcplus_A[2]~DUPLICATE_q )) # (\isjump_A~q  & ((\Add4~1_sumout ))) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~1_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & (\pcplus_A[2]~DUPLICATE_q )) # (\isjump_A~q  & ((\Add4~1_sumout ))))) ) ) ) # ( 
// !\Selector31~12_combout  & ( !\Add3~1_sumout  & ( (!\isjump_A~q  & (\pcplus_A[2]~DUPLICATE_q )) # (\isjump_A~q  & ((\Add4~1_sumout ))) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!\pcplus_A[2]~DUPLICATE_q ),
	.datad(!\Add4~1_sumout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[2]~0 .extended_lut = "off";
defparam \pcgood_A[2]~0 .lut_mask = 64'h0C3F082A0C3F5D7F;
defparam \pcgood_A[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N1
dffeas \pcgood_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[2] .is_wysiwyg = "true";
defparam \pcgood_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N19
dffeas \bptable_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N41
dffeas \bptable_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N56
dffeas \bptable_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N23
dffeas \PC_W[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_W[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_W[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N59
dffeas \bptable_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_W[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N44
dffeas \bptable_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N16
dffeas \bptable_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N54
cyclonev_lcell_comb \bptable~2 (
// Equation(s):
// \bptable~2_combout  = ( bptable_rtl_0_bypass[6] & ( bptable_rtl_0_bypass[7] & ( (bptable_rtl_0_bypass[8] & (bptable_rtl_0_bypass[5] & (!bptable_rtl_0_bypass[9] $ (bptable_rtl_0_bypass[10])))) ) ) ) # ( !bptable_rtl_0_bypass[6] & ( bptable_rtl_0_bypass[7] 
// & ( (bptable_rtl_0_bypass[8] & (!bptable_rtl_0_bypass[5] & (!bptable_rtl_0_bypass[9] $ (bptable_rtl_0_bypass[10])))) ) ) ) # ( bptable_rtl_0_bypass[6] & ( !bptable_rtl_0_bypass[7] & ( (!bptable_rtl_0_bypass[8] & (bptable_rtl_0_bypass[5] & 
// (!bptable_rtl_0_bypass[9] $ (bptable_rtl_0_bypass[10])))) ) ) ) # ( !bptable_rtl_0_bypass[6] & ( !bptable_rtl_0_bypass[7] & ( (!bptable_rtl_0_bypass[8] & (!bptable_rtl_0_bypass[5] & (!bptable_rtl_0_bypass[9] $ (bptable_rtl_0_bypass[10])))) ) ) )

	.dataa(!bptable_rtl_0_bypass[8]),
	.datab(!bptable_rtl_0_bypass[9]),
	.datac(!bptable_rtl_0_bypass[10]),
	.datad(!bptable_rtl_0_bypass[5]),
	.datae(!bptable_rtl_0_bypass[6]),
	.dataf(!bptable_rtl_0_bypass[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~2 .extended_lut = "off";
defparam \bptable~2 .lut_mask = 64'h8200008241000041;
defparam \bptable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N49
dffeas \bptable_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N25
dffeas \bptable_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N29
dffeas \bptable_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N14
dffeas \bptable_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N38
dffeas \bptable_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N30
cyclonev_lcell_comb \bptable_rtl_0_bypass[13]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[13]~feeder_combout  = ( PC_W[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_W[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N31
dffeas \bptable_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N24
cyclonev_lcell_comb \bptable~0 (
// Equation(s):
// \bptable~0_combout  = ( bptable_rtl_0_bypass[14] & ( bptable_rtl_0_bypass[13] & ( (!bptable_rtl_0_bypass[12] & (!bptable_rtl_0_bypass[11] & (!bptable_rtl_0_bypass[16] $ (bptable_rtl_0_bypass[15])))) # (bptable_rtl_0_bypass[12] & (bptable_rtl_0_bypass[11] 
// & (!bptable_rtl_0_bypass[16] $ (bptable_rtl_0_bypass[15])))) ) ) ) # ( !bptable_rtl_0_bypass[14] & ( !bptable_rtl_0_bypass[13] & ( (!bptable_rtl_0_bypass[12] & (!bptable_rtl_0_bypass[11] & (!bptable_rtl_0_bypass[16] $ (bptable_rtl_0_bypass[15])))) # 
// (bptable_rtl_0_bypass[12] & (bptable_rtl_0_bypass[11] & (!bptable_rtl_0_bypass[16] $ (bptable_rtl_0_bypass[15])))) ) ) )

	.dataa(!bptable_rtl_0_bypass[12]),
	.datab(!bptable_rtl_0_bypass[16]),
	.datac(!bptable_rtl_0_bypass[11]),
	.datad(!bptable_rtl_0_bypass[15]),
	.datae(!bptable_rtl_0_bypass[14]),
	.dataf(!bptable_rtl_0_bypass[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~0 .extended_lut = "off";
defparam \bptable~0 .lut_mask = 64'h8421000000008421;
defparam \bptable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N22
dffeas \bptable_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N33
cyclonev_lcell_comb \bptable~4 (
// Equation(s):
// \bptable~4_combout  = ( bptable_rtl_0_bypass[19] & ( ((\bptable~1_combout  & (\bptable~2_combout  & \bptable~0_combout ))) # (\bptable_rtl_0|auto_generated|ram_block1a2 ) ) ) # ( !bptable_rtl_0_bypass[19] & ( (\bptable_rtl_0|auto_generated|ram_block1a2  & 
// ((!\bptable~1_combout ) # ((!\bptable~2_combout ) # (!\bptable~0_combout )))) ) )

	.dataa(!\bptable~1_combout ),
	.datab(!\bptable~2_combout ),
	.datac(!\bptable~0_combout ),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~4 .extended_lut = "off";
defparam \bptable~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \bptable~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N3
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \flush_A~combout  & ( \bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall_D~8_combout ) # (PC[2]))) ) ) ) # ( !\flush_A~combout  & ( \bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// pcgood_M[2]) ) ) ) # ( \flush_A~combout  & ( !\bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall_D~8_combout  & PC[2])) ) ) ) # ( !\flush_A~combout  & ( !\bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// pcgood_M[2]) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!pcgood_M[2]),
	.datac(!\stall_D~8_combout ),
	.datad(!PC[2]),
	.datae(!\flush_A~combout ),
	.dataf(!\bptable~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h1111000511115055;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N2
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[2] ) + ( PC[3] ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[2] ) + ( PC[3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N31
dffeas \pcplus_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[3] .is_wysiwyg = "true";
defparam \pcplus_D[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \pcplus_A[3]~feeder (
// Equation(s):
// \pcplus_A[3]~feeder_combout  = ( pcplus_D[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[3]~feeder .extended_lut = "off";
defparam \pcplus_A[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N16
dffeas \pcplus_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[3] .is_wysiwyg = "true";
defparam \pcplus_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \pcgood_A[3]~4 (
// Equation(s):
// \pcgood_A[3]~4_combout  = ( \Selector31~12_combout  & ( \Add4~9_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[3])) # (\isjump_A~q ))) # (\isbranch_A~q  & (((\Add3~9_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~9_sumout  & ( (pcplus_A[3]) # 
// (\isjump_A~q ) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~9_sumout  & ( (!\isbranch_A~q  & (!\isjump_A~q  & (pcplus_A[3]))) # (\isbranch_A~q  & (((\Add3~9_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~9_sumout  & ( (!\isjump_A~q  & 
// pcplus_A[3]) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[3]),
	.datad(!\Add3~9_sumout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[3]~4 .extended_lut = "off";
defparam \pcgood_A[3]~4 .lut_mask = 64'h0C0C085D3F3F2A7F;
defparam \pcgood_A[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N19
dffeas \pcgood_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[3]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[3] .is_wysiwyg = "true";
defparam \pcgood_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N41
dffeas \bptable_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N12
cyclonev_lcell_comb \bptable~5 (
// Equation(s):
// \bptable~5_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a3  & ( \bptable~1_combout  & ( (!\bptable~2_combout ) # ((!\bptable~0_combout ) # (bptable_rtl_0_bypass[20])) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a3  & ( \bptable~1_combout  & 
// ( (\bptable~2_combout  & (bptable_rtl_0_bypass[20] & \bptable~0_combout )) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a3  & ( !\bptable~1_combout  ) )

	.dataa(!\bptable~2_combout ),
	.datab(!bptable_rtl_0_bypass[20]),
	.datac(!\bptable~0_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\bptable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~5 .extended_lut = "off";
defparam \bptable~5 .lut_mask = 64'h0000FFFF0101FBFB;
defparam \bptable~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N39
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \flush_A~combout  & ( \stall_D~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & PC[3]) ) ) ) # ( !\flush_A~combout  & ( \stall_D~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & pcgood_M[3]) ) ) ) # ( 
// \flush_A~combout  & ( !\stall_D~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \bptable~5_combout ) ) ) ) # ( !\flush_A~combout  & ( !\stall_D~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & pcgood_M[3]) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!pcgood_M[3]),
	.datac(!PC[3]),
	.datad(!\bptable~5_combout ),
	.datae(!\flush_A~combout ),
	.dataf(!\stall_D~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h1111005511110505;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N41
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N33
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~14  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N34
dffeas \pcplus_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[4] .is_wysiwyg = "true";
defparam \pcplus_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N46
dffeas \pcplus_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[4] .is_wysiwyg = "true";
defparam \pcplus_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N54
cyclonev_lcell_comb \pcgood_A[4]~5 (
// Equation(s):
// \pcgood_A[4]~5_combout  = ( \Selector31~12_combout  & ( \Add3~13_sumout  & ( ((!\isjump_A~q  & (pcplus_A[4])) # (\isjump_A~q  & ((\Add4~13_sumout )))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~13_sumout  & ( (!\isjump_A~q  & 
// (pcplus_A[4])) # (\isjump_A~q  & ((\Add4~13_sumout ))) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~13_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & (pcplus_A[4])) # (\isjump_A~q  & ((\Add4~13_sumout ))))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\Add3~13_sumout  & ( (!\isjump_A~q  & (pcplus_A[4])) # (\isjump_A~q  & ((\Add4~13_sumout ))) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[4]),
	.datad(!\Add4~13_sumout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[4]~5 .extended_lut = "off";
defparam \pcgood_A[4]~5 .lut_mask = 64'h0C3F082A0C3F5D7F;
defparam \pcgood_A[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N56
dffeas \pcgood_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[4]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[4] .is_wysiwyg = "true";
defparam \pcgood_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N29
dffeas \bptable_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N6
cyclonev_lcell_comb \bptable~6 (
// Equation(s):
// \bptable~6_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a4  & ( \bptable~0_combout  & ( (!\bptable~1_combout ) # ((!\bptable~2_combout ) # (bptable_rtl_0_bypass[21])) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a4  & ( \bptable~0_combout  & 
// ( (\bptable~1_combout  & (bptable_rtl_0_bypass[21] & \bptable~2_combout )) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a4  & ( !\bptable~0_combout  ) )

	.dataa(!\bptable~1_combout ),
	.datab(!bptable_rtl_0_bypass[21]),
	.datac(!\bptable~2_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~6 .extended_lut = "off";
defparam \bptable~6 .lut_mask = 64'h0000FFFF0101FBFB;
defparam \bptable~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N45
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \PC[4]~DUPLICATE_q  & ( \bptable~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\flush_A~combout ) # (pcgood_M[4]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \bptable~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & ((!\flush_A~combout  & ((pcgood_M[4]))) # (\flush_A~combout  & (!\stall_D~8_combout )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\bptable~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & ((pcgood_M[4]))) # 
// (\flush_A~combout  & (\stall_D~8_combout )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\bptable~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (pcgood_M[4] & !\flush_A~combout )) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall_D~8_combout ),
	.datac(!pcgood_M[4]),
	.datad(!\flush_A~combout ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\bptable~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0500051105440555;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N16
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N39
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~38  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N40
dffeas \pcplus_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[6] .is_wysiwyg = "true";
defparam \pcplus_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N40
dffeas \pcplus_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[6] .is_wysiwyg = "true";
defparam \pcplus_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N54
cyclonev_lcell_comb \pcgood_A[6]~12 (
// Equation(s):
// \pcgood_A[6]~12_combout  = ( \Add4~41_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & (((pcplus_A[6]) # (\isjump_A~q )))) # (\isbranch_A~q  & (\Add3~41_sumout )) ) ) ) # ( !\Add4~41_sumout  & ( \Selector31~12_combout  & ( (!\isbranch_A~q  & 
// (((!\isjump_A~q  & pcplus_A[6])))) # (\isbranch_A~q  & (\Add3~41_sumout )) ) ) ) # ( \Add4~41_sumout  & ( !\Selector31~12_combout  & ( (pcplus_A[6]) # (\isjump_A~q ) ) ) ) # ( !\Add4~41_sumout  & ( !\Selector31~12_combout  & ( (!\isjump_A~q  & 
// pcplus_A[6]) ) ) )

	.dataa(!\Add3~41_sumout ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[6]),
	.datad(!\isbranch_A~q ),
	.datae(!\Add4~41_sumout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[6]~12 .extended_lut = "off";
defparam \pcgood_A[6]~12 .lut_mask = 64'h0C0C3F3F0C553F55;
defparam \pcgood_A[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N55
dffeas \pcgood_M[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[6]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N59
dffeas \bptable_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N6
cyclonev_lcell_comb \bptable~8 (
// Equation(s):
// \bptable~8_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a6  & ( (!\bptable~1_combout ) # ((!\bptable~2_combout ) # ((!\bptable~0_combout ) # (bptable_rtl_0_bypass[23]))) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a6  & ( (\bptable~1_combout  
// & (\bptable~2_combout  & (\bptable~0_combout  & bptable_rtl_0_bypass[23]))) ) )

	.dataa(!\bptable~1_combout ),
	.datab(!\bptable~2_combout ),
	.datac(!\bptable~0_combout ),
	.datad(!bptable_rtl_0_bypass[23]),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~8 .extended_lut = "off";
defparam \bptable~8 .lut_mask = 64'h00010001FEFFFEFF;
defparam \bptable~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N57
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \pcgood_M[6]~DUPLICATE_q  & ( \bptable~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\stall_D~8_combout ) # (!\flush_A~combout )) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !\pcgood_M[6]~DUPLICATE_q  & ( \bptable~8_combout 
//  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\flush_A~combout  & ((!\stall_D~8_combout ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( \pcgood_M[6]~DUPLICATE_q  & ( !\bptable~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((!\flush_A~combout ) # ((\PC[6]~DUPLICATE_q  & \stall_D~8_combout )))) ) ) ) # ( !\pcgood_M[6]~DUPLICATE_q  & ( !\bptable~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[6]~DUPLICATE_q  & (\stall_D~8_combout  & \flush_A~combout ))) ) 
// ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\stall_D~8_combout ),
	.datad(!\flush_A~combout ),
	.datae(!\pcgood_M[6]~DUPLICATE_q ),
	.dataf(!\bptable~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0001550100515551;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N4
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N49
dffeas \pcplus_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[9] .is_wysiwyg = "true";
defparam \pcplus_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N14
dffeas \pcplus_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[9] .is_wysiwyg = "true";
defparam \pcplus_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N42
cyclonev_lcell_comb \pcgood_A[9]~15 (
// Equation(s):
// \pcgood_A[9]~15_combout  = ( \Selector31~12_combout  & ( \Add4~53_sumout  & ( (!\isbranch_A~q  & (((pcplus_A[9])) # (\isjump_A~q ))) # (\isbranch_A~q  & (((\Add3~53_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( \Add4~53_sumout  & ( (pcplus_A[9]) # 
// (\isjump_A~q ) ) ) ) # ( \Selector31~12_combout  & ( !\Add4~53_sumout  & ( (!\isbranch_A~q  & (!\isjump_A~q  & (pcplus_A[9]))) # (\isbranch_A~q  & (((\Add3~53_sumout )))) ) ) ) # ( !\Selector31~12_combout  & ( !\Add4~53_sumout  & ( (!\isjump_A~q  & 
// pcplus_A[9]) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!pcplus_A[9]),
	.datad(!\Add3~53_sumout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[9]~15 .extended_lut = "off";
defparam \pcgood_A[9]~15 .lut_mask = 64'h0C0C085D3F3F2A7F;
defparam \pcgood_A[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \pcgood_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[9]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[9] .is_wysiwyg = "true";
defparam \pcgood_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N53
dffeas \bptable_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N9
cyclonev_lcell_comb \bptable~3 (
// Equation(s):
// \bptable~3_combout  = ( bptable_rtl_0_bypass[26] & ( ((\bptable~1_combout  & (\bptable~2_combout  & \bptable~0_combout ))) # (\bptable_rtl_0|auto_generated|ram_block1a9 ) ) ) # ( !bptable_rtl_0_bypass[26] & ( (\bptable_rtl_0|auto_generated|ram_block1a9  & 
// ((!\bptable~1_combout ) # ((!\bptable~2_combout ) # (!\bptable~0_combout )))) ) )

	.dataa(!\bptable~1_combout ),
	.datab(!\bptable~2_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\bptable~0_combout ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~3 .extended_lut = "off";
defparam \bptable~3 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \bptable~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N27
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( PC[9] & ( \bptable~3_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\flush_A~combout ) # (pcgood_M[9]))) ) ) ) # ( !PC[9] & ( \bptable~3_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & 
// (pcgood_M[9])) # (\flush_A~combout  & ((!\stall_D~8_combout ))))) ) ) ) # ( PC[9] & ( !\bptable~3_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & (pcgood_M[9])) # (\flush_A~combout  & ((\stall_D~8_combout ))))) ) ) ) # 
// ( !PC[9] & ( !\bptable~3_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (pcgood_M[9] & !\flush_A~combout )) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!pcgood_M[9]),
	.datac(!\stall_D~8_combout ),
	.datad(!\flush_A~combout ),
	.datae(!PC[9]),
	.dataf(!\bptable~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h1100110511501155;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N44
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC[9] & ( !PC[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h00000000F0F0F0F0;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N45
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[3] & ( PC[5] & ( (\imem~13_combout  & (PC[2] & (\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( PC[5] & ( (\imem~13_combout  & (\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[3] & ( !PC[5] & ( 
// (\imem~13_combout  & (!PC[2] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!PC[2]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h4440000005000100;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[3])))) # (PC[2] & ((!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[3]))) # (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & PC[3])))) ) 
// ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[2] & (\PC[7]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!PC[3] & (!PC[2] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (PC[2] & (\PC[4]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q ) # (!PC[3])))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[2] $ (!\PC[4]~DUPLICATE_q  $ (PC[3])))) # (\PC[7]~DUPLICATE_q  & (!PC[2] & ((PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h4AA6050419104816;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~2_combout  & ( \imem~22_combout  & ( (!PC[9] & ((PC[8]))) # (PC[9] & (\imem~23_combout  & !PC[8])) ) ) ) # ( \imem~2_combout  & ( !\imem~22_combout  & ( (\imem~23_combout  & (!PC[9] $ (!PC[8]))) ) ) )

	.dataa(!\imem~23_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0000141400001C1C;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N37
dffeas \inst_D[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[30]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\inst_D[27]~DUPLICATE_q  & ( !inst_D[28] & ( (!\inst_D[29]~DUPLICATE_q  & (!\inst_D[31]~DUPLICATE_q  & (!\inst_D[30]~DUPLICATE_q  & !\inst_D[26]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!\inst_D[26]~DUPLICATE_q ),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h8000000000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( inst_D[11] & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0000000033333333;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \wregno_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[3] .is_wysiwyg = "true";
defparam \wregno_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N51
cyclonev_lcell_comb \forw1A_D~2 (
// Equation(s):
// \forw1A_D~2_combout  = ( \wrreg_A~q  & ( \wregno_A[4]~DUPLICATE_q  & ( (!wregno_A[3] & (\inst_D[24]~DUPLICATE_q  & (!inst_D[25] $ (wregno_A[5])))) ) ) ) # ( \wrreg_A~q  & ( !\wregno_A[4]~DUPLICATE_q  & ( (!wregno_A[3] & (!\inst_D[24]~DUPLICATE_q  & 
// (!inst_D[25] $ (wregno_A[5])))) ) ) )

	.dataa(!wregno_A[3]),
	.datab(!inst_D[25]),
	.datac(!wregno_A[5]),
	.datad(!\inst_D[24]~DUPLICATE_q ),
	.datae(!\wrreg_A~q ),
	.dataf(!\wregno_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~2 .extended_lut = "off";
defparam \forw1A_D~2 .lut_mask = 64'h0000820000000082;
defparam \forw1A_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N8
dffeas \inst_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[31] .is_wysiwyg = "true";
defparam \inst_D[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( inst_D[31] & ( (inst_D[28] & (!\inst_D[27]~DUPLICATE_q  & !\inst_D[29]~DUPLICATE_q )) ) ) # ( !inst_D[31] & ( (!inst_D[28] & \inst_D[29]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!inst_D[28]),
	.datac(!\inst_D[27]~DUPLICATE_q ),
	.datad(!\inst_D[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h00CC00CC30003000;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N51
cyclonev_lcell_comb \stall_D~3 (
// Equation(s):
// \stall_D~3_combout  = ( \forw1A_D~1_combout  & ( (\forw1A_D~2_combout  & (\Selector49~1_combout  & (\inst_D[26]~DUPLICATE_q  & !\inst_D[30]~DUPLICATE_q ))) ) )

	.dataa(!\forw1A_D~2_combout ),
	.datab(!\Selector49~1_combout ),
	.datac(!\inst_D[26]~DUPLICATE_q ),
	.datad(!\inst_D[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~3 .extended_lut = "off";
defparam \stall_D~3 .lut_mask = 64'h0000000001000100;
defparam \stall_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N15
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( inst_D[28] & ( (!inst_D[31] & (!\inst_D[27]~DUPLICATE_q  & inst_D[29])) # (inst_D[31] & ((!inst_D[29]))) ) ) # ( !inst_D[28] & ( (!inst_D[29] & (!\inst_D[27]~DUPLICATE_q  & ((!\Equal9~0_combout ) # (inst_D[31])))) # (inst_D[29] 
// & (((!inst_D[31])))) ) )

	.dataa(!\inst_D[27]~DUPLICATE_q ),
	.datab(!inst_D[31]),
	.datac(!inst_D[29]),
	.datad(!\Equal9~0_combout ),
	.datae(gnd),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'hAC2CAC2C38383838;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \stall_D~2 (
// Equation(s):
// \stall_D~2_combout  = ( !inst_D[28] & ( !\inst_D[31]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_D[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~2 .extended_lut = "off";
defparam \stall_D~2 .lut_mask = 64'hFF00FF0000000000;
defparam \stall_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N45
cyclonev_lcell_comb \stall_D~1 (
// Equation(s):
// \stall_D~1_combout  = ( \forw1A_D~1_combout  & ( (\forw1A_D~2_combout  & \wrmem_D~0_combout ) ) )

	.dataa(!\forw1A_D~2_combout ),
	.datab(gnd),
	.datac(!\wrmem_D~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~1 .extended_lut = "off";
defparam \stall_D~1 .lut_mask = 64'h0000000005050505;
defparam \stall_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N42
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \inst_D[26]~DUPLICATE_q  & ( (inst_D[29] & !\inst_D[30]~DUPLICATE_q ) ) ) # ( !\inst_D[26]~DUPLICATE_q  & ( (inst_D[29] & ((!\inst_D[30]~DUPLICATE_q ) # (\inst_D[27]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!inst_D[29]),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!\inst_D[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst_D[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h3033303330303030;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N3
cyclonev_lcell_comb \forw1A_D~0 (
// Equation(s):
// \forw1A_D~0_combout  = (!wregno_A[3] & \wrreg_A~q )

	.dataa(!wregno_A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrreg_A~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~0 .extended_lut = "off";
defparam \forw1A_D~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \forw1A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N51
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( !inst_D[30] & ( !\inst_D[27]~DUPLICATE_q  & ( !inst_D[26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!inst_D[26]),
	.datae(!inst_D[30]),
	.dataf(!\inst_D[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'hFF00000000000000;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N42
cyclonev_lcell_comb \stall_D~0 (
// Equation(s):
// \stall_D~0_combout  = ( \forw1A_D~0_combout  & ( \Selector48~0_combout  & ( (\forw2A_D~0_combout  & (\forw2A_D~1_combout  & ((!\Equal9~0_combout ) # (\Selector50~0_combout )))) ) ) ) # ( \forw1A_D~0_combout  & ( !\Selector48~0_combout  & ( 
// (\forw2A_D~0_combout  & (\forw2A_D~1_combout  & \Selector50~0_combout )) ) ) )

	.dataa(!\forw2A_D~0_combout ),
	.datab(!\forw2A_D~1_combout ),
	.datac(!\Equal9~0_combout ),
	.datad(!\Selector50~0_combout ),
	.datae(!\forw1A_D~0_combout ),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~0 .extended_lut = "off";
defparam \stall_D~0 .lut_mask = 64'h0000001100001011;
defparam \stall_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \stall_D~4 (
// Equation(s):
// \stall_D~4_combout  = ( !\inst_D[26]~DUPLICATE_q  & ( \forw1A_D~1_combout  & ( (\wrreg_A~q  & (\forw1A_D~3_combout  & (!wregno_A[3] & !\inst_D[30]~DUPLICATE_q ))) ) ) )

	.dataa(!\wrreg_A~q ),
	.datab(!\forw1A_D~3_combout ),
	.datac(!wregno_A[3]),
	.datad(!\inst_D[30]~DUPLICATE_q ),
	.datae(!\inst_D[26]~DUPLICATE_q ),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~4 .extended_lut = "off";
defparam \stall_D~4 .lut_mask = 64'h0000000010000000;
defparam \stall_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N24
cyclonev_lcell_comb \stall_D~5 (
// Equation(s):
// \stall_D~5_combout  = ( \stall_D~0_combout  & ( \stall_D~4_combout  & ( ((\stall_D~2_combout ) # (\Selector49~0_combout )) # (\stall_D~3_combout ) ) ) ) # ( !\stall_D~0_combout  & ( \stall_D~4_combout  & ( (((\stall_D~2_combout  & \stall_D~1_combout )) # 
// (\Selector49~0_combout )) # (\stall_D~3_combout ) ) ) ) # ( \stall_D~0_combout  & ( !\stall_D~4_combout  & ( (\stall_D~2_combout ) # (\stall_D~3_combout ) ) ) ) # ( !\stall_D~0_combout  & ( !\stall_D~4_combout  & ( ((\stall_D~2_combout  & 
// \stall_D~1_combout )) # (\stall_D~3_combout ) ) ) )

	.dataa(!\stall_D~3_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!\stall_D~2_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(!\stall_D~0_combout ),
	.dataf(!\stall_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~5 .extended_lut = "off";
defparam \stall_D~5 .lut_mask = 64'h555F5F5F777F7F7F;
defparam \stall_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N15
cyclonev_lcell_comb \flushed_D~0 (
// Equation(s):
// \flushed_D~0_combout  = ( \flush_A~combout  & ( (\stall_D~6_combout  & (\stall_D~5_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \flushed_D~q ))) ) ) # ( !\flush_A~combout  )

	.dataa(!\stall_D~6_combout ),
	.datab(!\stall_D~5_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\flushed_D~q ),
	.datae(gnd),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_D~0 .extended_lut = "off";
defparam \flushed_D~0 .lut_mask = 64'hFFFFFFFF00010001;
defparam \flushed_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N16
dffeas flushed_D(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_D.is_wysiwyg = "true";
defparam flushed_D.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \flushed_A~0 (
// Equation(s):
// \flushed_A~0_combout  = ( \flushed_D~q  ) # ( !\flushed_D~q  & ( (!\flush_A~combout ) # ((\stall_D~6_combout  & (\stall_D~5_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\stall_D~6_combout ),
	.datab(!\stall_D~5_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\flushed_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_A~0 .extended_lut = "off";
defparam \flushed_A~0 .lut_mask = 64'hF0F1F0F1FFFFFFFF;
defparam \flushed_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N14
dffeas flushed_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_A~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_A.is_wysiwyg = "true";
defparam flushed_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N48
cyclonev_lcell_comb \flushed_M~0 (
// Equation(s):
// \flushed_M~0_combout  = ( \Equal2~2_combout  & ( ((!\flushed_M~q  & ((!\Equal2~14_combout ) # (!\Equal2~8_combout )))) # (\flushed_A~q ) ) ) # ( !\Equal2~2_combout  & ( (!\flushed_M~q ) # (\flushed_A~q ) ) )

	.dataa(!\Equal2~14_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_A~q ),
	.datad(!\flushed_M~q ),
	.datae(gnd),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_M~0 .extended_lut = "off";
defparam \flushed_M~0 .lut_mask = 64'hFF0FFF0FEF0FEF0F;
defparam \flushed_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N50
dffeas \flushed_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flushed_M~DUPLICATE .is_wysiwyg = "true";
defparam \flushed_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N12
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( \Selector48~4_combout  & ( \flushed_M~DUPLICATE_q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \Selector48~4_combout  & ( !\flushed_M~DUPLICATE_q  & ( (\Equal2~8_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & (\Equal2~14_combout  & \Equal2~2_combout ))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal2~14_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\Selector48~4_combout ),
	.dataf(!\flushed_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h0000000100003333;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N14
dffeas isjump_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always9~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_A.is_wysiwyg = "true";
defparam isjump_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \pcgood_A[0]~2 (
// Equation(s):
// \pcgood_A[0]~2_combout  = ( \regval1_A[0]~DUPLICATE_q  & ( ((\isjump_A~q  & ((!\isbranch_A~q ) # (!\Selector31~12_combout )))) # (PC_A[0]) ) ) # ( !\regval1_A[0]~DUPLICATE_q  & ( (PC_A[0] & ((!\isjump_A~q ) # ((\isbranch_A~q  & \Selector31~12_combout )))) 
// ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\isjump_A~q ),
	.datac(!PC_A[0]),
	.datad(!\Selector31~12_combout ),
	.datae(gnd),
	.dataf(!\regval1_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[0]~2 .extended_lut = "off";
defparam \pcgood_A[0]~2 .lut_mask = 64'h0C0D0C0D3F2F3F2F;
defparam \pcgood_A[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N13
dffeas \pcgood_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[0]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[0] .is_wysiwyg = "true";
defparam \pcgood_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N40
dffeas \pcgood_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[0] .is_wysiwyg = "true";
defparam \pcgood_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N11
dffeas \pcgood_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[24]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[24] .is_wysiwyg = "true";
defparam \pcgood_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N19
dffeas \bptable_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N42
cyclonev_lcell_comb \bptable~31 (
// Equation(s):
// \bptable~31_combout  = ( \bptable~11_combout  & ( bptable_rtl_0_bypass[41] ) ) # ( !\bptable~11_combout  & ( bptable_rtl_0_bypass[41] & ( \bptable_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\bptable~11_combout  & ( !bptable_rtl_0_bypass[41] & ( 
// \bptable_rtl_0|auto_generated|ram_block1a24  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!bptable_rtl_0_bypass[41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~31 .extended_lut = "off";
defparam \bptable~31 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \bptable~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N43
dffeas \pcpred_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[24] .is_wysiwyg = "true";
defparam \pcpred_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N41
dffeas \pcpred_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N29
dffeas \pcpred_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[24] .is_wysiwyg = "true";
defparam \pcpred_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N58
dffeas \pcpred_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[25] .is_wysiwyg = "true";
defparam \pcpred_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N38
dffeas \pcpred_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N26
dffeas \pcpred_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[25] .is_wysiwyg = "true";
defparam \pcpred_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N8
dffeas \pcgood_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[24]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[24] .is_wysiwyg = "true";
defparam \pcgood_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N55
dffeas \pcpred_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\bptable~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[26] .is_wysiwyg = "true";
defparam \pcpred_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N47
dffeas \pcpred_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N2
dffeas \pcpred_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[26] .is_wysiwyg = "true";
defparam \pcpred_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N36
cyclonev_lcell_comb \Equal2~12 (
// Equation(s):
// \Equal2~12_combout  = ( pcpred_M[26] & ( \pcgood_M[25]~DUPLICATE_q  & ( (pcgood_M[26] & (pcpred_M[25] & (!pcpred_M[24] $ (pcgood_M[24])))) ) ) ) # ( !pcpred_M[26] & ( \pcgood_M[25]~DUPLICATE_q  & ( (!pcgood_M[26] & (pcpred_M[25] & (!pcpred_M[24] $ 
// (pcgood_M[24])))) ) ) ) # ( pcpred_M[26] & ( !\pcgood_M[25]~DUPLICATE_q  & ( (pcgood_M[26] & (!pcpred_M[25] & (!pcpred_M[24] $ (pcgood_M[24])))) ) ) ) # ( !pcpred_M[26] & ( !\pcgood_M[25]~DUPLICATE_q  & ( (!pcgood_M[26] & (!pcpred_M[25] & (!pcpred_M[24] $ 
// (pcgood_M[24])))) ) ) )

	.dataa(!pcpred_M[24]),
	.datab(!pcgood_M[26]),
	.datac(!pcpred_M[25]),
	.datad(!pcgood_M[24]),
	.datae(!pcpred_M[26]),
	.dataf(!\pcgood_M[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~12 .extended_lut = "off";
defparam \Equal2~12 .lut_mask = 64'h8040201008040201;
defparam \Equal2~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N23
dffeas \pcpred_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[30] .is_wysiwyg = "true";
defparam \pcpred_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N19
dffeas \pcpred_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \pcpred_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[30] .is_wysiwyg = "true";
defparam \pcpred_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N13
dffeas \pcpred_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[29] .is_wysiwyg = "true";
defparam \pcpred_D[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N16
dffeas \pcpred_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N17
dffeas \pcpred_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[29] .is_wysiwyg = "true";
defparam \pcpred_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \pcgood_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[29]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[29] .is_wysiwyg = "true";
defparam \pcgood_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N25
dffeas \pcpred_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[31] .is_wysiwyg = "true";
defparam \pcpred_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N28
dffeas \pcpred_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \pcpred_M[31]~feeder (
// Equation(s):
// \pcpred_M[31]~feeder_combout  = ( pcpred_A[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[31]~feeder .extended_lut = "off";
defparam \pcpred_M[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N14
dffeas \pcpred_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[31] .is_wysiwyg = "true";
defparam \pcpred_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = ( pcgood_M[31] & ( pcgood_M[30] & ( (!pcpred_M[30]) # ((!pcpred_M[31]) # (!pcpred_M[29] $ (!pcgood_M[29]))) ) ) ) # ( !pcgood_M[31] & ( pcgood_M[30] & ( (!pcpred_M[30]) # ((!pcpred_M[29] $ (!pcgood_M[29])) # (pcpred_M[31])) ) ) ) # ( 
// pcgood_M[31] & ( !pcgood_M[30] & ( ((!pcpred_M[31]) # (!pcpred_M[29] $ (!pcgood_M[29]))) # (pcpred_M[30]) ) ) ) # ( !pcgood_M[31] & ( !pcgood_M[30] & ( ((!pcpred_M[29] $ (!pcgood_M[29])) # (pcpred_M[31])) # (pcpred_M[30]) ) ) )

	.dataa(!pcpred_M[30]),
	.datab(!pcpred_M[29]),
	.datac(!pcgood_M[29]),
	.datad(!pcpred_M[31]),
	.datae(!pcgood_M[31]),
	.dataf(!pcgood_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~9 .extended_lut = "off";
defparam \Equal2~9 .lut_mask = 64'h7DFFFF7DBEFFFFBE;
defparam \Equal2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N29
dffeas \pcpred_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[23] .is_wysiwyg = "true";
defparam \pcpred_D[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N25
dffeas \pcpred_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N37
dffeas \pcpred_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[23] .is_wysiwyg = "true";
defparam \pcpred_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N34
dffeas \pcpred_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[21] .is_wysiwyg = "true";
defparam \pcpred_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N32
dffeas \pcpred_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N49
dffeas \pcpred_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[21] .is_wysiwyg = "true";
defparam \pcpred_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N7
dffeas \pcpred_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[22] .is_wysiwyg = "true";
defparam \pcpred_D[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N10
dffeas \pcpred_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \pcpred_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[22] .is_wysiwyg = "true";
defparam \pcpred_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \Equal2~11 (
// Equation(s):
// \Equal2~11_combout  = ( pcpred_M[22] & ( pcgood_M[23] & ( (pcpred_M[23] & (pcgood_M[22] & (!\pcgood_M[21]~DUPLICATE_q  $ (pcpred_M[21])))) ) ) ) # ( !pcpred_M[22] & ( pcgood_M[23] & ( (pcpred_M[23] & (!pcgood_M[22] & (!\pcgood_M[21]~DUPLICATE_q  $ 
// (pcpred_M[21])))) ) ) ) # ( pcpred_M[22] & ( !pcgood_M[23] & ( (!pcpred_M[23] & (pcgood_M[22] & (!\pcgood_M[21]~DUPLICATE_q  $ (pcpred_M[21])))) ) ) ) # ( !pcpred_M[22] & ( !pcgood_M[23] & ( (!pcpred_M[23] & (!pcgood_M[22] & (!\pcgood_M[21]~DUPLICATE_q  $ 
// (pcpred_M[21])))) ) ) )

	.dataa(!\pcgood_M[21]~DUPLICATE_q ),
	.datab(!pcpred_M[23]),
	.datac(!pcgood_M[22]),
	.datad(!pcpred_M[21]),
	.datae(!pcpred_M[22]),
	.dataf(!pcgood_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~11 .extended_lut = "off";
defparam \Equal2~11 .lut_mask = 64'h8040080420100201;
defparam \Equal2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N34
dffeas \pcpred_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[27] .is_wysiwyg = "true";
defparam \pcpred_D[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N31
dffeas \pcpred_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N53
dffeas \pcpred_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[27] .is_wysiwyg = "true";
defparam \pcpred_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N17
dffeas \pcpred_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[28] .is_wysiwyg = "true";
defparam \pcpred_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N40
dffeas \pcpred_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N48
cyclonev_lcell_comb \pcpred_M[28]~feeder (
// Equation(s):
// \pcpred_M[28]~feeder_combout  = ( pcpred_A[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[28]~feeder .extended_lut = "off";
defparam \pcpred_M[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N50
dffeas \pcpred_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[28] .is_wysiwyg = "true";
defparam \pcpred_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N44
dffeas \pcgood_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[28]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[28] .is_wysiwyg = "true";
defparam \pcgood_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N57
cyclonev_lcell_comb \Equal2~13 (
// Equation(s):
// \Equal2~13_combout  = ( \pcgood_M[27]~DUPLICATE_q  & ( pcgood_M[28] & ( (pcpred_M[27] & pcpred_M[28]) ) ) ) # ( !\pcgood_M[27]~DUPLICATE_q  & ( pcgood_M[28] & ( (!pcpred_M[27] & pcpred_M[28]) ) ) ) # ( \pcgood_M[27]~DUPLICATE_q  & ( !pcgood_M[28] & ( 
// (pcpred_M[27] & !pcpred_M[28]) ) ) ) # ( !\pcgood_M[27]~DUPLICATE_q  & ( !pcgood_M[28] & ( (!pcpred_M[27] & !pcpred_M[28]) ) ) )

	.dataa(!pcpred_M[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_M[28]),
	.datae(!\pcgood_M[27]~DUPLICATE_q ),
	.dataf(!pcgood_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~13 .extended_lut = "off";
defparam \Equal2~13 .lut_mask = 64'hAA00550000AA0055;
defparam \Equal2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \pcgood_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[20]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[20] .is_wysiwyg = "true";
defparam \pcgood_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N43
dffeas \pcpred_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[18] .is_wysiwyg = "true";
defparam \pcpred_D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N46
dffeas \pcpred_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \pcpred_M[18]~feeder (
// Equation(s):
// \pcpred_M[18]~feeder_combout  = ( pcpred_A[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[18]~feeder .extended_lut = "off";
defparam \pcpred_M[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \pcpred_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[18] .is_wysiwyg = "true";
defparam \pcpred_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N59
dffeas \pcpred_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[19] .is_wysiwyg = "true";
defparam \pcpred_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N50
dffeas \pcpred_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N29
dffeas \pcpred_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[19] .is_wysiwyg = "true";
defparam \pcpred_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N7
dffeas \pcpred_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[20] .is_wysiwyg = "true";
defparam \pcpred_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N28
dffeas \pcpred_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \pcpred_M[20]~feeder (
// Equation(s):
// \pcpred_M[20]~feeder_combout  = ( pcpred_A[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[20]~feeder .extended_lut = "off";
defparam \pcpred_M[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N4
dffeas \pcpred_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[20] .is_wysiwyg = "true";
defparam \pcpred_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = ( pcgood_M[19] & ( pcpred_M[20] & ( (pcgood_M[20] & (pcpred_M[19] & (!pcpred_M[18] $ (pcgood_M[18])))) ) ) ) # ( !pcgood_M[19] & ( pcpred_M[20] & ( (pcgood_M[20] & (!pcpred_M[19] & (!pcpred_M[18] $ (pcgood_M[18])))) ) ) ) # ( 
// pcgood_M[19] & ( !pcpred_M[20] & ( (!pcgood_M[20] & (pcpred_M[19] & (!pcpred_M[18] $ (pcgood_M[18])))) ) ) ) # ( !pcgood_M[19] & ( !pcpred_M[20] & ( (!pcgood_M[20] & (!pcpred_M[19] & (!pcpred_M[18] $ (pcgood_M[18])))) ) ) )

	.dataa(!pcgood_M[20]),
	.datab(!pcpred_M[18]),
	.datac(!pcpred_M[19]),
	.datad(!pcgood_M[18]),
	.datae(!pcgood_M[19]),
	.dataf(!pcpred_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~10 .extended_lut = "off";
defparam \Equal2~10 .lut_mask = 64'h8020080240100401;
defparam \Equal2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N42
cyclonev_lcell_comb \Equal2~14 (
// Equation(s):
// \Equal2~14_combout  = ( \Equal2~13_combout  & ( \Equal2~10_combout  & ( (\Equal2~12_combout  & (!\Equal2~9_combout  & \Equal2~11_combout )) ) ) )

	.dataa(!\Equal2~12_combout ),
	.datab(gnd),
	.datac(!\Equal2~9_combout ),
	.datad(!\Equal2~11_combout ),
	.datae(!\Equal2~13_combout ),
	.dataf(!\Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~14 .extended_lut = "off";
defparam \Equal2~14 .lut_mask = 64'h0000000000000050;
defparam \Equal2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N21
cyclonev_lcell_comb flush_A(
// Equation(s):
// \flush_A~combout  = ( \Equal2~8_combout  & ( ((\Equal2~14_combout  & \Equal2~2_combout )) # (\flushed_M~q ) ) ) # ( !\Equal2~8_combout  & ( \flushed_M~q  ) )

	.dataa(gnd),
	.datab(!\Equal2~14_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\flushed_M~q ),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flush_A.extended_lut = "off";
defparam flush_A.lut_mask = 64'h00FF00FF03FF03FF;
defparam flush_A.shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N17
dffeas \pcgood_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[5] .is_wysiwyg = "true";
defparam \pcgood_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N25
dffeas \bptable_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N30
cyclonev_lcell_comb \bptable~7 (
// Equation(s):
// \bptable~7_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a5  & ( (!\bptable~1_combout ) # ((!\bptable~2_combout ) # ((!\bptable~0_combout ) # (bptable_rtl_0_bypass[22]))) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a5  & ( (\bptable~1_combout  
// & (\bptable~2_combout  & (bptable_rtl_0_bypass[22] & \bptable~0_combout ))) ) )

	.dataa(!\bptable~1_combout ),
	.datab(!\bptable~2_combout ),
	.datac(!bptable_rtl_0_bypass[22]),
	.datad(!\bptable~0_combout ),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~7 .extended_lut = "off";
defparam \bptable~7 .lut_mask = 64'h00010001FFEFFFEF;
defparam \bptable~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N21
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( pcgood_M[5] & ( \bptable~7_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall_D~8_combout ) # ((!\flush_A~combout ) # (PC[5])))) ) ) ) # ( !pcgood_M[5] & ( \bptable~7_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\flush_A~combout  & ((!\stall_D~8_combout ) # (PC[5])))) ) ) ) # ( pcgood_M[5] & ( !\bptable~7_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout ) # ((\stall_D~8_combout  & 
// PC[5])))) ) ) ) # ( !pcgood_M[5] & ( !\bptable~7_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall_D~8_combout  & (PC[5] & \flush_A~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall_D~8_combout ),
	.datac(!PC[5]),
	.datad(!\flush_A~combout ),
	.datae(!pcgood_M[5]),
	.dataf(!\bptable~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h0001550100455545;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y7_N20
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC[2] & ( PC[3] & ( (!PC[6] & (!PC[9] & (PC[8] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[2] & ( !PC[3] & ( (PC[6] & (!PC[9] & (PC[8] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h0000000400000800;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N12
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC[9] & ( PC[4] & ( (!PC[8] & (!PC[6] $ (!PC[3]))) ) ) ) # ( !PC[9] & ( PC[4] & ( (PC[6] & (PC[8] & PC[3])) ) ) ) # ( PC[9] & ( !PC[4] & ( (!PC[8] & (PC[3] & (!PC[6] $ (!PC[2])))) ) ) ) # ( !PC[9] & ( !PC[4] & ( (PC[6] & (PC[8] & 
// (!PC[3] $ (!PC[2])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[8]),
	.datac(!PC[3]),
	.datad(!PC[2]),
	.datae(!PC[9]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h0110040801014848;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N9
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~60_combout  & ( \imem~87_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout ))) ) ) ) # ( !\imem~60_combout  & ( \imem~87_combout  & ( (!PC[5] & (((!\PC[7]~DUPLICATE_q ) # 
// (\imem~8_combout )))) # (PC[5] & (\imem~10_combout  & ((\PC[7]~DUPLICATE_q )))) ) ) ) # ( \imem~60_combout  & ( !\imem~87_combout  & ( (!PC[5] & (((\imem~8_combout  & \PC[7]~DUPLICATE_q )))) # (PC[5] & (((!\PC[7]~DUPLICATE_q )) # (\imem~10_combout ))) ) ) 
// ) # ( !\imem~60_combout  & ( !\imem~87_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~10_combout ),
	.datac(!\imem~8_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~60_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N12
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \imem~61_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N14
dffeas \inst_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[28] .is_wysiwyg = "true";
defparam \inst_D[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \selaluout_D~0 (
// Equation(s):
// \selaluout_D~0_combout  = ( \inst_D[27]~DUPLICATE_q  & ( \inst_D[30]~DUPLICATE_q  & ( (((\inst_D[26]~DUPLICATE_q ) # (inst_D[28])) # (\inst_D[31]~DUPLICATE_q )) # (\inst_D[29]~DUPLICATE_q ) ) ) ) # ( !\inst_D[27]~DUPLICATE_q  & ( \inst_D[30]~DUPLICATE_q  
// ) ) # ( \inst_D[27]~DUPLICATE_q  & ( !\inst_D[30]~DUPLICATE_q  ) ) # ( !\inst_D[27]~DUPLICATE_q  & ( !\inst_D[30]~DUPLICATE_q  & ( (!\inst_D[29]~DUPLICATE_q ) # (((!inst_D[28]) # (\inst_D[26]~DUPLICATE_q )) # (\inst_D[31]~DUPLICATE_q )) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(!inst_D[28]),
	.datad(!\inst_D[26]~DUPLICATE_q ),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!\inst_D[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_D~0 .extended_lut = "off";
defparam \selaluout_D~0 .lut_mask = 64'hFBFFFFFFFFFF7FFF;
defparam \selaluout_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \selaluout_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selaluout_A~DUPLICATE .is_wysiwyg = "true";
defparam \selaluout_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N51
cyclonev_lcell_comb \stall_D~6 (
// Equation(s):
// \stall_D~6_combout  = ( !\selpcplus_A~q  & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\selpcplus_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~6 .extended_lut = "off";
defparam \stall_D~6 .lut_mask = 64'hFF00FF0000000000;
defparam \stall_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N12
cyclonev_lcell_comb \stall_D~8 (
// Equation(s):
// \stall_D~8_combout  = ( \flush_A~combout  & ( \stall_D~5_combout  & ( (\stall_D~6_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\stall_D~6_combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\flush_A~combout ),
	.dataf(!\stall_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~8 .extended_lut = "off";
defparam \stall_D~8 .lut_mask = 64'h0000000000000505;
defparam \stall_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N5
dffeas \bptable_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N45
cyclonev_lcell_comb \bptable~9 (
// Equation(s):
// \bptable~9_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a7  & ( \bptable~0_combout  & ( (!\bptable~1_combout ) # ((!\bptable~2_combout ) # (bptable_rtl_0_bypass[24])) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a7  & ( \bptable~0_combout  & 
// ( (\bptable~1_combout  & (\bptable~2_combout  & bptable_rtl_0_bypass[24])) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a7  & ( !\bptable~0_combout  ) )

	.dataa(!\bptable~1_combout ),
	.datab(gnd),
	.datac(!\bptable~2_combout ),
	.datad(!bptable_rtl_0_bypass[24]),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~9 .extended_lut = "off";
defparam \bptable~9 .lut_mask = 64'h0000FFFF0005FAFF;
defparam \bptable~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N51
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \flush_A~combout  & ( \bptable~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall_D~8_combout ) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\flush_A~combout  & ( \bptable~9_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & pcgood_M[7]) ) ) ) # ( \flush_A~combout  & ( !\bptable~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[7]~DUPLICATE_q  & \stall_D~8_combout )) ) ) ) # ( !\flush_A~combout  & ( 
// !\bptable~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & pcgood_M[7]) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\stall_D~8_combout ),
	.datad(!pcgood_M[7]),
	.datae(!\flush_A~combout ),
	.dataf(!\bptable~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0055010100555151;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N22
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( PC[5] & ( PC[3] & ( (\PC[4]~DUPLICATE_q  & ((!PC[2] & (!PC[7])) # (PC[2] & (PC[7] & !\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!PC[7] & (!PC[2] $ (!\PC[4]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  
// & (PC[2] & (!\PC[4]~DUPLICATE_q  $ (PC[7])))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!PC[2] & ((!\PC[6]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q  $ (PC[7])))) # (PC[2] & (!\PC[4]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (PC[7] & 
// (!PC[2] $ (!\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h050AEE8260412120;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N24
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( PC[3] & ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[2])) ) ) ) # ( !PC[3] & ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[2])) ) ) ) # ( PC[3] & ( !PC[5] & ( (!\PC[4]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  $ (PC[2]))) ) ) ) # ( !PC[3] & ( !PC[5] & ( (PC[2] & (!\PC[6]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h003CC030C000C000;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \imem~63_combout  & ( \imem~64_combout  & ( (\imem~2_combout  & ((!PC[8] & (!\PC[7]~DUPLICATE_q  & PC[9])) # (PC[8] & ((!PC[9]))))) ) ) ) # ( !\imem~63_combout  & ( \imem~64_combout  & ( (\imem~2_combout  & (!\PC[7]~DUPLICATE_q  & 
// (!PC[8] & PC[9]))) ) ) ) # ( \imem~63_combout  & ( !\imem~64_combout  & ( (\imem~2_combout  & (PC[8] & !PC[9])) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[8]),
	.datad(!PC[9]),
	.datae(!\imem~63_combout ),
	.dataf(!\imem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0000050000400540;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N7
dffeas \inst_D[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[31]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !inst_D[28] & ( (\inst_D[29]~DUPLICATE_q  & (!\inst_D[31]~DUPLICATE_q  & \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0044004400000000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N24
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( !\inst_D[30]~DUPLICATE_q  & ( \Equal2~2_combout  & ( (\isbranch_D~0_combout  & (((\Equal2~8_combout  & \Equal2~14_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( !\inst_D[30]~DUPLICATE_q  & ( !\Equal2~2_combout  & ( 
// (\isbranch_D~0_combout  & \flushed_M~DUPLICATE_q ) ) ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_M~DUPLICATE_q ),
	.datad(!\Equal2~14_combout ),
	.datae(!\inst_D[30]~DUPLICATE_q ),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h0505000005150000;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N38
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always9~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \pcgood_A[5]~1 (
// Equation(s):
// \pcgood_A[5]~1_combout  = ( \Selector31~12_combout  & ( \Add3~5_sumout  & ( ((!\isjump_A~q  & (pcplus_A[5])) # (\isjump_A~q  & ((\Add4~5_sumout )))) # (\isbranch_A~q ) ) ) ) # ( !\Selector31~12_combout  & ( \Add3~5_sumout  & ( (!\isjump_A~q  & 
// (pcplus_A[5])) # (\isjump_A~q  & ((\Add4~5_sumout ))) ) ) ) # ( \Selector31~12_combout  & ( !\Add3~5_sumout  & ( (!\isbranch_A~q  & ((!\isjump_A~q  & (pcplus_A[5])) # (\isjump_A~q  & ((\Add4~5_sumout ))))) ) ) ) # ( !\Selector31~12_combout  & ( 
// !\Add3~5_sumout  & ( (!\isjump_A~q  & (pcplus_A[5])) # (\isjump_A~q  & ((\Add4~5_sumout ))) ) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!pcplus_A[5]),
	.datac(!\Add4~5_sumout ),
	.datad(!\isjump_A~q ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_A[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_A[5]~1 .extended_lut = "off";
defparam \pcgood_A[5]~1 .lut_mask = 64'h330F220A330F775F;
defparam \pcgood_A[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N38
dffeas \pcgood_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[5]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[5] .is_wysiwyg = "true";
defparam \pcgood_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N19
dffeas \pcpred_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\bptable~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[3] .is_wysiwyg = "true";
defparam \pcpred_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N10
dffeas \pcpred_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N50
dffeas \pcpred_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[3] .is_wysiwyg = "true";
defparam \pcpred_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N7
dffeas \pcpred_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[4] .is_wysiwyg = "true";
defparam \pcpred_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N0
cyclonev_lcell_comb \pcpred_A[4]~feeder (
// Equation(s):
// \pcpred_A[4]~feeder_combout  = ( pcpred_D[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_D[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[4]~feeder .extended_lut = "off";
defparam \pcpred_A[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_A[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N1
dffeas \pcpred_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N44
dffeas \pcpred_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[4] .is_wysiwyg = "true";
defparam \pcpred_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( pcpred_M[3] & ( pcpred_M[4] & ( (\pcgood_M[3]~DUPLICATE_q  & pcgood_M[4]) ) ) ) # ( !pcpred_M[3] & ( pcpred_M[4] & ( (!\pcgood_M[3]~DUPLICATE_q  & pcgood_M[4]) ) ) ) # ( pcpred_M[3] & ( !pcpred_M[4] & ( (\pcgood_M[3]~DUPLICATE_q  & 
// !pcgood_M[4]) ) ) ) # ( !pcpred_M[3] & ( !pcpred_M[4] & ( (!\pcgood_M[3]~DUPLICATE_q  & !pcgood_M[4]) ) ) )

	.dataa(!\pcgood_M[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcgood_M[4]),
	.datad(gnd),
	.datae(!pcpred_M[3]),
	.dataf(!pcpred_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'hA0A050500A0A0505;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N29
dffeas \pcpred_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[1] .is_wysiwyg = "true";
defparam \pcpred_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N55
dffeas \pcpred_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N53
dffeas \pcpred_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[1] .is_wysiwyg = "true";
defparam \pcpred_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N26
dffeas \pcpred_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[0] .is_wysiwyg = "true";
defparam \pcpred_D[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \pcpred_A[0]~feeder (
// Equation(s):
// \pcpred_A[0]~feeder_combout  = ( pcpred_D[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_D[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[0]~feeder .extended_lut = "off";
defparam \pcpred_A[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_A[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N58
dffeas \pcpred_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N47
dffeas \pcpred_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[0] .is_wysiwyg = "true";
defparam \pcpred_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( pcpred_M[0] & ( pcgood_M[0] & ( !pcpred_M[1] $ (\pcgood_M[1]~DUPLICATE_q ) ) ) ) # ( !pcpred_M[0] & ( !pcgood_M[0] & ( !pcpred_M[1] $ (\pcgood_M[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_M[1]),
	.datad(!\pcgood_M[1]~DUPLICATE_q ),
	.datae(!pcpred_M[0]),
	.dataf(!pcgood_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'hF00F00000000F00F;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N32
dffeas \pcpred_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[5] .is_wysiwyg = "true";
defparam \pcpred_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N47
dffeas \pcpred_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N29
dffeas \pcpred_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[5] .is_wysiwyg = "true";
defparam \pcpred_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N34
dffeas \pcpred_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[2] .is_wysiwyg = "true";
defparam \pcpred_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N58
dffeas \pcpred_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \pcpred_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[2] .is_wysiwyg = "true";
defparam \pcpred_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N30
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( pcpred_M[5] & ( pcpred_M[2] & ( (pcgood_M[5] & (pcgood_M[2] & (\Equal2~1_combout  & \Equal2~0_combout ))) ) ) ) # ( !pcpred_M[5] & ( pcpred_M[2] & ( (!pcgood_M[5] & (pcgood_M[2] & (\Equal2~1_combout  & \Equal2~0_combout ))) ) ) ) # 
// ( pcpred_M[5] & ( !pcpred_M[2] & ( (pcgood_M[5] & (!pcgood_M[2] & (\Equal2~1_combout  & \Equal2~0_combout ))) ) ) ) # ( !pcpred_M[5] & ( !pcpred_M[2] & ( (!pcgood_M[5] & (!pcgood_M[2] & (\Equal2~1_combout  & \Equal2~0_combout ))) ) ) )

	.dataa(!pcgood_M[5]),
	.datab(!pcgood_M[2]),
	.datac(!\Equal2~1_combout ),
	.datad(!\Equal2~0_combout ),
	.datae(!pcpred_M[5]),
	.dataf(!pcpred_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0008000400020001;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N42
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \pcgood_M[24]~DUPLICATE_q  & ( \bptable~31_combout  ) ) # ( !\pcgood_M[24]~DUPLICATE_q  & ( \bptable~31_combout  & ( ((\Equal2~2_combout  & (\Equal2~8_combout  & \Equal2~14_combout ))) # (\flushed_M~q ) ) ) ) # ( 
// \pcgood_M[24]~DUPLICATE_q  & ( !\bptable~31_combout  & ( (!\flushed_M~q  & ((!\Equal2~2_combout ) # ((!\Equal2~8_combout ) # (!\Equal2~14_combout )))) ) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(!\Equal2~8_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~14_combout ),
	.datae(!\pcgood_M[24]~DUPLICATE_q ),
	.dataf(!\bptable~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N44
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \PC_D[24]~feeder (
// Equation(s):
// \PC_D[24]~feeder_combout  = ( PC[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[24]~feeder .extended_lut = "off";
defparam \PC_D[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N38
dffeas \PC_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[24] .is_wysiwyg = "true";
defparam \PC_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N28
dffeas \PC_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[24] .is_wysiwyg = "true";
defparam \PC_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N3
cyclonev_lcell_comb \PC_M[24]~feeder (
// Equation(s):
// \PC_M[24]~feeder_combout  = ( PC_A[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[24]~feeder .extended_lut = "off";
defparam \PC_M[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N4
dffeas \PC_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[24] .is_wysiwyg = "true";
defparam \PC_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N2
dffeas \PC_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[24] .is_wysiwyg = "true";
defparam \PC_W[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N6
cyclonev_lcell_comb \PC_D[21]~feeder (
// Equation(s):
// \PC_D[21]~feeder_combout  = ( PC[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[21]~feeder .extended_lut = "off";
defparam \PC_D[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N7
dffeas \PC_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[21] .is_wysiwyg = "true";
defparam \PC_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N47
dffeas \PC_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[21] .is_wysiwyg = "true";
defparam \PC_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N56
dffeas \PC_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[21] .is_wysiwyg = "true";
defparam \PC_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N17
dffeas \PC_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[21] .is_wysiwyg = "true";
defparam \PC_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N37
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N42
cyclonev_lcell_comb \PC_D[23]~feeder (
// Equation(s):
// \PC_D[23]~feeder_combout  = ( PC[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[23]~feeder .extended_lut = "off";
defparam \PC_D[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N44
dffeas \PC_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[23] .is_wysiwyg = "true";
defparam \PC_D[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N33
cyclonev_lcell_comb \PC_A[23]~feeder (
// Equation(s):
// \PC_A[23]~feeder_combout  = PC_D[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_D[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[23]~feeder .extended_lut = "off";
defparam \PC_A[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_A[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N35
dffeas \PC_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[23] .is_wysiwyg = "true";
defparam \PC_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N23
dffeas \PC_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[23] .is_wysiwyg = "true";
defparam \PC_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N38
dffeas \PC_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[23] .is_wysiwyg = "true";
defparam \PC_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N50
dffeas \PC_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[22] .is_wysiwyg = "true";
defparam \PC_D[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N9
cyclonev_lcell_comb \PC_A[22]~feeder (
// Equation(s):
// \PC_A[22]~feeder_combout  = PC_D[22]

	.dataa(!PC_D[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[22]~feeder .extended_lut = "off";
defparam \PC_A[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_A[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N11
dffeas \PC_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[22] .is_wysiwyg = "true";
defparam \PC_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N59
dffeas \PC_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[22] .is_wysiwyg = "true";
defparam \PC_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N41
dffeas \PC_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[22] .is_wysiwyg = "true";
defparam \PC_W[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N30
cyclonev_lcell_comb \PC_D[20]~feeder (
// Equation(s):
// \PC_D[20]~feeder_combout  = ( PC[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[20]~feeder .extended_lut = "off";
defparam \PC_D[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N32
dffeas \PC_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[20] .is_wysiwyg = "true";
defparam \PC_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N53
dffeas \PC_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[20] .is_wysiwyg = "true";
defparam \PC_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N20
dffeas \PC_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[20] .is_wysiwyg = "true";
defparam \PC_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N14
dffeas \PC_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[20] .is_wysiwyg = "true";
defparam \PC_W[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N12
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( PC_W[20] ) # ( !PC_W[20] & ( ((PC_W[22]) # (PC_W[23])) # (PC_W[21]) ) )

	.dataa(gnd),
	.datab(!PC_W[21]),
	.datac(!PC_W[23]),
	.datad(!PC_W[22]),
	.datae(!PC_W[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h3FFFFFFF3FFFFFFF;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N42
cyclonev_lcell_comb \PC_D[26]~feeder (
// Equation(s):
// \PC_D[26]~feeder_combout  = ( PC[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[26]~feeder .extended_lut = "off";
defparam \PC_D[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N44
dffeas \PC_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[26] .is_wysiwyg = "true";
defparam \PC_D[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N27
cyclonev_lcell_comb \PC_A[26]~feeder (
// Equation(s):
// \PC_A[26]~feeder_combout  = PC_D[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_D[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[26]~feeder .extended_lut = "off";
defparam \PC_A[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_A[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N29
dffeas \PC_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[26] .is_wysiwyg = "true";
defparam \PC_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N10
dffeas \PC_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[26] .is_wysiwyg = "true";
defparam \PC_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N32
dffeas \PC_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[26] .is_wysiwyg = "true";
defparam \PC_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N3
cyclonev_lcell_comb \PC_D[28]~feeder (
// Equation(s):
// \PC_D[28]~feeder_combout  = ( PC[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[28]~feeder .extended_lut = "off";
defparam \PC_D[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N5
dffeas \PC_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[28] .is_wysiwyg = "true";
defparam \PC_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N49
dffeas \PC_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[28] .is_wysiwyg = "true";
defparam \PC_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N17
dffeas \PC_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[28] .is_wysiwyg = "true";
defparam \PC_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N35
dffeas \PC_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[28] .is_wysiwyg = "true";
defparam \PC_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N4
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N25
dffeas \PC_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[29] .is_wysiwyg = "true";
defparam \PC_D[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N39
cyclonev_lcell_comb \PC_A[29]~feeder (
// Equation(s):
// \PC_A[29]~feeder_combout  = ( PC_D[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[29]~feeder .extended_lut = "off";
defparam \PC_A[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N41
dffeas \PC_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[29] .is_wysiwyg = "true";
defparam \PC_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N8
dffeas \PC_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[29] .is_wysiwyg = "true";
defparam \PC_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N59
dffeas \PC_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[29] .is_wysiwyg = "true";
defparam \PC_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N18
cyclonev_lcell_comb \PC_D[27]~feeder (
// Equation(s):
// \PC_D[27]~feeder_combout  = ( PC[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[27]~feeder .extended_lut = "off";
defparam \PC_D[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N20
dffeas \PC_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[27] .is_wysiwyg = "true";
defparam \PC_D[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N21
cyclonev_lcell_comb \PC_A[27]~feeder (
// Equation(s):
// \PC_A[27]~feeder_combout  = PC_D[27]

	.dataa(!PC_D[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[27]~feeder .extended_lut = "off";
defparam \PC_A[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_A[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N22
dffeas \PC_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[27] .is_wysiwyg = "true";
defparam \PC_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N14
dffeas \PC_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[27] .is_wysiwyg = "true";
defparam \PC_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y10_N56
dffeas \PC_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[27] .is_wysiwyg = "true";
defparam \PC_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N6
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( PC_W[27] ) # ( !PC_W[27] & ( ((PC_W[29]) # (PC_W[28])) # (PC_W[26]) ) )

	.dataa(gnd),
	.datab(!PC_W[26]),
	.datac(!PC_W[28]),
	.datad(!PC_W[29]),
	.datae(!PC_W[27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h3FFFFFFF3FFFFFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y9_N2
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N56
dffeas \PC_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[31] .is_wysiwyg = "true";
defparam \PC_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y9_N58
dffeas \PC_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[31] .is_wysiwyg = "true";
defparam \PC_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N5
dffeas \PC_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[31] .is_wysiwyg = "true";
defparam \PC_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N58
dffeas \PC_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[31] .is_wysiwyg = "true";
defparam \PC_W[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y9_N1
dffeas \PC[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N21
cyclonev_lcell_comb \PC_D[30]~feeder (
// Equation(s):
// \PC_D[30]~feeder_combout  = ( \PC[30]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[30]~feeder .extended_lut = "off";
defparam \PC_D[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N23
dffeas \PC_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[30] .is_wysiwyg = "true";
defparam \PC_D[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N24
cyclonev_lcell_comb \PC_A[30]~feeder (
// Equation(s):
// \PC_A[30]~feeder_combout  = ( PC_D[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[30]~feeder .extended_lut = "off";
defparam \PC_A[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N25
dffeas \PC_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[30] .is_wysiwyg = "true";
defparam \PC_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N22
dffeas \PC_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[30] .is_wysiwyg = "true";
defparam \PC_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N5
dffeas \PC_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[30] .is_wysiwyg = "true";
defparam \PC_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N25
dffeas \PC_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[25] .is_wysiwyg = "true";
defparam \PC_D[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \PC_A[25]~feeder (
// Equation(s):
// \PC_A[25]~feeder_combout  = ( PC_D[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[25]~feeder .extended_lut = "off";
defparam \PC_A[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N53
dffeas \PC_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[25] .is_wysiwyg = "true";
defparam \PC_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \PC_M[25]~feeder (
// Equation(s):
// \PC_M[25]~feeder_combout  = PC_A[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[25]~feeder .extended_lut = "off";
defparam \PC_M[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_M[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N1
dffeas \PC_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[25] .is_wysiwyg = "true";
defparam \PC_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N52
dffeas \PC_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[25] .is_wysiwyg = "true";
defparam \PC_W[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y8_N3
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !PC_W[30] & ( !PC_W[25] & ( (!PC_W[24] & (!\Equal0~1_combout  & (!\Equal0~0_combout  & !PC_W[31]))) ) ) )

	.dataa(!PC_W[24]),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!PC_W[31]),
	.datae(!PC_W[30]),
	.dataf(!PC_W[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N24
cyclonev_lcell_comb \PC_D[16]~feeder (
// Equation(s):
// \PC_D[16]~feeder_combout  = ( PC[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[16]~feeder .extended_lut = "off";
defparam \PC_D[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N26
dffeas \PC_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[16] .is_wysiwyg = "true";
defparam \PC_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N17
dffeas \PC_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[16] .is_wysiwyg = "true";
defparam \PC_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N5
dffeas \PC_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[16] .is_wysiwyg = "true";
defparam \PC_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N7
dffeas \PC_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[16] .is_wysiwyg = "true";
defparam \PC_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N23
dffeas \PC_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[17] .is_wysiwyg = "true";
defparam \PC_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N14
dffeas \PC_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[17] .is_wysiwyg = "true";
defparam \PC_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N2
dffeas \PC_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[17] .is_wysiwyg = "true";
defparam \PC_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N44
dffeas \PC_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[17] .is_wysiwyg = "true";
defparam \PC_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N59
dffeas \PC_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[15] .is_wysiwyg = "true";
defparam \PC_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N55
dffeas \PC_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[15] .is_wysiwyg = "true";
defparam \PC_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y6_N44
dffeas \PC_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[15] .is_wysiwyg = "true";
defparam \PC_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y6_N13
dffeas \PC_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[15] .is_wysiwyg = "true";
defparam \PC_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N35
dffeas \PC_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[14] .is_wysiwyg = "true";
defparam \PC_D[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N49
dffeas \PC_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[14] .is_wysiwyg = "true";
defparam \PC_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N46
dffeas \PC_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[14] .is_wysiwyg = "true";
defparam \PC_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N47
dffeas \PC_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[14] .is_wysiwyg = "true";
defparam \PC_W[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N45
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( PC_W[14] ) # ( !PC_W[14] & ( ((PC_W[15]) # (PC_W[17])) # (PC_W[16]) ) )

	.dataa(!PC_W[16]),
	.datab(!PC_W[17]),
	.datac(!PC_W[15]),
	.datad(gnd),
	.datae(!PC_W[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h7F7FFFFF7F7FFFFF;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \PC_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[19] .is_wysiwyg = "true";
defparam \PC_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N46
dffeas \PC_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[19] .is_wysiwyg = "true";
defparam \PC_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N46
dffeas \PC_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[19] .is_wysiwyg = "true";
defparam \PC_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N35
dffeas \PC_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[19] .is_wysiwyg = "true";
defparam \PC_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N59
dffeas \PC_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[18] .is_wysiwyg = "true";
defparam \PC_D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N59
dffeas \PC_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[18] .is_wysiwyg = "true";
defparam \PC_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N32
dffeas \PC_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[18] .is_wysiwyg = "true";
defparam \PC_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N53
dffeas \PC_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[18] .is_wysiwyg = "true";
defparam \PC_W[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N51
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( !PC_W[18] & ( !PC_W[0] & ( (!PC_W[19] & !PC_W[1]) ) ) )

	.dataa(!PC_W[19]),
	.datab(gnd),
	.datac(!PC_W[1]),
	.datad(gnd),
	.datae(!PC_W[18]),
	.dataf(!PC_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'hA0A0000000000000;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N16
dffeas flushed_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\flushed_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_W.is_wysiwyg = "true";
defparam flushed_W.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N45
cyclonev_lcell_comb \PC_D[13]~feeder (
// Equation(s):
// \PC_D[13]~feeder_combout  = ( PC[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[13]~feeder .extended_lut = "off";
defparam \PC_D[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N47
dffeas \PC_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[13] .is_wysiwyg = "true";
defparam \PC_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N37
dffeas \PC_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[13] .is_wysiwyg = "true";
defparam \PC_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N34
dffeas \PC_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[13] .is_wysiwyg = "true";
defparam \PC_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N58
dffeas \PC_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[13] .is_wysiwyg = "true";
defparam \PC_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \PC_W[4]~DUPLICATE_q  & ( PC_W[5] ) ) # ( !\PC_W[4]~DUPLICATE_q  & ( PC_W[5] ) ) # ( \PC_W[4]~DUPLICATE_q  & ( !PC_W[5] ) ) # ( !\PC_W[4]~DUPLICATE_q  & ( !PC_W[5] & ( (PC_W[3]) # (PC_W[2]) ) ) )

	.dataa(!PC_W[2]),
	.datab(gnd),
	.datac(!PC_W[3]),
	.datad(gnd),
	.datae(!\PC_W[4]~DUPLICATE_q ),
	.dataf(!PC_W[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N23
dffeas \PC_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[12] .is_wysiwyg = "true";
defparam \PC_D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N28
dffeas \PC_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[12] .is_wysiwyg = "true";
defparam \PC_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N56
dffeas \PC_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[12] .is_wysiwyg = "true";
defparam \PC_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N11
dffeas \PC_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[12] .is_wysiwyg = "true";
defparam \PC_W[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y6_N45
cyclonev_lcell_comb \PC_D[11]~feeder (
// Equation(s):
// \PC_D[11]~feeder_combout  = ( PC[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[11]~feeder .extended_lut = "off";
defparam \PC_D[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N46
dffeas \PC_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[11] .is_wysiwyg = "true";
defparam \PC_D[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N36
cyclonev_lcell_comb \PC_A[11]~feeder (
// Equation(s):
// \PC_A[11]~feeder_combout  = ( PC_D[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[11]~feeder .extended_lut = "off";
defparam \PC_A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N37
dffeas \PC_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[11] .is_wysiwyg = "true";
defparam \PC_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N28
dffeas \PC_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[11] .is_wysiwyg = "true";
defparam \PC_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N4
dffeas \PC_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[11] .is_wysiwyg = "true";
defparam \PC_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N28
dffeas \PC_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[10] .is_wysiwyg = "true";
defparam \PC_D[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N54
cyclonev_lcell_comb \PC_A[10]~feeder (
// Equation(s):
// \PC_A[10]~feeder_combout  = ( PC_D[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[10]~feeder .extended_lut = "off";
defparam \PC_A[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N56
dffeas \PC_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[10] .is_wysiwyg = "true";
defparam \PC_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N50
dffeas \PC_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[10] .is_wysiwyg = "true";
defparam \PC_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N44
dffeas \PC_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[10] .is_wysiwyg = "true";
defparam \PC_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N42
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( PC_W[10] & ( PC_W[9] ) ) # ( !PC_W[10] & ( PC_W[9] ) ) # ( PC_W[10] & ( !PC_W[9] ) ) # ( !PC_W[10] & ( !PC_W[9] & ( (PC_W[8]) # (PC_W[11]) ) ) )

	.dataa(gnd),
	.datab(!PC_W[11]),
	.datac(gnd),
	.datad(!PC_W[8]),
	.datae(!PC_W[10]),
	.dataf(!PC_W[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h33FFFFFFFFFFFFFF;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N9
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( !PC_W[12] & ( !\Equal0~3_combout  & ( (!PC_W[13] & (!\Equal0~4_combout  & (!PC_W[7] & !PC_W[6]))) ) ) )

	.dataa(!PC_W[13]),
	.datab(!\Equal0~4_combout ),
	.datac(!PC_W[7]),
	.datad(!PC_W[6]),
	.datae(!PC_W[12]),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N51
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !\flushed_W~q  & ( \Equal0~5_combout  & ( (!\Equal0~2_combout ) # ((!\Equal0~7_combout ) # (\Equal0~6_combout )) ) ) ) # ( !\flushed_W~q  & ( !\Equal0~5_combout  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~7_combout ),
	.datad(gnd),
	.datae(!\flushed_W~q ),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hFFFF0000FBFB0000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N31
dffeas \bptable_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N37
dffeas \bptable_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N1
dffeas \bptable_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N53
dffeas \bptable_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N33
cyclonev_lcell_comb \bptable_rtl_0_bypass[3]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[3]~feeder_combout  = ( PC_W[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N35
dffeas \bptable_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N51
cyclonev_lcell_comb \bptable~1 (
// Equation(s):
// \bptable~1_combout  = ( bptable_rtl_0_bypass[3] & ( (bptable_rtl_0_bypass[0] & (bptable_rtl_0_bypass[4] & (!bptable_rtl_0_bypass[2] $ (bptable_rtl_0_bypass[1])))) ) ) # ( !bptable_rtl_0_bypass[3] & ( (bptable_rtl_0_bypass[0] & (!bptable_rtl_0_bypass[4] & 
// (!bptable_rtl_0_bypass[2] $ (bptable_rtl_0_bypass[1])))) ) )

	.dataa(!bptable_rtl_0_bypass[0]),
	.datab(!bptable_rtl_0_bypass[4]),
	.datac(!bptable_rtl_0_bypass[2]),
	.datad(!bptable_rtl_0_bypass[1]),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~1 .extended_lut = "off";
defparam \bptable~1 .lut_mask = 64'h4004400410011001;
defparam \bptable~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N48
cyclonev_lcell_comb \bptable~11 (
// Equation(s):
// \bptable~11_combout  = ( \bptable~0_combout  & ( (\bptable~1_combout  & \bptable~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~1_combout ),
	.datad(!\bptable~2_combout ),
	.datae(gnd),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~11 .extended_lut = "off";
defparam \bptable~11 .lut_mask = 64'h00000000000F000F;
defparam \bptable~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N21
cyclonev_lcell_comb \bptable_rtl_0_bypass[33]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[33]~feeder_combout  = ( pcgood_W[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[33]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N22
dffeas \bptable_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \bptable~21 (
// Equation(s):
// \bptable~21_combout  = ( bptable_rtl_0_bypass[33] & ( (\bptable_rtl_0|auto_generated|ram_block1a16 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[33] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a16 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~21 .extended_lut = "off";
defparam \bptable~21 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N38
dffeas \pcpred_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[16] .is_wysiwyg = "true";
defparam \pcpred_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y9_N40
dffeas \pcpred_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N39
cyclonev_lcell_comb \pcpred_M[16]~feeder (
// Equation(s):
// \pcpred_M[16]~feeder_combout  = ( pcpred_A[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[16]~feeder .extended_lut = "off";
defparam \pcpred_M[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N41
dffeas \pcpred_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[16] .is_wysiwyg = "true";
defparam \pcpred_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N52
dffeas \pcpred_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[14] .is_wysiwyg = "true";
defparam \pcpred_D[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N25
dffeas \pcpred_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N32
dffeas \pcpred_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[14] .is_wysiwyg = "true";
defparam \pcpred_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \pcgood_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[16]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[16] .is_wysiwyg = "true";
defparam \pcgood_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N18
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( pcgood_M[14] & ( pcgood_M[16] & ( (!pcpred_M[16]) # (!pcpred_M[14]) ) ) ) # ( !pcgood_M[14] & ( pcgood_M[16] & ( (!pcpred_M[16]) # (pcpred_M[14]) ) ) ) # ( pcgood_M[14] & ( !pcgood_M[16] & ( (!pcpred_M[14]) # (pcpred_M[16]) ) ) ) # 
// ( !pcgood_M[14] & ( !pcgood_M[16] & ( (pcpred_M[14]) # (pcpred_M[16]) ) ) )

	.dataa(gnd),
	.datab(!pcpred_M[16]),
	.datac(gnd),
	.datad(!pcpred_M[14]),
	.datae(!pcgood_M[14]),
	.dataf(!pcgood_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h33FFFF33CCFFFFCC;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N7
dffeas \pcpred_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[11] .is_wysiwyg = "true";
defparam \pcpred_D[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N10
dffeas \pcpred_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N53
dffeas \pcpred_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[11] .is_wysiwyg = "true";
defparam \pcpred_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N4
dffeas \bptable_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N51
cyclonev_lcell_comb \bptable~12 (
// Equation(s):
// \bptable~12_combout  = ( \bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a10  & ( bptable_rtl_0_bypass[27] ) ) ) # ( !\bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a10  ) ) # ( \bptable~11_combout  & ( 
// !\bptable_rtl_0|auto_generated|ram_block1a10  & ( bptable_rtl_0_bypass[27] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bptable_rtl_0_bypass[27]),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~12 .extended_lut = "off";
defparam \bptable~12 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \bptable~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N52
dffeas \pcpred_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[10] .is_wysiwyg = "true";
defparam \pcpred_D[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N40
dffeas \pcpred_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \pcpred_M[10]~feeder (
// Equation(s):
// \pcpred_M[10]~feeder_combout  = ( pcpred_A[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[10]~feeder .extended_lut = "off";
defparam \pcpred_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \pcpred_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[10] .is_wysiwyg = "true";
defparam \pcpred_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N10
dffeas \pcpred_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[9] .is_wysiwyg = "true";
defparam \pcpred_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y7_N10
dffeas \pcpred_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N41
dffeas \pcpred_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[9] .is_wysiwyg = "true";
defparam \pcpred_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N32
dffeas \pcgood_M[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[11]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_M[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[11]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_M[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = ( \pcgood_M[9]~DUPLICATE_q  & ( \pcgood_M[11]~DUPLICATE_q  & ( (pcpred_M[11] & (pcpred_M[9] & (!pcpred_M[10] $ (\pcgood_M[10]~DUPLICATE_q )))) ) ) ) # ( !\pcgood_M[9]~DUPLICATE_q  & ( \pcgood_M[11]~DUPLICATE_q  & ( (pcpred_M[11] & 
// (!pcpred_M[9] & (!pcpred_M[10] $ (\pcgood_M[10]~DUPLICATE_q )))) ) ) ) # ( \pcgood_M[9]~DUPLICATE_q  & ( !\pcgood_M[11]~DUPLICATE_q  & ( (!pcpred_M[11] & (pcpred_M[9] & (!pcpred_M[10] $ (\pcgood_M[10]~DUPLICATE_q )))) ) ) ) # ( !\pcgood_M[9]~DUPLICATE_q  
// & ( !\pcgood_M[11]~DUPLICATE_q  & ( (!pcpred_M[11] & (!pcpred_M[9] & (!pcpred_M[10] $ (\pcgood_M[10]~DUPLICATE_q )))) ) ) )

	.dataa(!pcpred_M[11]),
	.datab(!pcpred_M[10]),
	.datac(!\pcgood_M[10]~DUPLICATE_q ),
	.datad(!pcpred_M[9]),
	.datae(!\pcgood_M[9]~DUPLICATE_q ),
	.dataf(!\pcgood_M[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~7 .extended_lut = "off";
defparam \Equal2~7 .lut_mask = 64'h8200008241000041;
defparam \Equal2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N16
dffeas \pcpred_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[17] .is_wysiwyg = "true";
defparam \pcpred_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N19
dffeas \pcpred_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N29
dffeas \pcpred_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[17] .is_wysiwyg = "true";
defparam \pcpred_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N40
dffeas \pcpred_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[15] .is_wysiwyg = "true";
defparam \pcpred_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N31
dffeas \pcpred_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N26
dffeas \pcpred_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[15] .is_wysiwyg = "true";
defparam \pcpred_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N32
dffeas \pcgood_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[15] .is_wysiwyg = "true";
defparam \pcgood_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N24
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( pcpred_M[15] & ( pcgood_M[15] & ( !pcpred_M[17] $ (!pcgood_M[17]) ) ) ) # ( !pcpred_M[15] & ( pcgood_M[15] ) ) # ( pcpred_M[15] & ( !pcgood_M[15] ) ) # ( !pcpred_M[15] & ( !pcgood_M[15] & ( !pcpred_M[17] $ (!pcgood_M[17]) ) ) )

	.dataa(!pcpred_M[17]),
	.datab(gnd),
	.datac(!pcgood_M[17]),
	.datad(gnd),
	.datae(!pcpred_M[15]),
	.dataf(!pcgood_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h5A5AFFFFFFFF5A5A;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N47
dffeas \pcpred_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[7] .is_wysiwyg = "true";
defparam \pcpred_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N44
dffeas \pcpred_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N8
dffeas \pcpred_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[7] .is_wysiwyg = "true";
defparam \pcpred_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \pcpred_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[6] .is_wysiwyg = "true";
defparam \pcpred_D[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N36
cyclonev_lcell_comb \pcpred_A[6]~feeder (
// Equation(s):
// \pcpred_A[6]~feeder_combout  = ( pcpred_D[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_D[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[6]~feeder .extended_lut = "off";
defparam \pcpred_A[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_A[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N38
dffeas \pcpred_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \pcpred_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[6] .is_wysiwyg = "true";
defparam \pcpred_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N46
dffeas \bptable_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N21
cyclonev_lcell_comb \bptable~10 (
// Equation(s):
// \bptable~10_combout  = ( \bptable~2_combout  & ( \bptable~0_combout  & ( (!\bptable~1_combout  & ((\bptable_rtl_0|auto_generated|ram_block1a8 ))) # (\bptable~1_combout  & (bptable_rtl_0_bypass[25])) ) ) ) # ( !\bptable~2_combout  & ( \bptable~0_combout  & 
// ( \bptable_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( \bptable~2_combout  & ( !\bptable~0_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\bptable~2_combout  & ( !\bptable~0_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a8  ) 
// ) )

	.dataa(!bptable_rtl_0_bypass[25]),
	.datab(gnd),
	.datac(!\bptable~1_combout ),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\bptable~2_combout ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~10 .extended_lut = "off";
defparam \bptable~10 .lut_mask = 64'h00FF00FF00FF05F5;
defparam \bptable~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N22
dffeas \pcpred_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[8] .is_wysiwyg = "true";
defparam \pcpred_D[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N15
cyclonev_lcell_comb \pcpred_A[8]~feeder (
// Equation(s):
// \pcpred_A[8]~feeder_combout  = ( pcpred_D[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_D[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[8]~feeder .extended_lut = "off";
defparam \pcpred_A[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_A[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N17
dffeas \pcpred_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N39
cyclonev_lcell_comb \pcpred_M[8]~feeder (
// Equation(s):
// \pcpred_M[8]~feeder_combout  = ( pcpred_A[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[8]~feeder .extended_lut = "off";
defparam \pcpred_M[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N41
dffeas \pcpred_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[8] .is_wysiwyg = "true";
defparam \pcpred_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( pcpred_M[8] & ( pcgood_M[6] & ( (pcgood_M[8] & (pcpred_M[6] & (!pcpred_M[7] $ (pcgood_M[7])))) ) ) ) # ( !pcpred_M[8] & ( pcgood_M[6] & ( (!pcgood_M[8] & (pcpred_M[6] & (!pcpred_M[7] $ (pcgood_M[7])))) ) ) ) # ( pcpred_M[8] & ( 
// !pcgood_M[6] & ( (pcgood_M[8] & (!pcpred_M[6] & (!pcpred_M[7] $ (pcgood_M[7])))) ) ) ) # ( !pcpred_M[8] & ( !pcgood_M[6] & ( (!pcgood_M[8] & (!pcpred_M[6] & (!pcpred_M[7] $ (pcgood_M[7])))) ) ) )

	.dataa(!pcgood_M[8]),
	.datab(!pcpred_M[7]),
	.datac(!pcpred_M[6]),
	.datad(!pcgood_M[7]),
	.datae(!pcpred_M[8]),
	.dataf(!pcgood_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h8020401008020401;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N31
dffeas \pcpred_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[12] .is_wysiwyg = "true";
defparam \pcpred_D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N35
dffeas \pcpred_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N35
dffeas \pcpred_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[12] .is_wysiwyg = "true";
defparam \pcpred_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N29
dffeas \pcpred_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[13] .is_wysiwyg = "true";
defparam \pcpred_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N43
dffeas \pcpred_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N36
cyclonev_lcell_comb \pcpred_M[13]~feeder (
// Equation(s):
// \pcpred_M[13]~feeder_combout  = ( pcpred_A[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_M[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_M[13]~feeder .extended_lut = "off";
defparam \pcpred_M[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_M[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N38
dffeas \pcpred_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_M[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[13] .is_wysiwyg = "true";
defparam \pcpred_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N8
dffeas \pcgood_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[13]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[13] .is_wysiwyg = "true";
defparam \pcgood_M[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( pcgood_M[12] & ( pcgood_M[13] & ( (pcpred_M[12] & pcpred_M[13]) ) ) ) # ( !pcgood_M[12] & ( pcgood_M[13] & ( (!pcpred_M[12] & pcpred_M[13]) ) ) ) # ( pcgood_M[12] & ( !pcgood_M[13] & ( (pcpred_M[12] & !pcpred_M[13]) ) ) ) # ( 
// !pcgood_M[12] & ( !pcgood_M[13] & ( (!pcpred_M[12] & !pcpred_M[13]) ) ) )

	.dataa(!pcpred_M[12]),
	.datab(gnd),
	.datac(!pcpred_M[13]),
	.datad(gnd),
	.datae(!pcgood_M[12]),
	.dataf(!pcgood_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'hA0A050500A0A0505;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N9
cyclonev_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = ( \Equal2~6_combout  & ( \Equal2~3_combout  & ( (!\Equal2~5_combout  & (\Equal2~7_combout  & !\Equal2~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal2~5_combout ),
	.datac(!\Equal2~7_combout ),
	.datad(!\Equal2~4_combout ),
	.datae(!\Equal2~6_combout ),
	.dataf(!\Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~8 .extended_lut = "off";
defparam \Equal2~8 .lut_mask = 64'h0000000000000C00;
defparam \Equal2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N1
dffeas \pcgood_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_A[10]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_M[10] .is_wysiwyg = "true";
defparam \pcgood_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y9_N0
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( pcgood_M[10] & ( \bptable~12_combout  ) ) # ( !pcgood_M[10] & ( \bptable~12_combout  & ( ((\Equal2~8_combout  & (\Equal2~14_combout  & \Equal2~2_combout ))) # (\flushed_M~q ) ) ) ) # ( pcgood_M[10] & ( !\bptable~12_combout  & ( 
// (!\flushed_M~q  & ((!\Equal2~8_combout ) # ((!\Equal2~14_combout ) # (!\Equal2~2_combout )))) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~q ),
	.datad(!\Equal2~2_combout ),
	.datae(!pcgood_M[10]),
	.dataf(!\bptable~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N1
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC[13] & ( !PC[14] & ( (!PC[10] & (!PC[11] & (!PC[15] & !PC[12]))) ) ) )

	.dataa(!PC[10]),
	.datab(!PC[11]),
	.datac(!PC[15]),
	.datad(!PC[12]),
	.datae(!PC[13]),
	.dataf(!PC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h8000000000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (((!\PC[7]~DUPLICATE_q  & !PC[3]))))) # (PC[2] & ((!PC[3]) # ((\PC[7]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( !PC[3] $ 
// (((!PC[2]) # (!\PC[7]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (((PC[3])))) # (\PC[4]~DUPLICATE_q  & (PC[2] & (!\PC[7]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  
// & ( (!\PC[7]~DUPLICATE_q  & (PC[3] & (!PC[2] $ (\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & ((!PC[2] & (\PC[4]~DUPLICATE_q )) # (PC[2] & ((PC[3]))))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h029704F041BE7DA1;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N36
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[2] & ( (!PC[3] & ((!\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[5])) # (\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[5])))) # (PC[3] & (((!\PC[6]~DUPLICATE_q )))) ) ) # ( !PC[2] & ( (!PC[3] & (((!PC[5])))) # (PC[3] & 
// ((!\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[5])) # (\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q )))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'hDE10DE1034B034B0;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N9
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~44_combout  & ( \imem~45_combout  & ( (\imem~2_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (!\PC[7]~DUPLICATE_q  & !PC[8])))) ) ) ) # ( !\imem~44_combout  & ( \imem~45_combout  & ( (\imem~2_combout  & (!\PC[7]~DUPLICATE_q  & 
// (PC[9] & !PC[8]))) ) ) ) # ( \imem~44_combout  & ( !\imem~45_combout  & ( (\imem~2_combout  & (!PC[9] & PC[8])) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(!\imem~44_combout ),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0000005004000450;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N10
dffeas \inst_D[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[29]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N18
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( !\inst_D[27]~DUPLICATE_q  & ( inst_D[28] & ( (\inst_D[29]~DUPLICATE_q  & (!\inst_D[26]~DUPLICATE_q  & (!\inst_D[30]~DUPLICATE_q  & !\inst_D[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_D[29]~DUPLICATE_q ),
	.datab(!\inst_D[26]~DUPLICATE_q ),
	.datac(!\inst_D[30]~DUPLICATE_q ),
	.datad(!\inst_D[31]~DUPLICATE_q ),
	.datae(!\inst_D[27]~DUPLICATE_q ),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h0000000040000000;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N20
dffeas selpcplus_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_A.is_wysiwyg = "true";
defparam selpcplus_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N9
cyclonev_lcell_comb \stall_D~7 (
// Equation(s):
// \stall_D~7_combout  = ( !\selaluout_A~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\selpcplus_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\selpcplus_A~q ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~7 .extended_lut = "off";
defparam \stall_D~7 .lut_mask = 64'h0F000F0000000000;
defparam \stall_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N54
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Equal2~2_combout  & ( (pcgood_M[8] & (!\flushed_M~DUPLICATE_q  & ((!\Equal2~14_combout ) # (!\Equal2~8_combout )))) ) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( 
// \Equal2~2_combout  ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\Equal2~2_combout  & ( (pcgood_M[8] & !\flushed_M~DUPLICATE_q ) ) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\Equal2~2_combout  ) )

	.dataa(!pcgood_M[8]),
	.datab(!\Equal2~14_combout ),
	.datac(!\flushed_M~DUPLICATE_q ),
	.datad(!\Equal2~8_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'hFFFF5050FFFF5040;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N39
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \bptable~10_combout  & ( \PC~8_combout  ) ) # ( !\bptable~10_combout  & ( \PC~8_combout  ) ) # ( \bptable~10_combout  & ( !\PC~8_combout  & ( (\flush_A~combout  & (((!\stall_D~7_combout ) # (!\stall_D~5_combout )) # (\PC[8]~DUPLICATE_q 
// ))) ) ) ) # ( !\bptable~10_combout  & ( !\PC~8_combout  & ( (\PC[8]~DUPLICATE_q  & (\stall_D~7_combout  & (\flush_A~combout  & \stall_D~5_combout ))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\stall_D~7_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\stall_D~5_combout ),
	.datae(!\bptable~10_combout ),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h00010F0DFFFFFFFF;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N47
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N18
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[2])))) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (((!PC[5] & !\PC[7]~DUPLICATE_q ))))) ) ) ) # ( 
// PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & ((!\PC[4]~DUPLICATE_q  & ((!PC[2]))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & PC[2])))) ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) 
// # (\PC[7]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & PC[2])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0883500478004004;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N15
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( \imem~83_combout  & ( ((!\imem~2_combout ) # ((!PC[9]) # (\imem~82_combout ))) # (\PC[8]~DUPLICATE_q ) ) ) # ( !\imem~83_combout  & ( (!\imem~2_combout ) # ((!\PC[8]~DUPLICATE_q  & ((!PC[9]) # (\imem~82_combout ))) # 
// (\PC[8]~DUPLICATE_q  & (PC[9]))) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~2_combout ),
	.datac(!PC[9]),
	.datad(!\imem~82_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'hEDEFEDEFFDFFFDFF;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N16
dffeas \inst_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[9] .is_wysiwyg = "true";
defparam \inst_D[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \Decoder1~0_combout  & ( inst_D[9] ) ) # ( !\Decoder1~0_combout  & ( inst_D[15] ) )

	.dataa(!inst_D[9]),
	.datab(gnd),
	.datac(!inst_D[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \wregno_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[1] .is_wysiwyg = "true";
defparam \wregno_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \wregno_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[1] .is_wysiwyg = "true";
defparam \wregno_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N46
dffeas \wregno_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[1] .is_wysiwyg = "true";
defparam \wregno_W[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N54
cyclonev_lcell_comb \forw2W_D~0 (
// Equation(s):
// \forw2W_D~0_combout  = ( wregno_W[0] & ( (inst_D[14] & (!wregno_W[1] $ (inst_D[15]))) ) ) # ( !wregno_W[0] & ( (!inst_D[14] & (!wregno_W[1] $ (inst_D[15]))) ) )

	.dataa(gnd),
	.datab(!wregno_W[1]),
	.datac(!inst_D[14]),
	.datad(!inst_D[15]),
	.datae(gnd),
	.dataf(!wregno_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~0 .extended_lut = "off";
defparam \forw2W_D~0 .lut_mask = 64'hC030C0300C030C03;
defparam \forw2W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N12
cyclonev_lcell_comb \forw2W_D~1 (
// Equation(s):
// \forw2W_D~1_combout  = ( inst_D[19] & ( (wregno_W[5] & (!wregno_W[4] $ (inst_D[18]))) ) ) # ( !inst_D[19] & ( (!wregno_W[5] & (!wregno_W[4] $ (inst_D[18]))) ) )

	.dataa(!wregno_W[4]),
	.datab(!wregno_W[5]),
	.datac(!inst_D[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~1 .extended_lut = "off";
defparam \forw2W_D~1 .lut_mask = 64'h8484848421212121;
defparam \forw2W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb forw2W_D(
// Equation(s):
// \forw2W_D~combout  = ( inst_D[16] & ( \wrreg_W~q  & ( (\forw2W_D~0_combout  & (\forw2W_D~1_combout  & (!wregno_W[3] & wregno_W[2]))) ) ) ) # ( !inst_D[16] & ( \wrreg_W~q  & ( (\forw2W_D~0_combout  & (\forw2W_D~1_combout  & (!wregno_W[3] & !wregno_W[2]))) 
// ) ) )

	.dataa(!\forw2W_D~0_combout ),
	.datab(!\forw2W_D~1_combout ),
	.datac(!wregno_W[3]),
	.datad(!wregno_W[2]),
	.datae(!inst_D[16]),
	.dataf(!\wrreg_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2W_D.extended_lut = "off";
defparam forw2W_D.lut_mask = 64'h0000000010000010;
defparam forw2W_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N44
dffeas \regs_rtl_1_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N5
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N42
cyclonev_lcell_comb \regval2_D[2]~149 (
// Equation(s):
// \regval2_D[2]~149_combout  = ( !\regs~33DUPLICATE_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~36_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (result_W[2])) ) ) # ( \regs~33DUPLICATE_q  & ( 
// (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a2 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (result_W[2])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[2]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!regs_rtl_1_bypass[15]),
	.datae(!\regs~33DUPLICATE_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~36_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~149 .extended_lut = "on";
defparam \regval2_D[2]~149 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[2]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \regval2_D[2]~9 (
// Equation(s):
// \regval2_D[2]~9_combout  = ( alufunc_A[5] & ( \Selector29~1_combout  & ( (\forw2A_D~combout  & ((pcplus_A[2]) # (\selaluout_A~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[5] & ( \Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & 
// \forw2A_D~combout )) ) ) ) # ( alufunc_A[5] & ( !\Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & \forw2A_D~combout )) ) ) ) # ( !alufunc_A[5] & ( !\Selector29~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[2] & 
// \forw2A_D~combout )) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[2]),
	.datac(!\forw2A_D~combout ),
	.datad(gnd),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~9 .extended_lut = "off";
defparam \regval2_D[2]~9 .lut_mask = 64'h0202020202020707;
defparam \regval2_D[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \regval2_D[2]~10 (
// Equation(s):
// \regval2_D[2]~10_combout  = ( \forw2M_D~combout  & ( \result_M[2]~117_combout  & ( (!\forw2A_D~combout ) # (\regval2_D[2]~9_combout ) ) ) ) # ( !\forw2M_D~combout  & ( \result_M[2]~117_combout  & ( ((\regval2_D[2]~149_combout  & !\forw2A_D~combout )) # 
// (\regval2_D[2]~9_combout ) ) ) ) # ( \forw2M_D~combout  & ( !\result_M[2]~117_combout  & ( \regval2_D[2]~9_combout  ) ) ) # ( !\forw2M_D~combout  & ( !\result_M[2]~117_combout  & ( ((\regval2_D[2]~149_combout  & !\forw2A_D~combout )) # 
// (\regval2_D[2]~9_combout ) ) ) )

	.dataa(!\regval2_D[2]~149_combout ),
	.datab(gnd),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[2]~9_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\result_M[2]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~10 .extended_lut = "off";
defparam \regval2_D[2]~10 .lut_mask = 64'h50FF00FF50FFF0FF;
defparam \regval2_D[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N13
dffeas \regval2_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[2]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[2] .is_wysiwyg = "true";
defparam \regval2_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N35
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N53
dffeas \hexes|hdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[2] .is_wysiwyg = "true";
defparam \hexes|hdata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \hexes|ss0|OUT~0 (
// Equation(s):
// \hexes|ss0|OUT~0_combout  = ( \hexes|hdata [1] & ( (!\hexes|hdata [2] & (\hexes|hdata [0] & \hexes|hdata [3])) ) ) # ( !\hexes|hdata [1] & ( (!\hexes|hdata [2] & (\hexes|hdata [0] & !\hexes|hdata [3])) # (\hexes|hdata [2] & (!\hexes|hdata [0] $ 
// (\hexes|hdata [3]))) ) )

	.dataa(!\hexes|hdata [2]),
	.datab(gnd),
	.datac(!\hexes|hdata [0]),
	.datad(!\hexes|hdata [3]),
	.datae(gnd),
	.dataf(!\hexes|hdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~0 .extended_lut = "off";
defparam \hexes|ss0|OUT~0 .lut_mask = 64'h5A055A05000A000A;
defparam \hexes|ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y0_N61
dffeas \hexes|hdata5[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[0] .is_wysiwyg = "true";
defparam \hexes|hdata5[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \hexes|ss0|OUT~1 (
// Equation(s):
// \hexes|ss0|OUT~1_combout  = ( \hexes|hdata [1] & ( (!\hexes|hdata [0] & (\hexes|hdata [2])) # (\hexes|hdata [0] & ((\hexes|hdata [3]))) ) ) # ( !\hexes|hdata [1] & ( (\hexes|hdata [2] & (!\hexes|hdata [0] $ (!\hexes|hdata [3]))) ) )

	.dataa(!\hexes|hdata [2]),
	.datab(!\hexes|hdata [0]),
	.datac(gnd),
	.datad(!\hexes|hdata [3]),
	.datae(gnd),
	.dataf(!\hexes|hdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~1 .extended_lut = "off";
defparam \hexes|ss0|OUT~1 .lut_mask = 64'h1144114444774477;
defparam \hexes|ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X51_Y0_N44
dffeas \hexes|hdata5[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[1] .is_wysiwyg = "true";
defparam \hexes|hdata5[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \hexes|ss0|OUT~2 (
// Equation(s):
// \hexes|ss0|OUT~2_combout  = ( \hexes|hdata [0] & ( (\hexes|hdata [2] & (\hexes|hdata [1] & \hexes|hdata [3])) ) ) # ( !\hexes|hdata [0] & ( (!\hexes|hdata [2] & (\hexes|hdata [1] & !\hexes|hdata [3])) # (\hexes|hdata [2] & ((\hexes|hdata [3]))) ) )

	.dataa(!\hexes|hdata [2]),
	.datab(gnd),
	.datac(!\hexes|hdata [1]),
	.datad(!\hexes|hdata [3]),
	.datae(gnd),
	.dataf(!\hexes|hdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~2 .extended_lut = "off";
defparam \hexes|ss0|OUT~2 .lut_mask = 64'h0A550A5500050005;
defparam \hexes|ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X48_Y0_N84
dffeas \hexes|hdata5[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[2] .is_wysiwyg = "true";
defparam \hexes|hdata5[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \hexes|ss0|OUT~3 (
// Equation(s):
// \hexes|ss0|OUT~3_combout  = ( \hexes|hdata [0] & ( (!\hexes|hdata [1] & (!\hexes|hdata [2] & !\hexes|hdata [3])) # (\hexes|hdata [1] & (\hexes|hdata [2])) ) ) # ( !\hexes|hdata [0] & ( (!\hexes|hdata [1] & (\hexes|hdata [2] & !\hexes|hdata [3])) # 
// (\hexes|hdata [1] & (!\hexes|hdata [2] & \hexes|hdata [3])) ) )

	.dataa(!\hexes|hdata [1]),
	.datab(gnd),
	.datac(!\hexes|hdata [2]),
	.datad(!\hexes|hdata [3]),
	.datae(gnd),
	.dataf(!\hexes|hdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~3 .extended_lut = "off";
defparam \hexes|ss0|OUT~3 .lut_mask = 64'h0A500A50A505A505;
defparam \hexes|ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X50_Y0_N44
dffeas \hexes|hdata5[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[3] .is_wysiwyg = "true";
defparam \hexes|hdata5[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \hexes|ss0|OUT~4 (
// Equation(s):
// \hexes|ss0|OUT~4_combout  = ( \hexes|hdata [1] & ( (\hexes|hdata [0] & !\hexes|hdata [3]) ) ) # ( !\hexes|hdata [1] & ( (!\hexes|hdata [2] & (\hexes|hdata [0])) # (\hexes|hdata [2] & ((!\hexes|hdata [3]))) ) )

	.dataa(!\hexes|hdata [2]),
	.datab(!\hexes|hdata [0]),
	.datac(gnd),
	.datad(!\hexes|hdata [3]),
	.datae(gnd),
	.dataf(!\hexes|hdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~4 .extended_lut = "off";
defparam \hexes|ss0|OUT~4 .lut_mask = 64'h7722772233003300;
defparam \hexes|ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X48_Y0_N101
dffeas \hexes|hdata5[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[4] .is_wysiwyg = "true";
defparam \hexes|hdata5[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \hexes|ss0|OUT~5 (
// Equation(s):
// \hexes|ss0|OUT~5_combout  = ( \hexes|hdata [1] & ( (!\hexes|hdata [3] & ((!\hexes|hdata [2]) # (\hexes|hdata [0]))) ) ) # ( !\hexes|hdata [1] & ( (\hexes|hdata [0] & (!\hexes|hdata [2] $ (\hexes|hdata [3]))) ) )

	.dataa(!\hexes|hdata [2]),
	.datab(!\hexes|hdata [0]),
	.datac(!\hexes|hdata [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~5 .extended_lut = "off";
defparam \hexes|ss0|OUT~5 .lut_mask = 64'h21212121B0B0B0B0;
defparam \hexes|ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X50_Y0_N61
dffeas \hexes|hdata5[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[5] .is_wysiwyg = "true";
defparam \hexes|hdata5[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \hexes|ss0|OUT~6 (
// Equation(s):
// \hexes|ss0|OUT~6_combout  = ( \hexes|hdata [1] & ( (!\hexes|hdata [3] & (\hexes|hdata [2] & \hexes|hdata [0])) ) ) # ( !\hexes|hdata [1] & ( (!\hexes|hdata [3] & (!\hexes|hdata [2])) # (\hexes|hdata [3] & (\hexes|hdata [2] & !\hexes|hdata [0])) ) )

	.dataa(!\hexes|hdata [3]),
	.datab(gnd),
	.datac(!\hexes|hdata [2]),
	.datad(!\hexes|hdata [0]),
	.datae(gnd),
	.dataf(!\hexes|hdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss0|OUT~6 .extended_lut = "off";
defparam \hexes|ss0|OUT~6 .lut_mask = 64'hA5A0A5A0000A000A;
defparam \hexes|ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X46_Y0_N44
dffeas \hexes|hdata5[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss0|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata5[6] .is_wysiwyg = "true";
defparam \hexes|hdata5[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \hexes|ss1|OUT~0 (
// Equation(s):
// \hexes|ss1|OUT~0_combout  = ( \hexes|hdata [5] & ( (!\hexes|hdata [6] & (\hexes|hdata [7] & \hexes|hdata [4])) ) ) # ( !\hexes|hdata [5] & ( (!\hexes|hdata [6] & (!\hexes|hdata [7] & \hexes|hdata [4])) # (\hexes|hdata [6] & (!\hexes|hdata [7] $ 
// (\hexes|hdata [4]))) ) )

	.dataa(!\hexes|hdata [6]),
	.datab(gnd),
	.datac(!\hexes|hdata [7]),
	.datad(!\hexes|hdata [4]),
	.datae(gnd),
	.dataf(!\hexes|hdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~0 .extended_lut = "off";
defparam \hexes|ss1|OUT~0 .lut_mask = 64'h50A550A5000A000A;
defparam \hexes|ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X44_Y0_N44
dffeas \hexes|hdata4[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[0] .is_wysiwyg = "true";
defparam \hexes|hdata4[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \hexes|ss1|OUT~1 (
// Equation(s):
// \hexes|ss1|OUT~1_combout  = ( \hexes|hdata [4] & ( (!\hexes|hdata [5] & (\hexes|hdata [6] & !\hexes|hdata [7])) # (\hexes|hdata [5] & ((\hexes|hdata [7]))) ) ) # ( !\hexes|hdata [4] & ( (\hexes|hdata [6] & ((\hexes|hdata [7]) # (\hexes|hdata [5]))) ) )

	.dataa(!\hexes|hdata [6]),
	.datab(gnd),
	.datac(!\hexes|hdata [5]),
	.datad(!\hexes|hdata [7]),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~1 .extended_lut = "off";
defparam \hexes|ss1|OUT~1 .lut_mask = 64'h05550555500F500F;
defparam \hexes|ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N101
dffeas \hexes|hdata4[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[1] .is_wysiwyg = "true";
defparam \hexes|hdata4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \hexes|ss1|OUT~2 (
// Equation(s):
// \hexes|ss1|OUT~2_combout  = ( \hexes|hdata [4] & ( (\hexes|hdata [7] & (\hexes|hdata [5] & \hexes|hdata [6])) ) ) # ( !\hexes|hdata [4] & ( (!\hexes|hdata [7] & (\hexes|hdata [5] & !\hexes|hdata [6])) # (\hexes|hdata [7] & ((\hexes|hdata [6]))) ) )

	.dataa(!\hexes|hdata [7]),
	.datab(!\hexes|hdata [5]),
	.datac(gnd),
	.datad(!\hexes|hdata [6]),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~2 .extended_lut = "off";
defparam \hexes|ss1|OUT~2 .lut_mask = 64'h2255225500110011;
defparam \hexes|ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X44_Y0_N61
dffeas \hexes|hdata4[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[2] .is_wysiwyg = "true";
defparam \hexes|hdata4[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \hexes|ss1|OUT~3 (
// Equation(s):
// \hexes|ss1|OUT~3_combout  = ( \hexes|hdata [4] & ( (!\hexes|hdata [5] & (!\hexes|hdata [7] & !\hexes|hdata [6])) # (\hexes|hdata [5] & ((\hexes|hdata [6]))) ) ) # ( !\hexes|hdata [4] & ( (!\hexes|hdata [7] & (!\hexes|hdata [5] & \hexes|hdata [6])) # 
// (\hexes|hdata [7] & (\hexes|hdata [5] & !\hexes|hdata [6])) ) )

	.dataa(!\hexes|hdata [7]),
	.datab(!\hexes|hdata [5]),
	.datac(!\hexes|hdata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~3 .extended_lut = "off";
defparam \hexes|ss1|OUT~3 .lut_mask = 64'h1818181883838383;
defparam \hexes|ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X43_Y0_N44
dffeas \hexes|hdata4[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[3] .is_wysiwyg = "true";
defparam \hexes|hdata4[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \hexes|ss1|OUT~4 (
// Equation(s):
// \hexes|ss1|OUT~4_combout  = ( \hexes|hdata [4] & ( (!\hexes|hdata [7]) # ((!\hexes|hdata [5] & !\hexes|hdata [6])) ) ) # ( !\hexes|hdata [4] & ( (!\hexes|hdata [7] & (!\hexes|hdata [5] & \hexes|hdata [6])) ) )

	.dataa(!\hexes|hdata [7]),
	.datab(!\hexes|hdata [5]),
	.datac(!\hexes|hdata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~4 .extended_lut = "off";
defparam \hexes|ss1|OUT~4 .lut_mask = 64'h08080808EAEAEAEA;
defparam \hexes|ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N44
dffeas \hexes|hdata4[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[4] .is_wysiwyg = "true";
defparam \hexes|hdata4[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \hexes|ss1|OUT~5 (
// Equation(s):
// \hexes|ss1|OUT~5_combout  = ( \hexes|hdata [4] & ( !\hexes|hdata [7] $ (((!\hexes|hdata [5] & \hexes|hdata [6]))) ) ) # ( !\hexes|hdata [4] & ( (!\hexes|hdata [7] & (\hexes|hdata [5] & !\hexes|hdata [6])) ) )

	.dataa(!\hexes|hdata [7]),
	.datab(!\hexes|hdata [5]),
	.datac(gnd),
	.datad(!\hexes|hdata [6]),
	.datae(gnd),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~5 .extended_lut = "off";
defparam \hexes|ss1|OUT~5 .lut_mask = 64'h22002200AA66AA66;
defparam \hexes|ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X43_Y0_N61
dffeas \hexes|hdata4[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[5] .is_wysiwyg = "true";
defparam \hexes|hdata4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \hexes|ss1|OUT~6 (
// Equation(s):
// \hexes|ss1|OUT~6_combout  = ( !\hexes|hdata [7] & ( \hexes|hdata [4] & ( !\hexes|hdata [6] $ (\hexes|hdata [5]) ) ) ) # ( \hexes|hdata [7] & ( !\hexes|hdata [4] & ( (\hexes|hdata [6] & !\hexes|hdata [5]) ) ) ) # ( !\hexes|hdata [7] & ( !\hexes|hdata [4] & 
// ( (!\hexes|hdata [6] & !\hexes|hdata [5]) ) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [6]),
	.datac(!\hexes|hdata [5]),
	.datad(gnd),
	.datae(!\hexes|hdata [7]),
	.dataf(!\hexes|hdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss1|OUT~6 .extended_lut = "off";
defparam \hexes|ss1|OUT~6 .lut_mask = 64'hC0C03030C3C30000;
defparam \hexes|ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X51_Y0_N61
dffeas \hexes|hdata4[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss1|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata4[6] .is_wysiwyg = "true";
defparam \hexes|hdata4[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \hexes|ss2|OUT~0 (
// Equation(s):
// \hexes|ss2|OUT~0_combout  = ( \hexes|hdata [11] & ( \hexes|hdata [8] & ( !\hexes|hdata [9] $ (!\hexes|hdata [10]) ) ) ) # ( !\hexes|hdata [11] & ( \hexes|hdata [8] & ( (!\hexes|hdata [9] & !\hexes|hdata [10]) ) ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata 
// [8] & ( (!\hexes|hdata [9] & \hexes|hdata [10]) ) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [9]),
	.datac(!\hexes|hdata [10]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~0 .extended_lut = "off";
defparam \hexes|ss2|OUT~0 .lut_mask = 64'h0C0C0000C0C03C3C;
defparam \hexes|ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X48_Y0_N50
dffeas \hexes|hdata3[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[0] .is_wysiwyg = "true";
defparam \hexes|hdata3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \hexes|ss2|OUT~1 (
// Equation(s):
// \hexes|ss2|OUT~1_combout  = ( \hexes|hdata [11] & ( \hexes|hdata [8] & ( \hexes|hdata [9] ) ) ) # ( !\hexes|hdata [11] & ( \hexes|hdata [8] & ( (\hexes|hdata [10] & !\hexes|hdata [9]) ) ) ) # ( \hexes|hdata [11] & ( !\hexes|hdata [8] & ( \hexes|hdata [10] 
// ) ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata [8] & ( (\hexes|hdata [10] & \hexes|hdata [9]) ) ) )

	.dataa(!\hexes|hdata [10]),
	.datab(gnd),
	.datac(!\hexes|hdata [9]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~1 .extended_lut = "off";
defparam \hexes|ss2|OUT~1 .lut_mask = 64'h0505555550500F0F;
defparam \hexes|ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N61
dffeas \hexes|hdata3[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[1] .is_wysiwyg = "true";
defparam \hexes|hdata3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \hexes|ss2|OUT~2 (
// Equation(s):
// \hexes|ss2|OUT~2_combout  = ( \hexes|hdata [8] & ( (\hexes|hdata[9]~DUPLICATE_q  & (\hexes|hdata [11] & \hexes|hdata [10])) ) ) # ( !\hexes|hdata [8] & ( (!\hexes|hdata [11] & (\hexes|hdata[9]~DUPLICATE_q  & !\hexes|hdata [10])) # (\hexes|hdata [11] & 
// ((\hexes|hdata [10]))) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata[9]~DUPLICATE_q ),
	.datac(!\hexes|hdata [11]),
	.datad(!\hexes|hdata [10]),
	.datae(gnd),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~2 .extended_lut = "off";
defparam \hexes|ss2|OUT~2 .lut_mask = 64'h300F300F00030003;
defparam \hexes|ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y0_N61
dffeas \hexes|hdata3[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[2] .is_wysiwyg = "true";
defparam \hexes|hdata3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \hexes|ss2|OUT~3 (
// Equation(s):
// \hexes|ss2|OUT~3_combout  = ( \hexes|hdata [11] & ( \hexes|hdata [8] & ( (\hexes|hdata [9] & \hexes|hdata [10]) ) ) ) # ( !\hexes|hdata [11] & ( \hexes|hdata [8] & ( !\hexes|hdata [9] $ (\hexes|hdata [10]) ) ) ) # ( \hexes|hdata [11] & ( !\hexes|hdata [8] 
// & ( (\hexes|hdata [9] & !\hexes|hdata [10]) ) ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata [8] & ( (!\hexes|hdata [9] & \hexes|hdata [10]) ) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [9]),
	.datac(!\hexes|hdata [10]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~3 .extended_lut = "off";
defparam \hexes|ss2|OUT~3 .lut_mask = 64'h0C0C3030C3C30303;
defparam \hexes|ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y0_N27
dffeas \hexes|hdata3[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[3] .is_wysiwyg = "true";
defparam \hexes|hdata3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \hexes|ss2|OUT~4 (
// Equation(s):
// \hexes|ss2|OUT~4_combout  = ( \hexes|hdata [11] & ( \hexes|hdata [8] & ( (!\hexes|hdata [10] & !\hexes|hdata [9]) ) ) ) # ( !\hexes|hdata [11] & ( \hexes|hdata [8] ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata [8] & ( (\hexes|hdata [10] & !\hexes|hdata 
// [9]) ) ) )

	.dataa(!\hexes|hdata [10]),
	.datab(gnd),
	.datac(!\hexes|hdata [9]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~4 .extended_lut = "off";
defparam \hexes|ss2|OUT~4 .lut_mask = 64'h50500000FFFFA0A0;
defparam \hexes|ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N27
dffeas \hexes|hdata3[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[4] .is_wysiwyg = "true";
defparam \hexes|hdata3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \hexes|ss2|OUT~5 (
// Equation(s):
// \hexes|ss2|OUT~5_combout  = ( \hexes|hdata [11] & ( \hexes|hdata [8] & ( (!\hexes|hdata [9] & \hexes|hdata [10]) ) ) ) # ( !\hexes|hdata [11] & ( \hexes|hdata [8] & ( (!\hexes|hdata [10]) # (\hexes|hdata [9]) ) ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata 
// [8] & ( (\hexes|hdata [9] & !\hexes|hdata [10]) ) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [9]),
	.datac(!\hexes|hdata [10]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~5 .extended_lut = "off";
defparam \hexes|ss2|OUT~5 .lut_mask = 64'h30300000F3F30C0C;
defparam \hexes|ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X46_Y0_N61
dffeas \hexes|hdata3[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[5] .is_wysiwyg = "true";
defparam \hexes|hdata3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N21
cyclonev_lcell_comb \hexes|ss2|OUT~6 (
// Equation(s):
// \hexes|ss2|OUT~6_combout  = ( !\hexes|hdata [11] & ( \hexes|hdata [8] & ( !\hexes|hdata [10] $ (\hexes|hdata [9]) ) ) ) # ( \hexes|hdata [11] & ( !\hexes|hdata [8] & ( (\hexes|hdata [10] & !\hexes|hdata [9]) ) ) ) # ( !\hexes|hdata [11] & ( !\hexes|hdata 
// [8] & ( (!\hexes|hdata [10] & !\hexes|hdata [9]) ) ) )

	.dataa(!\hexes|hdata [10]),
	.datab(gnd),
	.datac(!\hexes|hdata [9]),
	.datad(gnd),
	.datae(!\hexes|hdata [11]),
	.dataf(!\hexes|hdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss2|OUT~6 .extended_lut = "off";
defparam \hexes|ss2|OUT~6 .lut_mask = 64'hA0A05050A5A50000;
defparam \hexes|ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N84
dffeas \hexes|hdata3[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss2|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata3[6] .is_wysiwyg = "true";
defparam \hexes|hdata3[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \hexes|ss3|OUT~0 (
// Equation(s):
// \hexes|ss3|OUT~0_combout  = (!\hexes|hdata [15] & (!\hexes|hdata [13] & (!\hexes|hdata [14] $ (!\hexes|hdata [12])))) # (\hexes|hdata [15] & (\hexes|hdata [12] & (!\hexes|hdata [14] $ (!\hexes|hdata [13]))))

	.dataa(!\hexes|hdata [15]),
	.datab(!\hexes|hdata [14]),
	.datac(!\hexes|hdata [13]),
	.datad(!\hexes|hdata [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~0 .extended_lut = "off";
defparam \hexes|ss3|OUT~0 .lut_mask = 64'h2094209420942094;
defparam \hexes|ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N67
dffeas \hexes|hdata2[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[0] .is_wysiwyg = "true";
defparam \hexes|hdata2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \hexes|ss3|OUT~1 (
// Equation(s):
// \hexes|ss3|OUT~1_combout  = ( \hexes|hdata [14] & ( (!\hexes|hdata [15] & (!\hexes|hdata [13] $ (!\hexes|hdata [12]))) # (\hexes|hdata [15] & ((!\hexes|hdata [12]) # (\hexes|hdata [13]))) ) ) # ( !\hexes|hdata [14] & ( (\hexes|hdata [15] & (\hexes|hdata 
// [13] & \hexes|hdata [12])) ) )

	.dataa(!\hexes|hdata [15]),
	.datab(!\hexes|hdata [13]),
	.datac(!\hexes|hdata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~1 .extended_lut = "off";
defparam \hexes|ss3|OUT~1 .lut_mask = 64'h0101010179797979;
defparam \hexes|ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X46_Y0_N10
dffeas \hexes|hdata2[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[1] .is_wysiwyg = "true";
defparam \hexes|hdata2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \hexes|ss3|OUT~2 (
// Equation(s):
// \hexes|ss3|OUT~2_combout  = ( \hexes|hdata [13] & ( (!\hexes|hdata [15] & (!\hexes|hdata [14] & !\hexes|hdata [12])) # (\hexes|hdata [15] & (\hexes|hdata [14])) ) ) # ( !\hexes|hdata [13] & ( (\hexes|hdata [15] & (\hexes|hdata [14] & !\hexes|hdata [12])) 
// ) )

	.dataa(!\hexes|hdata [15]),
	.datab(!\hexes|hdata [14]),
	.datac(!\hexes|hdata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~2 .extended_lut = "off";
defparam \hexes|ss3|OUT~2 .lut_mask = 64'h1010101091919191;
defparam \hexes|ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N50
dffeas \hexes|hdata2[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[2] .is_wysiwyg = "true";
defparam \hexes|hdata2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \hexes|ss3|OUT~3 (
// Equation(s):
// \hexes|ss3|OUT~3_combout  = ( \hexes|hdata [14] & ( (!\hexes|hdata [13] & (!\hexes|hdata [15] & !\hexes|hdata [12])) # (\hexes|hdata [13] & ((\hexes|hdata [12]))) ) ) # ( !\hexes|hdata [14] & ( (!\hexes|hdata [15] & (!\hexes|hdata [13] & \hexes|hdata 
// [12])) # (\hexes|hdata [15] & (\hexes|hdata [13] & !\hexes|hdata [12])) ) )

	.dataa(!\hexes|hdata [15]),
	.datab(gnd),
	.datac(!\hexes|hdata [13]),
	.datad(!\hexes|hdata [12]),
	.datae(gnd),
	.dataf(!\hexes|hdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~3 .extended_lut = "off";
defparam \hexes|ss3|OUT~3 .lut_mask = 64'h05A005A0A00FA00F;
defparam \hexes|ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X46_Y0_N27
dffeas \hexes|hdata2[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[3] .is_wysiwyg = "true";
defparam \hexes|hdata2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \hexes|ss3|OUT~4 (
// Equation(s):
// \hexes|ss3|OUT~4_combout  = ( \hexes|hdata [14] & ( (!\hexes|hdata [15] & ((!\hexes|hdata [13]) # (\hexes|hdata [12]))) ) ) # ( !\hexes|hdata [14] & ( (\hexes|hdata [12] & ((!\hexes|hdata [15]) # (!\hexes|hdata [13]))) ) )

	.dataa(!\hexes|hdata [15]),
	.datab(gnd),
	.datac(!\hexes|hdata [13]),
	.datad(!\hexes|hdata [12]),
	.datae(gnd),
	.dataf(!\hexes|hdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~4 .extended_lut = "off";
defparam \hexes|ss3|OUT~4 .lut_mask = 64'h00FA00FAA0AAA0AA;
defparam \hexes|ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y0_N10
dffeas \hexes|hdata2[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[4] .is_wysiwyg = "true";
defparam \hexes|hdata2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \hexes|ss3|OUT~5 (
// Equation(s):
// \hexes|ss3|OUT~5_combout  = (!\hexes|hdata [13] & (\hexes|hdata [12] & (!\hexes|hdata [14] $ (\hexes|hdata [15])))) # (\hexes|hdata [13] & (!\hexes|hdata [15] & ((!\hexes|hdata [14]) # (\hexes|hdata [12]))))

	.dataa(!\hexes|hdata [13]),
	.datab(!\hexes|hdata [14]),
	.datac(!\hexes|hdata [15]),
	.datad(!\hexes|hdata [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~5 .extended_lut = "off";
defparam \hexes|ss3|OUT~5 .lut_mask = 64'h40D240D240D240D2;
defparam \hexes|ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X51_Y0_N10
dffeas \hexes|hdata2[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[5] .is_wysiwyg = "true";
defparam \hexes|hdata2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \hexes|ss3|OUT~6 (
// Equation(s):
// \hexes|ss3|OUT~6_combout  = (!\hexes|hdata [12] & (!\hexes|hdata [13] & (!\hexes|hdata [14] $ (\hexes|hdata [15])))) # (\hexes|hdata [12] & (!\hexes|hdata [15] & (!\hexes|hdata [13] $ (\hexes|hdata [14]))))

	.dataa(!\hexes|hdata [13]),
	.datab(!\hexes|hdata [14]),
	.datac(!\hexes|hdata [12]),
	.datad(!\hexes|hdata [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss3|OUT~6 .extended_lut = "off";
defparam \hexes|ss3|OUT~6 .lut_mask = 64'h8920892089208920;
defparam \hexes|ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X51_Y0_N27
dffeas \hexes|hdata2[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss3|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata2[6] .is_wysiwyg = "true";
defparam \hexes|hdata2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N9
cyclonev_lcell_comb \hexes|ss4|OUT~0 (
// Equation(s):
// \hexes|ss4|OUT~0_combout  = ( \hexes|hdata [16] & ( (!\hexes|hdata [19] & (!\hexes|hdata [17] & !\hexes|hdata [18])) # (\hexes|hdata [19] & (!\hexes|hdata [17] $ (!\hexes|hdata [18]))) ) ) # ( !\hexes|hdata [16] & ( (!\hexes|hdata [19] & (!\hexes|hdata 
// [17] & \hexes|hdata [18])) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [19]),
	.datac(!\hexes|hdata [17]),
	.datad(!\hexes|hdata [18]),
	.datae(gnd),
	.dataf(!\hexes|hdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~0 .extended_lut = "off";
defparam \hexes|ss4|OUT~0 .lut_mask = 64'h00C000C0C330C330;
defparam \hexes|ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y0_N44
dffeas \hexes|hdata1[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[0] .is_wysiwyg = "true";
defparam \hexes|hdata1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \hexes|ss4|OUT~1 (
// Equation(s):
// \hexes|ss4|OUT~1_combout  = ( \hexes|hdata [16] & ( (!\hexes|hdata [17] & (\hexes|hdata [18] & !\hexes|hdata [19])) # (\hexes|hdata [17] & ((\hexes|hdata [19]))) ) ) # ( !\hexes|hdata [16] & ( (\hexes|hdata [18] & ((\hexes|hdata [19]) # (\hexes|hdata 
// [17]))) ) )

	.dataa(!\hexes|hdata [18]),
	.datab(!\hexes|hdata [17]),
	.datac(!\hexes|hdata [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~1 .extended_lut = "off";
defparam \hexes|ss4|OUT~1 .lut_mask = 64'h1515151543434343;
defparam \hexes|ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X48_Y0_N67
dffeas \hexes|hdata1[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[1] .is_wysiwyg = "true";
defparam \hexes|hdata1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \hexes|ss4|OUT~2 (
// Equation(s):
// \hexes|ss4|OUT~2_combout  = ( \hexes|hdata [16] & ( (\hexes|hdata [18] & (\hexes|hdata [17] & \hexes|hdata [19])) ) ) # ( !\hexes|hdata [16] & ( (!\hexes|hdata [18] & (\hexes|hdata [17] & !\hexes|hdata [19])) # (\hexes|hdata [18] & ((\hexes|hdata [19]))) 
// ) )

	.dataa(!\hexes|hdata [18]),
	.datab(!\hexes|hdata [17]),
	.datac(!\hexes|hdata [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~2 .extended_lut = "off";
defparam \hexes|ss4|OUT~2 .lut_mask = 64'h2525252501010101;
defparam \hexes|ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X44_Y0_N27
dffeas \hexes|hdata1[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[2] .is_wysiwyg = "true";
defparam \hexes|hdata1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \hexes|ss4|OUT~3 (
// Equation(s):
// \hexes|ss4|OUT~3_combout  = ( \hexes|hdata [16] & ( (!\hexes|hdata [17] & (!\hexes|hdata [18] & !\hexes|hdata [19])) # (\hexes|hdata [17] & (\hexes|hdata [18])) ) ) # ( !\hexes|hdata [16] & ( (!\hexes|hdata [17] & (\hexes|hdata [18] & !\hexes|hdata [19])) 
// # (\hexes|hdata [17] & (!\hexes|hdata [18] & \hexes|hdata [19])) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [17]),
	.datac(!\hexes|hdata [18]),
	.datad(!\hexes|hdata [19]),
	.datae(gnd),
	.dataf(!\hexes|hdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~3 .extended_lut = "off";
defparam \hexes|ss4|OUT~3 .lut_mask = 64'h0C300C30C303C303;
defparam \hexes|ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y0_N27
dffeas \hexes|hdata1[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[3] .is_wysiwyg = "true";
defparam \hexes|hdata1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \hexes|ss4|OUT~4 (
// Equation(s):
// \hexes|ss4|OUT~4_combout  = ( \hexes|hdata [16] & ( (!\hexes|hdata [19]) # ((!\hexes|hdata [18] & !\hexes|hdata [17])) ) ) # ( !\hexes|hdata [16] & ( (\hexes|hdata [18] & (!\hexes|hdata [17] & !\hexes|hdata [19])) ) )

	.dataa(!\hexes|hdata [18]),
	.datab(!\hexes|hdata [17]),
	.datac(gnd),
	.datad(!\hexes|hdata [19]),
	.datae(gnd),
	.dataf(!\hexes|hdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~4 .extended_lut = "off";
defparam \hexes|ss4|OUT~4 .lut_mask = 64'h44004400FF88FF88;
defparam \hexes|ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X43_Y0_N10
dffeas \hexes|hdata1[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[4] .is_wysiwyg = "true";
defparam \hexes|hdata1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \hexes|ss4|OUT~5 (
// Equation(s):
// \hexes|ss4|OUT~5_combout  = ( \hexes|hdata [17] & ( (!\hexes|hdata [19] & ((!\hexes|hdata [18]) # (\hexes|hdata [16]))) ) ) # ( !\hexes|hdata [17] & ( (\hexes|hdata [16] & (!\hexes|hdata [19] $ (\hexes|hdata [18]))) ) )

	.dataa(gnd),
	.datab(!\hexes|hdata [19]),
	.datac(!\hexes|hdata [16]),
	.datad(!\hexes|hdata [18]),
	.datae(gnd),
	.dataf(!\hexes|hdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~5 .extended_lut = "off";
defparam \hexes|ss4|OUT~5 .lut_mask = 64'h0C030C03CC0CCC0C;
defparam \hexes|ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y0_N10
dffeas \hexes|hdata1[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[5] .is_wysiwyg = "true";
defparam \hexes|hdata1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \hexes|ss4|OUT~6 (
// Equation(s):
// \hexes|ss4|OUT~6_combout  = ( \hexes|hdata [17] & ( (\hexes|hdata [16] & (!\hexes|hdata [19] & \hexes|hdata [18])) ) ) # ( !\hexes|hdata [17] & ( (!\hexes|hdata [19] & ((!\hexes|hdata [18]))) # (\hexes|hdata [19] & (!\hexes|hdata [16] & \hexes|hdata 
// [18])) ) )

	.dataa(!\hexes|hdata [16]),
	.datab(!\hexes|hdata [19]),
	.datac(!\hexes|hdata [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss4|OUT~6 .extended_lut = "off";
defparam \hexes|ss4|OUT~6 .lut_mask = 64'hC2C2C2C204040404;
defparam \hexes|ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X29_Y0_N27
dffeas \hexes|hdata1[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss4|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata1[6] .is_wysiwyg = "true";
defparam \hexes|hdata1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \hexes|hdata[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[21]~DUPLICATE .is_wysiwyg = "true";
defparam \hexes|hdata[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \hexes|hdata[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[20] .is_wysiwyg = "true";
defparam \hexes|hdata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \hexes|ss5|OUT~0 (
// Equation(s):
// \hexes|ss5|OUT~0_combout  = ( \hexes|hdata [20] & ( (!\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] $ (\hexes|hdata[23]~DUPLICATE_q ))) # (\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] & \hexes|hdata[23]~DUPLICATE_q )) ) ) # ( !\hexes|hdata 
// [20] & ( (!\hexes|hdata[21]~DUPLICATE_q  & (\hexes|hdata [22] & !\hexes|hdata[23]~DUPLICATE_q )) ) )

	.dataa(!\hexes|hdata[21]~DUPLICATE_q ),
	.datab(!\hexes|hdata [22]),
	.datac(!\hexes|hdata[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~0 .extended_lut = "off";
defparam \hexes|ss5|OUT~0 .lut_mask = 64'h2020202086868686;
defparam \hexes|ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X29_Y0_N10
dffeas \hexes|hdata0[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[0] .is_wysiwyg = "true";
defparam \hexes|hdata0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \hexes|ss5|OUT~1 (
// Equation(s):
// \hexes|ss5|OUT~1_combout  = ( \hexes|hdata[23]~DUPLICATE_q  & ( (!\hexes|hdata [20] & (\hexes|hdata [22])) # (\hexes|hdata [20] & ((\hexes|hdata[21]~DUPLICATE_q ))) ) ) # ( !\hexes|hdata[23]~DUPLICATE_q  & ( (\hexes|hdata [22] & (!\hexes|hdata [20] $ 
// (!\hexes|hdata[21]~DUPLICATE_q ))) ) )

	.dataa(!\hexes|hdata [20]),
	.datab(gnd),
	.datac(!\hexes|hdata [22]),
	.datad(!\hexes|hdata[21]~DUPLICATE_q ),
	.datae(!\hexes|hdata[23]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~1 .extended_lut = "off";
defparam \hexes|ss5|OUT~1 .lut_mask = 64'h050A0A5F050A0A5F;
defparam \hexes|ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y0_N27
dffeas \hexes|hdata0[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[1] .is_wysiwyg = "true";
defparam \hexes|hdata0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \hexes|hdata[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hexes|wrHdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata[23] .is_wysiwyg = "true";
defparam \hexes|hdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \hexes|ss5|OUT~2 (
// Equation(s):
// \hexes|ss5|OUT~2_combout  = ( \hexes|hdata [23] & ( (\hexes|hdata [22] & ((!\hexes|hdata [20]) # (\hexes|hdata[21]~DUPLICATE_q ))) ) ) # ( !\hexes|hdata [23] & ( (!\hexes|hdata [20] & (!\hexes|hdata [22] & \hexes|hdata[21]~DUPLICATE_q )) ) )

	.dataa(!\hexes|hdata [20]),
	.datab(gnd),
	.datac(!\hexes|hdata [22]),
	.datad(!\hexes|hdata[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hexes|hdata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~2 .extended_lut = "off";
defparam \hexes|ss5|OUT~2 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \hexes|ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X43_Y0_N27
dffeas \hexes|hdata0[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[2] .is_wysiwyg = "true";
defparam \hexes|hdata0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \hexes|ss5|OUT~3 (
// Equation(s):
// \hexes|ss5|OUT~3_combout  = ( \hexes|hdata [20] & ( (!\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] & !\hexes|hdata[23]~DUPLICATE_q )) # (\hexes|hdata[21]~DUPLICATE_q  & (\hexes|hdata [22])) ) ) # ( !\hexes|hdata [20] & ( 
// (!\hexes|hdata[21]~DUPLICATE_q  & (\hexes|hdata [22] & !\hexes|hdata[23]~DUPLICATE_q )) # (\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] & \hexes|hdata[23]~DUPLICATE_q )) ) )

	.dataa(!\hexes|hdata[21]~DUPLICATE_q ),
	.datab(!\hexes|hdata [22]),
	.datac(!\hexes|hdata[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hexes|hdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~3 .extended_lut = "off";
defparam \hexes|ss5|OUT~3 .lut_mask = 64'h2424242491919191;
defparam \hexes|ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X50_Y0_N27
dffeas \hexes|hdata0[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[3] .is_wysiwyg = "true";
defparam \hexes|hdata0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \hexes|ss5|OUT~4 (
// Equation(s):
// \hexes|ss5|OUT~4_combout  = ( \hexes|hdata [20] & ( (!\hexes|hdata[23]~DUPLICATE_q ) # ((!\hexes|hdata[21]~DUPLICATE_q  & !\hexes|hdata [22])) ) ) # ( !\hexes|hdata [20] & ( (!\hexes|hdata[21]~DUPLICATE_q  & (\hexes|hdata [22] & 
// !\hexes|hdata[23]~DUPLICATE_q )) ) )

	.dataa(!\hexes|hdata[21]~DUPLICATE_q ),
	.datab(!\hexes|hdata [22]),
	.datac(gnd),
	.datad(!\hexes|hdata[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hexes|hdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~4 .extended_lut = "off";
defparam \hexes|ss5|OUT~4 .lut_mask = 64'h22002200FF88FF88;
defparam \hexes|ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y21_N64
dffeas \hexes|hdata0[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[4] .is_wysiwyg = "true";
defparam \hexes|hdata0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \hexes|ss5|OUT~5 (
// Equation(s):
// \hexes|ss5|OUT~5_combout  = ( \hexes|hdata[23]~DUPLICATE_q  & ( (!\hexes|hdata[21]~DUPLICATE_q  & (\hexes|hdata [22] & \hexes|hdata [20])) ) ) # ( !\hexes|hdata[23]~DUPLICATE_q  & ( (!\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] & \hexes|hdata 
// [20])) # (\hexes|hdata[21]~DUPLICATE_q  & ((!\hexes|hdata [22]) # (\hexes|hdata [20]))) ) )

	.dataa(!\hexes|hdata[21]~DUPLICATE_q ),
	.datab(!\hexes|hdata [22]),
	.datac(!\hexes|hdata [20]),
	.datad(gnd),
	.datae(!\hexes|hdata[23]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~5 .extended_lut = "off";
defparam \hexes|ss5|OUT~5 .lut_mask = 64'h4D4D02024D4D0202;
defparam \hexes|ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y21_N47
dffeas \hexes|hdata0[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[5] .is_wysiwyg = "true";
defparam \hexes|hdata0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \hexes|ss5|OUT~6 (
// Equation(s):
// \hexes|ss5|OUT~6_combout  = ( \hexes|hdata [20] & ( (!\hexes|hdata[23]~DUPLICATE_q  & (!\hexes|hdata[21]~DUPLICATE_q  $ (\hexes|hdata [22]))) ) ) # ( !\hexes|hdata [20] & ( (!\hexes|hdata[21]~DUPLICATE_q  & (!\hexes|hdata [22] $ 
// (\hexes|hdata[23]~DUPLICATE_q ))) ) )

	.dataa(!\hexes|hdata[21]~DUPLICATE_q ),
	.datab(!\hexes|hdata [22]),
	.datac(gnd),
	.datad(!\hexes|hdata[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hexes|hdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexes|ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexes|ss5|OUT~6 .extended_lut = "off";
defparam \hexes|ss5|OUT~6 .lut_mask = 64'h8822882299009900;
defparam \hexes|ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X44_Y0_N10
dffeas \hexes|hdata0[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hexes|ss5|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hexes|hdata0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hexes|hdata0[6] .is_wysiwyg = "true";
defparam \hexes|hdata0[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N87
dffeas \leds|ldata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[0]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[0] .is_wysiwyg = "true";
defparam \leds|ldata[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N104
dffeas \leds|ldata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[1]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[1] .is_wysiwyg = "true";
defparam \leds|ldata[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N70
dffeas \leds|ldata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[2]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[2] .is_wysiwyg = "true";
defparam \leds|ldata[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N53
dffeas \leds|ldata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[3]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[3] .is_wysiwyg = "true";
defparam \leds|ldata[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N47
dffeas \leds|ldata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[4]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[4] .is_wysiwyg = "true";
defparam \leds|ldata[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N64
dffeas \leds|ldata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[5]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[5] .is_wysiwyg = "true";
defparam \leds|ldata[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N13
dffeas \leds|ldata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[6]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[6] .is_wysiwyg = "true";
defparam \leds|ldata[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N30
dffeas \leds|ldata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[7]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[7] .is_wysiwyg = "true";
defparam \leds|ldata[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N47
dffeas \leds|ldata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[8]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[8] .is_wysiwyg = "true";
defparam \leds|ldata[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N64
dffeas \leds|ldata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[9]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds|wrLdata~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|ldata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|ldata[9] .is_wysiwyg = "true";
defparam \leds|ldata[9] .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
