# Jiajun Zhou @ ğŸ“° AI Researcher 
#### Ph.D. Student @ HKU | Research Associate @ UCSB | Specializing in Efficient AI, System Co-Design, and LLM Training
ğŸš€ *Actively seeking full-time opportunities in AI research, ML systems, or hardware-software co-design starting in 2025/2026.*

 ğŸ“« zhoutomas177@gmail.com(Personal) | [LinkedIn](https://www.linkedin.com/in/jiajun-z-38a22bb2/)

 âœ‰ï¸ ryjjc@connect.hku.hk  | ğŸ“ Hong Kong SAR (Now)

---


## ğŸ“ Education

**Ph.D., EEE | The University of Hong Kong (December 2025)**
- Focus: Efficient LLM training/inference, quantization, reasoning, and edge deployment  
- Supervised by Prof. Ngai Wong  

**M.S., IC Design | HKUST (December 2019)**  
- Advisor: Prof. Mansun
- Focus: VLSI Design, Embedded Systems, Semiconductor Devices

**B.Eng., IC Design | National Huaqiao University (June 2018)**  
- Multiple scholarships and an exchange student experience in Taiwan

---


## ğŸ’¼ Experience

### **Research Intern @ HKRC**
_Sep. 2025 â€“ Now_  
- LLM Infra

### **Research Intern @ Samsung Research America, Mountain View**
_May. 2025 â€“ Aug. 2025_  
- On-device LLM framework
- Optimization for NPU arch

  
### **Research Associate @ UCSB, Santa Barbara**
_Sept. 2023 â€“ Apr. 2025 | Advisor: Prof. Zheng Zhang_  
- Developed efficient training techniques for LLMs 
- Collaborated with the **Amazon AGI team** on scalable training paradigms  

  
### **Research Assistant @ CUHK** 
_Apr. 2021 â€“ Dec. 2021 | Advisor: Prof. Guoliang Xing_  
- Heterogeneous computing: Co-designed FPGA-GPU acceleration schemes 
- Led wireless charging system project from concept to prototype  

### **Mixed-Signal IC Design Engineer @ ASTRI** 
_Sep. 2019 â€“ Mar. 2021 | Technology Co-Design Group_  
- Designed key analog IPs, including ADCs, comparators, and  amplifiers  
- Delivered taped-out chip with 10-bit ADC and PMU subsystems

---

## ğŸ§  Selected Publications

1. **QuZO: Quantized Zeroth-Order Fine-Tuning for LLMs** â€“ _EMNLP Main 2025_  
2. **LoRETTA: Tensor-Train Adaptation for LLMs** â€“ _NAACL Spotlight 2024_  
3. **DyBit: Dynamic Bit-Precision Inference** â€“ _IEEE TCAD 2023_  
4. **MSD: Mixing Signed Digits on FPGAs** â€“ _FCCM 2023_  
5. **NoiseZO: RRAM-Driven ZO Optimization** â€“ _DAC 2025_
6. **HKLUT: Hundred-kilobyte lookup tables for Super-resolution** - _IJCAI 2024_
7. **Lite It Fly: All-Deformable Butterfly Network** â€“ _TNNLS (in brief)_  


ğŸ“ Full publication list on [Google Scholar](https://scholar.google.com/citations?hl=en&user=4KQ6SKUAAAAJ)

---
## ğŸš€ Research Highlights
Machine learning and systems, with a focus on efficient training and inference:
- **Efficient LLM Fine-Tuning**: Developed QuZO and LoRETTA frameworks to push the limit of parameter-efficient and quantized tuning strategies. 
- **Hardware-Aware ML**: Designed acceleration methods on FPGAs and NPU chips for DNN inference and edge AI.
- **Algorithm/Hardware Co-Design**: Collaborated on the hardware compiler optimization across algorithms and model simulators.

---


## ğŸ“· Fun Fact

I enjoy exploring the intersection of **AI algorithms and hardware**â€”whether it's crafting efficient LLM models, squeezing memory on an edge chip, or analyzing training efficiency.

---

## ğŸ¤ Academic 

I'm passionate about bridging academia and decentralized technologyâ€”whether itâ€™s co-authoring papers on efficient LLM training, collaborating with global research labs, or exploring LLM infrastructure projects that bring AI infrastructure and intelligent agents on-chain.

---

#### ğŸ”§ Technical Skills
**Languages:** Python, C/C++, MATLAB, Verilog  
**Frameworks & Platforms:** PyTorch, TensorFlow (incl. Lite & Keras), CUDA  
**Tools:** Cadence, Xilinx Vivado & ISE, HSpice, Modelsim, VS Code  

![Visitor Map](https://clustrmaps.com/map_v2.png?cl=080808&w=300&t=n&d=aGxQ8A_U40NaxF2z4ZaTII6flntLGJ5FUdm1qVRj-9g&co=ffffff&ct=808080)
