//
// File created by:  irun
// Do not modify this file

s1::(27Oct2024:22:05:45):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog1+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s2::(27Oct2024:22:08:31):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog1+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s3::(27Oct2024:23:36:40):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck )
s4::(27Oct2024:23:36:47):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog1+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s5::(27Oct2024:23:36:57):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog3+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog3 +rdcycle=1 +notimingcheck )
s6::(27Oct2024:23:39:56):( irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog3+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog3 +rdcycle=1 +notimingcheck )
