

================================================================
== Vivado HLS Report for 'im_load'
================================================================
* Date:           Thu Dec  2 08:37:24 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.467 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %video_data_p_V), !map !31"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_user_V), !map !35"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_last_V), !map !39"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %mem_V), !map !43"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @im_load_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %video_data_p_V, i1* %video_user_V, i1* %video_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load/im_load_cor.cpp:19]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.loopexit" [im_load/im_load_cor.cpp:23]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.66ns)   --->   "%icmp_ln23 = icmp eq i9 %i_0, -32" [im_load/im_load_cor.cpp:23]   --->   Operation 14 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [im_load/im_load_cor.cpp:23]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %.preheader.preheader" [im_load/im_load_cor.cpp:23]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)" [im_load/im_load_cor.cpp:42]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i18 %shl_ln to i19" [im_load/im_load_cor.cpp:42]   --->   Operation 19 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln42_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i_0, i7 0)" [im_load/im_load_cor.cpp:42]   --->   Operation 20 'bitconcatenate' 'shl_ln42_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 21 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [im_load/im_load_cor.cpp:47]   --->   Operation 22 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.46>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %j_0 to i16" [im_load/im_load_cor.cpp:25]   --->   Operation 24 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln25 = icmp eq i10 %j_0, -384" [im_load/im_load_cor.cpp:25]   --->   Operation 25 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 26 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [im_load/im_load_cor.cpp:25]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %1" [im_load/im_load_cor.cpp:25]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln29)   --->   "%trunc_ln29 = trunc i10 %j_0 to i9" [im_load/im_load_cor.cpp:29]   --->   Operation 29 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln29)   --->   "%or_ln29 = or i9 %trunc_ln29, %i_0" [im_load/im_load_cor.cpp:29]   --->   Operation 30 'or' 'or_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln29)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %j_0, i32 9)" [im_load/im_load_cor.cpp:29]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln29)   --->   "%or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp, i9 %or_ln29)" [im_load/im_load_cor.cpp:29]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.77ns) (out node of the LUT)   --->   "%icmp_ln29 = icmp eq i10 %or_ln, 0" [im_load/im_load_cor.cpp:29]   --->   Operation 33 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln25)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp eq i10 %j_0, -385" [im_load/im_load_cor.cpp:34]   --->   Operation 34 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln25)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%add_ln42_1 = add i16 %zext_ln25, %shl_ln42_1" [im_load/im_load_cor.cpp:42]   --->   Operation 35 'add' 'add_ln42_1' <Predicate = (!icmp_ln25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i16 %add_ln42_1 to i19" [im_load/im_load_cor.cpp:42]   --->   Operation 36 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.13ns)   --->   "%add_ln42 = add i19 %zext_ln42_1, %zext_ln42_2" [im_load/im_load_cor.cpp:42]   --->   Operation 37 'add' 'add_ln42' <Predicate = (!icmp_ln25)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i19 %add_ln42 to i64" [im_load/im_load_cor.cpp:42]   --->   Operation 38 'zext' 'zext_ln42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr [307200 x i8]* %mem_V, i64 0, i64 %zext_ln42" [im_load/im_load_cor.cpp:42]   --->   Operation 39 'getelementptr' 'mem_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%mem_V_load = load i8* %mem_V_addr, align 1" [im_load/im_load_cor.cpp:42]   --->   Operation 40 'load' 'mem_V_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%mem_V_load = load i8* %mem_V_addr, align 1" [im_load/im_load_cor.cpp:42]   --->   Operation 42 'load' 'mem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P(i8* %video_data_p_V, i1* %video_user_V, i1* %video_last_V, i8 %mem_V_load, i1 %icmp_ln29, i1 %icmp_ln34)" [im_load/im_load_cor.cpp:17]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P(i8* %video_data_p_V, i1* %video_user_V, i1* %video_last_V, i8 %mem_V_load, i1 %icmp_ln29, i1 %icmp_ln34)" [im_load/im_load_cor.cpp:17]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [im_load/im_load_cor.cpp:25]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', im_load/im_load_cor.cpp:23) [13]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', im_load/im_load_cor.cpp:23) [13]  (0 ns)
	'add' operation ('i', im_load/im_load_cor.cpp:23) [16]  (1.82 ns)

 <State 3>: 7.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', im_load/im_load_cor.cpp:25) [24]  (0 ns)
	'add' operation ('add_ln42_1', im_load/im_load_cor.cpp:42) [37]  (2.08 ns)
	'add' operation ('add_ln42', im_load/im_load_cor.cpp:42) [39]  (2.14 ns)
	'getelementptr' operation ('mem_V_addr', im_load/im_load_cor.cpp:42) [41]  (0 ns)
	'load' operation ('mem_V_load', im_load/im_load_cor.cpp:42) on array 'mem_V' [42]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('mem_V_load', im_load/im_load_cor.cpp:42) on array 'mem_V' [42]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
