

================================================================
== Vitis HLS Report for 'mul_body_1_Pipeline_VITIS_LOOP_104_3'
================================================================
* Date:           Tue Feb  8 11:02:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.557 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     108|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|     162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_149_p2   |         +|   0|  0|  71|          64|           1|
    |ap_condition_169      |       and|   0|  0|   2|           1|           1|
    |ap_condition_173      |       and|   0|  0|   2|           1|           1|
    |ap_condition_176      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_144_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 108|         132|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |agg_result_num12_5_fu_54  |   9|          2|   32|         64|
    |agg_result_num2_5_fu_50   |   9|          2|   32|         64|
    |agg_result_num_5_fu_58    |   9|          2|   32|         64|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |base_fu_46                |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|  162|        324|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |agg_result_num12_5_fu_54    |  32|   0|   32|          0|
    |agg_result_num2_5_fu_50     |  32|   0|   32|          0|
    |agg_result_num_5_fu_58      |  32|   0|   32|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |base_fu_46                  |  64|   0|   64|          0|
    |zext_ln104_12_cast_reg_219  |   3|   0|   64|         61|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 166|   0|  227|         61|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_104_3|  return value|
|agg_result_num_4               |   in|   32|     ap_none|                      agg_result_num_4|        scalar|
|agg_result_num12_4             |   in|   32|     ap_none|                    agg_result_num12_4|        scalar|
|agg_result_num2_4              |   in|   32|     ap_none|                     agg_result_num2_4|        scalar|
|zext_ln104                     |   in|    2|     ap_none|                            zext_ln104|        scalar|
|zext_ln104_12                  |   in|    3|     ap_none|                         zext_ln104_12|        scalar|
|agg_result_num_5_out           |  out|   32|      ap_vld|                  agg_result_num_5_out|       pointer|
|agg_result_num_5_out_ap_vld    |  out|    1|      ap_vld|                  agg_result_num_5_out|       pointer|
|agg_result_num12_5_out         |  out|   32|      ap_vld|                agg_result_num12_5_out|       pointer|
|agg_result_num12_5_out_ap_vld  |  out|    1|      ap_vld|                agg_result_num12_5_out|       pointer|
|agg_result_num2_5_out          |  out|   32|      ap_vld|                 agg_result_num2_5_out|       pointer|
|agg_result_num2_5_out_ap_vld   |  out|    1|      ap_vld|                 agg_result_num2_5_out|       pointer|
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+

