(edif FA4bits
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 10 8 11 6 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure FA4bits.ngc FA4bits.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library FA4bits_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FA4bits
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C_out
              (direction OUTPUT)
            )
            (port C_in
              (direction INPUT)
            )
            (port (array (rename S "S<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename A "A<3:0>") 4)
              (direction INPUT))
            (port (array (rename B "B<3:0>") 4)
              (direction INPUT))
            (designator "xc3s250e-4-cp132")
            (property TYPE (string "FA4bits") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:S<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:A<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:B<3:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "FA4bits_FA4bits") (owner "Xilinx"))
          )
          (contents
            (instance (rename FA1bit_1_Mxor_S_Result1 "FA1bit_1/Mxor_S_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename FA1bit_2_Mxor_S_Result1 "FA1bit_2/Mxor_S_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename FA1bit_3_Mxor_S_Result1 "FA1bit_3/Mxor_S_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename FA1bit_4_C_out1 "FA1bit_4/C_out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA1bit_3_C_out1 "FA1bit_3/C_out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA1bit_2_C_out1 "FA1bit_2/C_out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA1bit_1_C_out1 "FA1bit_1/C_out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename FA1bit_4_Mxor_S_Result1 "FA1bit_4/Mxor_S_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename C_in_IBUF_renamed_0 "C_in_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_3_IBUF_renamed_1 "A_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_2_IBUF_renamed_2 "A_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_1_IBUF_renamed_3 "A_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_0_IBUF_renamed_4 "A_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_3_IBUF_renamed_5 "B_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_2_IBUF_renamed_6 "B_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_1_IBUF_renamed_7 "B_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_0_IBUF_renamed_8 "B_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename C_out_OBUF_renamed_9 "C_out_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_3_OBUF_renamed_10 "S_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_2_OBUF_renamed_11 "S_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_1_OBUF_renamed_12 "S_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S_0_OBUF_renamed_13 "S_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename A_0_ "A<0>")
              (joined
                (portRef (member A 3))
                (portRef I (instanceRef A_0_IBUF_renamed_4))
              )
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 2))
                (portRef I (instanceRef A_1_IBUF_renamed_3))
              )
            )
            (net (rename A_2_ "A<2>")
              (joined
                (portRef (member A 1))
                (portRef I (instanceRef A_2_IBUF_renamed_2))
              )
            )
            (net (rename A_3_ "A<3>")
              (joined
                (portRef (member A 0))
                (portRef I (instanceRef A_3_IBUF_renamed_1))
              )
            )
            (net A_0_IBUF
              (joined
                (portRef I0 (instanceRef FA1bit_1_Mxor_S_Result1))
                (portRef I2 (instanceRef FA1bit_1_C_out1))
                (portRef O (instanceRef A_0_IBUF_renamed_4))
              )
            )
            (net A_1_IBUF
              (joined
                (portRef I0 (instanceRef FA1bit_2_Mxor_S_Result1))
                (portRef I2 (instanceRef FA1bit_2_C_out1))
                (portRef O (instanceRef A_1_IBUF_renamed_3))
              )
            )
            (net A_2_IBUF
              (joined
                (portRef I0 (instanceRef FA1bit_3_Mxor_S_Result1))
                (portRef I2 (instanceRef FA1bit_3_C_out1))
                (portRef O (instanceRef A_2_IBUF_renamed_2))
              )
            )
            (net A_3_IBUF
              (joined
                (portRef I2 (instanceRef FA1bit_4_C_out1))
                (portRef I0 (instanceRef FA1bit_4_Mxor_S_Result1))
                (portRef O (instanceRef A_3_IBUF_renamed_1))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 3))
                (portRef I (instanceRef B_0_IBUF_renamed_8))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 2))
                (portRef I (instanceRef B_1_IBUF_renamed_7))
              )
            )
            (net (rename B_2_ "B<2>")
              (joined
                (portRef (member B 1))
                (portRef I (instanceRef B_2_IBUF_renamed_6))
              )
            )
            (net (rename B_3_ "B<3>")
              (joined
                (portRef (member B 0))
                (portRef I (instanceRef B_3_IBUF_renamed_5))
              )
            )
            (net B_0_IBUF
              (joined
                (portRef I1 (instanceRef FA1bit_1_Mxor_S_Result1))
                (portRef I0 (instanceRef FA1bit_1_C_out1))
                (portRef O (instanceRef B_0_IBUF_renamed_8))
              )
            )
            (net B_1_IBUF
              (joined
                (portRef I1 (instanceRef FA1bit_2_Mxor_S_Result1))
                (portRef I0 (instanceRef FA1bit_2_C_out1))
                (portRef O (instanceRef B_1_IBUF_renamed_7))
              )
            )
            (net B_2_IBUF
              (joined
                (portRef I1 (instanceRef FA1bit_3_Mxor_S_Result1))
                (portRef I0 (instanceRef FA1bit_3_C_out1))
                (portRef O (instanceRef B_2_IBUF_renamed_6))
              )
            )
            (net B_3_IBUF
              (joined
                (portRef I0 (instanceRef FA1bit_4_C_out1))
                (portRef I1 (instanceRef FA1bit_4_Mxor_S_Result1))
                (portRef O (instanceRef B_3_IBUF_renamed_5))
              )
            )
            (net (rename C_1_ "C<1>")
              (joined
                (portRef I2 (instanceRef FA1bit_2_Mxor_S_Result1))
                (portRef I1 (instanceRef FA1bit_2_C_out1))
                (portRef O (instanceRef FA1bit_1_C_out1))
              )
            )
            (net (rename C_2_ "C<2>")
              (joined
                (portRef I2 (instanceRef FA1bit_3_Mxor_S_Result1))
                (portRef I1 (instanceRef FA1bit_3_C_out1))
                (portRef O (instanceRef FA1bit_2_C_out1))
              )
            )
            (net (rename C_3_ "C<3>")
              (joined
                (portRef I1 (instanceRef FA1bit_4_C_out1))
                (portRef O (instanceRef FA1bit_3_C_out1))
                (portRef I2 (instanceRef FA1bit_4_Mxor_S_Result1))
              )
            )
            (net C_in
              (joined
                (portRef C_in)
                (portRef I (instanceRef C_in_IBUF_renamed_0))
              )
            )
            (net C_in_IBUF
              (joined
                (portRef I2 (instanceRef FA1bit_1_Mxor_S_Result1))
                (portRef I1 (instanceRef FA1bit_1_C_out1))
                (portRef O (instanceRef C_in_IBUF_renamed_0))
              )
            )
            (net C_out
              (joined
                (portRef C_out)
                (portRef O (instanceRef C_out_OBUF_renamed_9))
              )
            )
            (net C_out_OBUF
              (joined
                (portRef O (instanceRef FA1bit_4_C_out1))
                (portRef I (instanceRef C_out_OBUF_renamed_9))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 3))
                (portRef O (instanceRef S_0_OBUF_renamed_13))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 2))
                (portRef O (instanceRef S_1_OBUF_renamed_12))
              )
            )
            (net (rename S_2_ "S<2>")
              (joined
                (portRef (member S 1))
                (portRef O (instanceRef S_2_OBUF_renamed_11))
              )
            )
            (net (rename S_3_ "S<3>")
              (joined
                (portRef (member S 0))
                (portRef O (instanceRef S_3_OBUF_renamed_10))
              )
            )
            (net S_0_OBUF
              (joined
                (portRef O (instanceRef FA1bit_1_Mxor_S_Result1))
                (portRef I (instanceRef S_0_OBUF_renamed_13))
              )
            )
            (net S_1_OBUF
              (joined
                (portRef O (instanceRef FA1bit_2_Mxor_S_Result1))
                (portRef I (instanceRef S_1_OBUF_renamed_12))
              )
            )
            (net S_2_OBUF
              (joined
                (portRef O (instanceRef FA1bit_3_Mxor_S_Result1))
                (portRef I (instanceRef S_2_OBUF_renamed_11))
              )
            )
            (net S_3_OBUF
              (joined
                (portRef O (instanceRef FA1bit_4_Mxor_S_Result1))
                (portRef I (instanceRef S_3_OBUF_renamed_10))
              )
            )
          )
      )
    )
  )

  (design FA4bits
    (cellRef FA4bits
      (libraryRef FA4bits_lib)
    )
    (property PART (string "xc3s250e-4-cp132") (owner "Xilinx"))
  )
)

