// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module speck_toplevel_update (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read12,
        this_carry_mine_read,
        p_read23,
        p_read24,
        p_read18,
        this_Y_60_0_read,
        p_read19,
        this_Y_63_61_even_read,
        p_read20,
        this_Y_63_61_odd_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);


output   ap_ready;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [0:0] p_read2;
input  [0:0] p_read3;
input  [0:0] p_read4;
input  [0:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read7;
input  [0:0] p_read12;
input  [0:0] this_carry_mine_read;
input  [55:0] p_read23;
input  [7:0] p_read24;
input  [60:0] p_read18;
input  [60:0] this_Y_60_0_read;
input  [2:0] p_read19;
input  [2:0] this_Y_63_61_even_read;
input  [2:0] p_read20;
input  [2:0] this_Y_63_61_odd_read;
output  [0:0] ap_return_0;
output  [0:0] ap_return_1;
output  [55:0] ap_return_2;
output  [7:0] ap_return_3;
output  [0:0] ap_return_4;
output  [60:0] ap_return_5;
output  [2:0] ap_return_6;
output  [2:0] ap_return_7;

wire   [0:0] trunc_ln779_6_fu_194_p1;
wire   [0:0] p_Result_s_fu_190_p1;
wire   [0:0] select_ln779_fu_206_p3;
wire   [0:0] select_ln779_1_fu_214_p3;
wire   [59:0] tmp_fu_230_p4;
wire   [0:0] p_Result_42_fu_202_p1;
wire   [1:0] tmp_s_fu_248_p4;
wire   [0:0] p_Result_20_fu_186_p1;
wire   [6:0] tmp_4_fu_266_p4;
wire   [54:0] tmp_5_fu_284_p4;
wire   [7:0] p_Result_25_fu_318_p3;
wire   [0:0] p_Val2_3_fu_222_p3;
wire   [0:0] Y_carry_even_V_fu_198_p1;
wire   [1:0] tmp_6_fu_358_p4;
wire   [0:0] and_ln231_fu_382_p2;
wire   [0:0] xor_ln211_fu_376_p2;
wire   [0:0] and_ln231_1_fu_388_p2;
wire   [7:0] select_ln232_fu_326_p3;
wire   [7:0] p_Result_21_fu_276_p3;
wire   [0:0] or_ln230_fu_402_p2;
wire   [7:0] select_ln231_fu_394_p3;
wire   [7:0] p_Val2_2_fu_408_p3;
wire   [55:0] p_Result_22_fu_294_p3;
wire   [55:0] p_Result_23_fu_302_p3;
wire   [55:0] p_Result_26_fu_334_p3;
wire   [55:0] p_Result_30_fu_420_p3;
wire   [55:0] p_Result_31_fu_428_p3;
wire   [55:0] p_Result_43_fu_436_p3;
wire   [60:0] p_Result_27_fu_342_p3;
wire   [60:0] p_Result_8_fu_240_p3;
wire   [60:0] p_Result_33_fu_448_p3;
wire   [2:0] p_Result_9_fu_258_p3;
wire   [2:0] p_Result_24_fu_310_p3;
wire   [2:0] p_Result_28_fu_350_p3;
wire   [2:0] p_Result_35_fu_468_p3;
wire   [2:0] p_Result_36_fu_476_p3;
wire   [2:0] p_Result_29_fu_368_p3;
wire   [0:0] trunc_ln809_1_fu_456_p1;
wire   [0:0] p_Result_45_fu_444_p1;
wire   [0:0] xor_ln295_fu_508_p2;
wire   [0:0] p_Result_44_fu_500_p3;
wire   [0:0] and_ln295_fu_514_p2;
wire   [0:0] p_Result_41_fu_416_p1;
wire   [0:0] select_ln287_fu_520_p3;
wire   [60:0] p_Result_34_fu_460_p3;
wire   [2:0] p_Result_37_fu_484_p3;
wire   [2:0] select_ln231_4_fu_492_p3;

assign Y_carry_even_V_fu_198_p1 = this_Y_60_0_read[0:0];

assign and_ln231_1_fu_388_p2 = (xor_ln211_fu_376_p2 & and_ln231_fu_382_p2);

assign and_ln231_fu_382_p2 = (p_read6 & p_read1);

assign and_ln295_fu_514_p2 = (xor_ln295_fu_508_p2 & p_Result_44_fu_500_p3);

assign ap_ready = 1'b1;

assign or_ln230_fu_402_p2 = (p_read1 | p_read);

assign p_Result_20_fu_186_p1 = p_read23[0:0];

assign p_Result_21_fu_276_p3 = {{p_Result_20_fu_186_p1}, {tmp_4_fu_266_p4}};

assign p_Result_22_fu_294_p3 = {{p_read3}, {tmp_5_fu_284_p4}};

assign p_Result_23_fu_302_p3 = {{1'd0}, {tmp_5_fu_284_p4}};

assign p_Result_24_fu_310_p3 = {{1'd0}, {tmp_s_fu_248_p4}};

assign p_Result_25_fu_318_p3 = {{1'd0}, {tmp_4_fu_266_p4}};

assign p_Result_26_fu_334_p3 = {{p_Result_42_fu_202_p1}, {tmp_5_fu_284_p4}};

assign p_Result_27_fu_342_p3 = {{p_Val2_3_fu_222_p3}, {tmp_fu_230_p4}};

assign p_Result_28_fu_350_p3 = {{Y_carry_even_V_fu_198_p1}, {tmp_s_fu_248_p4}};

assign p_Result_29_fu_368_p3 = {{Y_carry_even_V_fu_198_p1}, {tmp_6_fu_358_p4}};

assign p_Result_30_fu_420_p3 = ((p_read[0:0] == 1'b1) ? p_Result_22_fu_294_p3 : p_Result_23_fu_302_p3);

assign p_Result_31_fu_428_p3 = ((and_ln231_1_fu_388_p2[0:0] == 1'b1) ? p_Result_26_fu_334_p3 : p_Result_30_fu_420_p3);

assign p_Result_33_fu_448_p3 = ((and_ln231_1_fu_388_p2[0:0] == 1'b1) ? p_Result_27_fu_342_p3 : p_Result_8_fu_240_p3);

assign p_Result_34_fu_460_p3 = ((or_ln230_fu_402_p2[0:0] == 1'b1) ? p_Result_33_fu_448_p3 : p_read18);

assign p_Result_35_fu_468_p3 = ((p_read[0:0] == 1'b1) ? p_Result_9_fu_258_p3 : p_Result_24_fu_310_p3);

assign p_Result_36_fu_476_p3 = ((and_ln231_1_fu_388_p2[0:0] == 1'b1) ? p_Result_28_fu_350_p3 : p_Result_35_fu_468_p3);

assign p_Result_37_fu_484_p3 = ((or_ln230_fu_402_p2[0:0] == 1'b1) ? p_Result_36_fu_476_p3 : p_read19);

assign p_Result_41_fu_416_p1 = p_Val2_2_fu_408_p3[0:0];

assign p_Result_42_fu_202_p1 = p_read24[0:0];

assign p_Result_43_fu_436_p3 = ((or_ln230_fu_402_p2[0:0] == 1'b1) ? p_Result_31_fu_428_p3 : p_read23);

assign p_Result_44_fu_500_p3 = ((or_ln230_fu_402_p2[0:0] == 1'b1) ? trunc_ln809_1_fu_456_p1 : Y_carry_even_V_fu_198_p1);

assign p_Result_45_fu_444_p1 = p_Result_43_fu_436_p3[0:0];

assign p_Result_8_fu_240_p3 = {{p_Result_s_fu_190_p1}, {tmp_fu_230_p4}};

assign p_Result_9_fu_258_p3 = {{p_Result_42_fu_202_p1}, {tmp_s_fu_248_p4}};

assign p_Result_s_fu_190_p1 = this_Y_63_61_even_read[0:0];

assign p_Val2_2_fu_408_p3 = ((or_ln230_fu_402_p2[0:0] == 1'b1) ? select_ln231_fu_394_p3 : p_read24);

assign p_Val2_3_fu_222_p3 = ((p_read7[0:0] == 1'b1) ? select_ln779_fu_206_p3 : select_ln779_1_fu_214_p3);

assign select_ln231_4_fu_492_p3 = ((and_ln231_1_fu_388_p2[0:0] == 1'b1) ? p_Result_29_fu_368_p3 : p_read20);

assign select_ln231_fu_394_p3 = ((and_ln231_1_fu_388_p2[0:0] == 1'b1) ? select_ln232_fu_326_p3 : p_Result_21_fu_276_p3);

assign select_ln232_fu_326_p3 = ((p_read4[0:0] == 1'b1) ? p_Result_25_fu_318_p3 : p_read24);

assign select_ln287_fu_520_p3 = ((p_read2[0:0] == 1'b1) ? and_ln295_fu_514_p2 : p_read12);

assign select_ln779_1_fu_214_p3 = ((p_read5[0:0] == 1'b1) ? p_Result_s_fu_190_p1 : trunc_ln779_6_fu_194_p1);

assign select_ln779_fu_206_p3 = ((p_read5[0:0] == 1'b1) ? trunc_ln779_6_fu_194_p1 : p_Result_s_fu_190_p1);

assign tmp_4_fu_266_p4 = {{p_read24[7:1]}};

assign tmp_5_fu_284_p4 = {{p_read23[55:1]}};

assign tmp_6_fu_358_p4 = {{this_Y_63_61_odd_read[2:1]}};

assign tmp_fu_230_p4 = {{this_Y_60_0_read[60:1]}};

assign tmp_s_fu_248_p4 = {{this_Y_63_61_even_read[2:1]}};

assign trunc_ln779_6_fu_194_p1 = this_Y_63_61_odd_read[0:0];

assign trunc_ln809_1_fu_456_p1 = p_Result_33_fu_448_p3[0:0];

assign xor_ln211_fu_376_p2 = (p_read ^ 1'd1);

assign xor_ln295_fu_508_p2 = (this_carry_mine_read ^ p_Result_45_fu_444_p1);

assign ap_return_0 = p_Result_41_fu_416_p1;

assign ap_return_1 = p_Result_44_fu_500_p3;

assign ap_return_2 = p_Result_43_fu_436_p3;

assign ap_return_3 = p_Val2_2_fu_408_p3;

assign ap_return_4 = select_ln287_fu_520_p3;

assign ap_return_5 = p_Result_34_fu_460_p3;

assign ap_return_6 = p_Result_37_fu_484_p3;

assign ap_return_7 = select_ln231_4_fu_492_p3;

endmodule //speck_toplevel_update
