{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 14:55:18 2015 " "Info: Processing started: Wed Mar 04 14:55:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registr -c registr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registr -c registr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cislo\[15\] " "Info: Detected ripple clock \"cislo\[15\]\" as buffer" {  } { { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cislo\[0\] register cislo\[15\] 256.15 MHz 3.904 ns Internal " "Info: Clock \"clk\" has Internal fmax of 256.15 MHz between source register \"cislo\[0\]\" and destination register \"cislo\[15\]\" (period= 3.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.207 ns + Longest register register " "Info: + Longest register to register delay is 3.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cislo\[0\] 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'cislo\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[0] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.621 ns) 1.371 ns cislo\[1\]~16 2 COMB LCCOMB_X1_Y6_N2 2 " "Info: 2: + IC(0.750 ns) + CELL(0.621 ns) = 1.371 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'cislo\[1\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { cislo[0] cislo[1]~16 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.457 ns cislo\[2\]~18 3 COMB LCCOMB_X1_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.457 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 2; COMB Node = 'cislo\[2\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[1]~16 cislo[2]~18 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.543 ns cislo\[3\]~20 4 COMB LCCOMB_X1_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.543 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'cislo\[3\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[2]~18 cislo[3]~20 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.629 ns cislo\[4\]~22 5 COMB LCCOMB_X1_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.629 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'cislo\[4\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[3]~20 cislo[4]~22 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.715 ns cislo\[5\]~24 6 COMB LCCOMB_X1_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.715 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'cislo\[5\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[4]~22 cislo[5]~24 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.801 ns cislo\[6\]~26 7 COMB LCCOMB_X1_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.801 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'cislo\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[5]~24 cislo[6]~26 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.991 ns cislo\[7\]~28 8 COMB LCCOMB_X1_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.991 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'cislo\[7\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cislo[6]~26 cislo[7]~28 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.077 ns cislo\[8\]~30 9 COMB LCCOMB_X1_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.077 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'cislo\[8\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[7]~28 cislo[8]~30 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.163 ns cislo\[9\]~32 10 COMB LCCOMB_X1_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.163 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'cislo\[9\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[8]~30 cislo[9]~32 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.249 ns cislo\[10\]~34 11 COMB LCCOMB_X1_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.249 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'cislo\[10\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[9]~32 cislo[10]~34 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.335 ns cislo\[11\]~36 12 COMB LCCOMB_X1_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.335 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'cislo\[11\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[10]~34 cislo[11]~36 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.421 ns cislo\[12\]~38 13 COMB LCCOMB_X1_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.421 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'cislo\[12\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[11]~36 cislo[12]~38 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.507 ns cislo\[13\]~40 14 COMB LCCOMB_X1_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.507 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'cislo\[13\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[12]~38 cislo[13]~40 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.593 ns cislo\[14\]~42 15 COMB LCCOMB_X1_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.593 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'cislo\[14\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cislo[13]~40 cislo[14]~42 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.099 ns cislo\[15\]~43 16 COMB LCCOMB_X1_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.099 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'cislo\[15\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cislo[14]~42 cislo[15]~43 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.207 ns cislo\[15\] 17 REG LCFF_X1_Y6_N31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.207 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cislo[15]~43 cislo[15] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 76.61 % ) " "Info: Total cell delay = 2.457 ns ( 76.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 23.39 % ) " "Info: Total interconnect delay = 0.750 ns ( 23.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { cislo[0] cislo[1]~16 cislo[2]~18 cislo[3]~20 cislo[4]~22 cislo[5]~24 cislo[6]~26 cislo[7]~28 cislo[8]~30 cislo[9]~32 cislo[10]~34 cislo[11]~36 cislo[12]~38 cislo[13]~40 cislo[14]~42 cislo[15]~43 cislo[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { cislo[0] {} cislo[1]~16 {} cislo[2]~18 {} cislo[3]~20 {} cislo[4]~22 {} cislo[5]~24 {} cislo[6]~26 {} cislo[7]~28 {} cislo[8]~30 {} cislo[9]~32 {} cislo[10]~34 {} cislo[11]~36 {} cislo[12]~38 {} cislo[13]~40 {} cislo[14]~42 {} cislo[15]~43 {} cislo[15] {} } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.433 ns - Smallest " "Info: - Smallest clock skew is -0.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.288 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.666 ns) 2.288 ns cislo\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.288 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { clk cislo[15] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.19 % ) " "Info: Total cell delay = 1.766 ns ( 77.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.522 ns ( 22.81 % ) " "Info: Total interconnect delay = 0.522 ns ( 22.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk cislo[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} cislo[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns cislo\[0\] 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'cislo\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl cislo[0] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl cislo[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} cislo[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk cislo[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} cislo[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl cislo[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} cislo[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { cislo[0] cislo[1]~16 cislo[2]~18 cislo[3]~20 cislo[4]~22 cislo[5]~24 cislo[6]~26 cislo[7]~28 cislo[8]~30 cislo[9]~32 cislo[10]~34 cislo[11]~36 cislo[12]~38 cislo[13]~40 cislo[14]~42 cislo[15]~43 cislo[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { cislo[0] {} cislo[1]~16 {} cislo[2]~18 {} cislo[3]~20 {} cislo[4]~22 {} cislo[5]~24 {} cislo[6]~26 {} cislo[7]~28 {} cislo[8]~30 {} cislo[9]~32 {} cislo[10]~34 {} cislo[11]~36 {} cislo[12]~38 {} cislo[13]~40 {} cislo[14]~42 {} cislo[15]~43 {} cislo[15] {} } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk cislo[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} cislo[15] {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl cislo[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} cislo[0] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[6\] reg\[4\] 14.434 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[6\]\" through register \"reg\[4\]\" is 14.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.927 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns cislo\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk cislo[15] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 3.418 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 3.418 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.927 ns reg\[4\] 4 REG LCFF_X18_Y1_N1 11 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.927 ns; Loc. = LCFF_X18_Y1_N1; Fanout = 11; REG Node = 'reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { cislo[15]~clkctrl reg[4] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.53 % ) " "Info: Total cell delay = 2.736 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.191 ns ( 44.47 % ) " "Info: Total interconnect delay = 2.191 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { clk cislo[15] cislo[15]~clkctrl reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} reg[4] {} } { 0.000ns 0.000ns 0.522ns 0.826ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.203 ns + Longest register pin " "Info: + Longest register to pin delay is 9.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[4\] 1 REG LCFF_X18_Y1_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N1; Fanout = 11; REG Node = 'reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[4] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.206 ns) 2.087 ns Mux1~3 2 COMB LCCOMB_X18_Y1_N6 2 " "Info: 2: + IC(1.881 ns) + CELL(0.206 ns) = 2.087 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 2; COMB Node = 'Mux1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { reg[4] Mux1~3 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.624 ns) 3.378 ns Mux1~4 3 COMB LCCOMB_X19_Y1_N2 1 " "Info: 3: + IC(0.667 ns) + CELL(0.624 ns) = 3.378 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { Mux1~3 Mux1~4 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.651 ns) 4.775 ns Mux1~6 4 COMB LCCOMB_X18_Y1_N8 1 " "Info: 4: + IC(0.746 ns) + CELL(0.651 ns) = 4.775 ns; Loc. = LCCOMB_X18_Y1_N8; Fanout = 1; COMB Node = 'Mux1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { Mux1~4 Mux1~6 } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(3.236 ns) 9.203 ns segment\[6\] 5 PIN PIN_59 0 " "Info: 5: + IC(1.192 ns) + CELL(3.236 ns) = 9.203 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'segment\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { Mux1~6 segment[6] } "NODE_NAME" } } { "registr.vhd" "" { Text "X:/Kováø/registr/registr.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 51.26 % ) " "Info: Total cell delay = 4.717 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.486 ns ( 48.74 % ) " "Info: Total interconnect delay = 4.486 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.203 ns" { reg[4] Mux1~3 Mux1~4 Mux1~6 segment[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.203 ns" { reg[4] {} Mux1~3 {} Mux1~4 {} Mux1~6 {} segment[6] {} } { 0.000ns 1.881ns 0.667ns 0.746ns 1.192ns } { 0.000ns 0.206ns 0.624ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { clk cislo[15] cislo[15]~clkctrl reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} reg[4] {} } { 0.000ns 0.000ns 0.522ns 0.826ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.203 ns" { reg[4] Mux1~3 Mux1~4 Mux1~6 segment[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.203 ns" { reg[4] {} Mux1~3 {} Mux1~4 {} Mux1~6 {} segment[6] {} } { 0.000ns 1.881ns 0.667ns 0.746ns 1.192ns } { 0.000ns 0.206ns 0.624ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 14:55:19 2015 " "Info: Processing ended: Wed Mar 04 14:55:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
