// Seed: 2078487015
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = -1;
  logic [7:0] id_10;
  assign id_4 = id_5;
  always_comb id_1 <= id_10[-1*-1'd0 : (-1)];
  assign id_9 = id_6;
  supply0 id_11;
  id_12(
      id_9
  );
  assign id_11 = -1'h0;
  assign id_7  = -1;
  wire id_13, id_14, id_15, id_16;
  module_0 modCall_1 ();
endmodule
