\hypertarget{union__hw__uart__bdh}{}\section{\+\_\+hw\+\_\+uart\+\_\+bdh Union Reference}
\label{union__hw__uart__bdh}\index{\+\_\+hw\+\_\+uart\+\_\+bdh@{\+\_\+hw\+\_\+uart\+\_\+bdh}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+B\+DH -\/ U\+A\+RT Baud Rate Registers\+: High (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__bdh_1_1__hw__uart__bdh__bitfields}{\+\_\+hw\+\_\+uart\+\_\+bdh\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__bdh_a0c1197d0576eeace74486d8bc5e81312}{}\label{union__hw__uart__bdh_a0c1197d0576eeace74486d8bc5e81312}

\item 
struct \hyperlink{struct__hw__uart__bdh_1_1__hw__uart__bdh__bitfields}{\+\_\+hw\+\_\+uart\+\_\+bdh\+::\+\_\+hw\+\_\+uart\+\_\+bdh\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__bdh_ab5e8b8b0f7768a7b6718fb651d68e2e1}{}\label{union__hw__uart__bdh_ab5e8b8b0f7768a7b6718fb651d68e2e1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+B\+DH -\/ U\+A\+RT Baud Rate Registers\+: High (RW) 

Reset value\+: 0x00U

This register, along with the B\+DL register, controls the prescale divisor for U\+A\+RT baud rate generation. To update the 13-\/bit baud rate setting (S\+BR\mbox{[}12\+:0\mbox{]}), first write to B\+DH to buffer the high half of the new value and then write to B\+DL. The working value in B\+DH does not change until B\+DL is written. B\+DL is reset to a nonzero value, but after reset, the baud rate generator remains disabled until the first time the receiver or transmitter is enabled, that is, when C2\mbox{[}RE\mbox{]} or C2\mbox{[}TE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
