Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 09 13:10:19 2022
| Host         : DESKTOP-63SGNLG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_mem_control_sets_placed.rpt
| Design       : fifo_mem
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              79 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
| ~display/Q[1]  |                         |                  |                3 |              4 |
|  clk_IBUF_BUFG | filtr1/E[0]             | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | fifo/fifo[5]_5          | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[6]_6          | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[7]_4          | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[0][7]_i_1_n_0 | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[1]_1          | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[2]_0          | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[3]_2          | reset_IBUF       |                5 |              8 |
|  clk_IBUF_BUFG | fifo/fifo[4]_3          | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | fifo_ctrl1/rdinc        | reset_IBUF       |                6 |             11 |
|  clk_IBUF_BUFG |                         | reset_IBUF       |                9 |             22 |
+----------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     8 |
| 11     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


