#OPTIONS:"|-layerid|0|-orig_srs|osyn|-top|main|-prodtype|synplify_pro|-useclone|-ui|-I|/home/awhite/Documents/Projects/fpga_led_display/|-I|/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib|-sysv|-primux|-fixsmult|-infer_seqShift|-ice|-sdff_counter|-nram|-divnmod|-nostructver|-devicelib|/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/linux_a_64/c_ver":1672614576
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v":1672614575
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v":1672614575
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v":1672614575
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v":1672614575
#CUR:"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh":1672614575
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":1673233788
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":1673046491
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v":1673014508
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":1673200530
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":1673014510
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":1673014512
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer.v":1673022982
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v":1673213780
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":1673213870
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/pixel_split.v":1673046500
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/rgb565.v":1673014524
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":1673213629
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":1673014670
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":1673221052
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":1673195077
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":1673066338
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_xor.v":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram.v":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh":1672726344
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":1673239464
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":1673239409
#CUR:"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":1673213720
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/awhite/Documents/Projects/fpga_led_display/src/main.v" verilog
1			"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v" verilog
2			"/home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v" verilog
3			"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v" verilog
4			"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v" verilog
5			"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v" verilog
6			"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer.v" verilog
7			"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v" verilog
8			"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v" verilog
9			"/home/awhite/Documents/Projects/fpga_led_display/src/pixel_split.v" verilog
10			"/home/awhite/Documents/Projects/fpga_led_display/src/rgb565.v" verilog
11			"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v" verilog
12			"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v" verilog
13			"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v" verilog
14			"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v" verilog
15			"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v" verilog
16			"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v" verilog
17		*	"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh" verilog
18			"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_xor.v" verilog
19			"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram.v" verilog
20			"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v" verilog
21			"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v" verilog
22			"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v" verilog
23			"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v" verilog
24			"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v" verilog
#Dependency Lists(Uses List)
0 13 14 11 2 8 7 3 22 9 5
1 -1
2 -1
3 4 11
4 -1
5 4 12
6 -1
7 11
8 11
9 10 1
10 -1
11 -1
12 -1
13 -1
14 -1
15 19 17
16 17 21
17 16 17
18 17 16
19 17 16 18
20 17 16
21 17 20 16
22 23
23 24
24 -1
#Dependency Lists(Users Of)
0 -1
1 9
2 0
3 0
4 3 5
5 0
6 -1
7 0
8 0
9 0
10 9
11 0 3 7 8
12 5
13 0
14 0
15 -1
16 17 18 19 20 21
17 15 16 17 18 19 20 21
18 19
19 15
20 21
21 16
22 0
23 22
24 23
#Design Unit to File Association
module work pll 13
module work fm6126init 14
module work timeout 11
module work clock_divider 2
module work matrix_scan 8
module work framebuffer_fetch 7
module work control_module 3
module work multimem 22
module work pixel_split 9
module work debugger 5
module work main 0
module work brightness 1
module work debug_uart_rx 4
module work uart_tx 12
module work framebuffer 6
module work rgb565 10
module work mpram 19
module work newram2 15
module work dpram 21
module work mrram 16
module work mpram_xor 18
module work mpram_gen 20
module work newram3 23
module work Syncore_ram 24
