INFO-FLOW: Workspace D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 17:48:23 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vivado/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vivado/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.764 sec.
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.891 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.918 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.135 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cnn.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang cnn.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.err.log 
Command       ap_eval done; 0.107 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       source D:/vivado/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/vivado/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/vivado/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.101 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.144 sec.
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang conv.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.err.log 
Command       ap_eval done; 0.108 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.112 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.125 sec.
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:28:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling dense.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang dense.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.err.log 
Command       ap_eval done; 0.114 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.16 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.109 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.182 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.125 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.209 sec.
Execute         source D:/vivado/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.196 sec.
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling flat.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang flat.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.err.log 
Command       ap_eval done; 0.104 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.105 sec.
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling pool.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang pool.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.err.log 
Command       ap_eval done; 0.105 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.112 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang utils.cc -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.err.log 
Command       ap_eval done; 0.104 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot -I D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.102 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.g.bc" "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.g.bc" "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.g.bc" "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.g.bc" "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.g.bc" "D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.g.bc D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.g.bc D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.g.bc D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.g.bc D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.g.bc D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.g.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/vivado/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/vivado/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/vivado/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/vivado/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.37 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.371 sec.
Execute       run_link_or_opt -opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.869 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.872 sec.
Execute       run_link_or_opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/vivado/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/vivado/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn 
Execute         ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/vivado/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn -mllvm -hls-db-dir -mllvm D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.846 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:52:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:52:11) in function 'convolution' completely with a factor of 3 (conv.cc:31:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:55:13) in function 'convolution' completely with a factor of 3 (conv.cc:31:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'krn_for_cols' (conv.cc:55:13) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:31:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:31:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.644 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.084 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.0.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.367 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.333 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc to D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:86:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
Command         transform done; 1.158 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.358 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.084 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.2.bc -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.044 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.047 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.352 sec.
Command     elaborate done; 14.427 sec.
Execute     ap_eval exec zip -j D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
Command       ap_set_top_model done; 0.641 sec.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dataflow_section 
Execute       preproc_iomode -model dense_layer_soft_max 
Execute       preproc_iomode -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       preproc_iomode -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       preproc_iomode -model dense_layer 
Execute       preproc_iomode -model dense.7 
Execute       preproc_iomode -model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.7_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.7_Pipeline_1 
Execute       preproc_iomode -model dense.6 
Execute       preproc_iomode -model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.6_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.6_Pipeline_1 
Execute       preproc_iomode -model dense.5 
Execute       preproc_iomode -model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.5_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.5_Pipeline_1 
Execute       preproc_iomode -model dense.4 
Execute       preproc_iomode -model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.4_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.4_Pipeline_1 
Execute       preproc_iomode -model dense.3 
Execute       preproc_iomode -model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.3_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.3_Pipeline_1 
Execute       preproc_iomode -model dense.2 
Execute       preproc_iomode -model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.2_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.2_Pipeline_1 
Execute       preproc_iomode -model dense.1 
Execute       preproc_iomode -model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.1_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.1_Pipeline_1 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model dense_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense_Pipeline_1 
Execute       preproc_iomode -model flattening_layer 
Execute       preproc_iomode -model flattening.7 
Execute       preproc_iomode -model flattening.6 
Execute       preproc_iomode -model flattening.5 
Execute       preproc_iomode -model flattening.4 
Execute       preproc_iomode -model flattening.3 
Execute       preproc_iomode -model flattening.2 
Execute       preproc_iomode -model flattening.1 
Execute       preproc_iomode -model flattening 
Execute       preproc_iomode -model max_pooling_layer 
Execute       preproc_iomode -model max_pooling.7 
Execute       preproc_iomode -model max_pooling.6 
Execute       preproc_iomode -model max_pooling.5 
Execute       preproc_iomode -model max_pooling.4 
Execute       preproc_iomode -model max_pooling.3 
Execute       preproc_iomode -model max_pooling.2 
Execute       preproc_iomode -model max_pooling.1 
Execute       preproc_iomode -model max_pooling 
Execute       preproc_iomode -model convolutional_layer 
Execute       preproc_iomode -model convolution.7 
Execute       preproc_iomode -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.6 
Execute       preproc_iomode -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.5 
Execute       preproc_iomode -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.4 
Execute       preproc_iomode -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.3 
Execute       preproc_iomode -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.2 
Execute       preproc_iomode -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.1 
Execute       preproc_iomode -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution 
Execute       preproc_iomode -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model cnn_Pipeline_10 
Execute       preproc_iomode -model cnn_Pipeline_9 
Execute       preproc_iomode -model cnn_Pipeline_8 
Execute       preproc_iomode -model cnn_Pipeline_7 
Execute       preproc_iomode -model cnn_Pipeline_6 
Execute       preproc_iomode -model cnn_Pipeline_5 
Execute       preproc_iomode -model cnn_Pipeline_4 
Execute       preproc_iomode -model cnn_Pipeline_3 
Execute       preproc_iomode -model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       preproc_iomode -model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.1 max_pooling.2 max_pooling.3 max_pooling.4 max_pooling.5 max_pooling.6 max_pooling.7 max_pooling_layer flattening flattening.1 flattening.2 flattening.3 flattening.4 flattening.5 flattening.6 flattening.7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.1_Pipeline_1 dense.1_Pipeline_dense_for_flat dense.1_Pipeline_VITIS_LOOP_60_2 dense.1 dense.2_Pipeline_1 dense.2_Pipeline_dense_for_flat dense.2_Pipeline_VITIS_LOOP_60_2 dense.2 dense.3_Pipeline_1 dense.3_Pipeline_dense_for_flat dense.3_Pipeline_VITIS_LOOP_60_2 dense.3 dense.4_Pipeline_1 dense.4_Pipeline_dense_for_flat dense.4_Pipeline_VITIS_LOOP_60_2 dense.4 dense.5_Pipeline_1 dense.5_Pipeline_dense_for_flat dense.5_Pipeline_VITIS_LOOP_60_2 dense.5 dense.6_Pipeline_1 dense.6_Pipeline_dense_for_flat dense.6_Pipeline_VITIS_LOOP_60_2 dense.6 dense.7_Pipeline_1 dense.7_Pipeline_dense_for_flat dense.7_Pipeline_VITIS_LOOP_60_2 dense.7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Configuring Module : cnn_Pipeline_pad_for_rows_pad_for_cols ...
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       apply_spec_resource_limit cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO-FLOW: Configuring Module : cnn_Pipeline_clone_for_rows_clone_for_cols ...
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       apply_spec_resource_limit cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO-FLOW: Configuring Module : cnn_Pipeline_3 ...
Execute       set_default_model cnn_Pipeline_3 
Execute       apply_spec_resource_limit cnn_Pipeline_3 
INFO-FLOW: Configuring Module : cnn_Pipeline_4 ...
Execute       set_default_model cnn_Pipeline_4 
Execute       apply_spec_resource_limit cnn_Pipeline_4 
INFO-FLOW: Configuring Module : cnn_Pipeline_5 ...
Execute       set_default_model cnn_Pipeline_5 
Execute       apply_spec_resource_limit cnn_Pipeline_5 
INFO-FLOW: Configuring Module : cnn_Pipeline_6 ...
Execute       set_default_model cnn_Pipeline_6 
Execute       apply_spec_resource_limit cnn_Pipeline_6 
INFO-FLOW: Configuring Module : cnn_Pipeline_7 ...
Execute       set_default_model cnn_Pipeline_7 
Execute       apply_spec_resource_limit cnn_Pipeline_7 
INFO-FLOW: Configuring Module : cnn_Pipeline_8 ...
Execute       set_default_model cnn_Pipeline_8 
Execute       apply_spec_resource_limit cnn_Pipeline_8 
INFO-FLOW: Configuring Module : cnn_Pipeline_9 ...
Execute       set_default_model cnn_Pipeline_9 
Execute       apply_spec_resource_limit cnn_Pipeline_9 
INFO-FLOW: Configuring Module : cnn_Pipeline_10 ...
Execute       set_default_model cnn_Pipeline_10 
Execute       apply_spec_resource_limit cnn_Pipeline_10 
INFO-FLOW: Configuring Module : convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution ...
Execute       set_default_model convolution 
Execute       apply_spec_resource_limit convolution 
INFO-FLOW: Configuring Module : convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.1 ...
Execute       set_default_model convolution.1 
Execute       apply_spec_resource_limit convolution.1 
INFO-FLOW: Configuring Module : convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.2 ...
Execute       set_default_model convolution.2 
Execute       apply_spec_resource_limit convolution.2 
INFO-FLOW: Configuring Module : convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.3 ...
Execute       set_default_model convolution.3 
Execute       apply_spec_resource_limit convolution.3 
INFO-FLOW: Configuring Module : convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.4 ...
Execute       set_default_model convolution.4 
Execute       apply_spec_resource_limit convolution.4 
INFO-FLOW: Configuring Module : convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.5 ...
Execute       set_default_model convolution.5 
Execute       apply_spec_resource_limit convolution.5 
INFO-FLOW: Configuring Module : convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.6 ...
Execute       set_default_model convolution.6 
Execute       apply_spec_resource_limit convolution.6 
INFO-FLOW: Configuring Module : convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.7 ...
Execute       set_default_model convolution.7 
Execute       apply_spec_resource_limit convolution.7 
INFO-FLOW: Configuring Module : convolutional_layer ...
Execute       set_default_model convolutional_layer 
Execute       apply_spec_resource_limit convolutional_layer 
INFO-FLOW: Configuring Module : max_pooling ...
Execute       set_default_model max_pooling 
Execute       apply_spec_resource_limit max_pooling 
INFO-FLOW: Configuring Module : max_pooling.1 ...
Execute       set_default_model max_pooling.1 
Execute       apply_spec_resource_limit max_pooling.1 
INFO-FLOW: Configuring Module : max_pooling.2 ...
Execute       set_default_model max_pooling.2 
Execute       apply_spec_resource_limit max_pooling.2 
INFO-FLOW: Configuring Module : max_pooling.3 ...
Execute       set_default_model max_pooling.3 
Execute       apply_spec_resource_limit max_pooling.3 
INFO-FLOW: Configuring Module : max_pooling.4 ...
Execute       set_default_model max_pooling.4 
Execute       apply_spec_resource_limit max_pooling.4 
INFO-FLOW: Configuring Module : max_pooling.5 ...
Execute       set_default_model max_pooling.5 
Execute       apply_spec_resource_limit max_pooling.5 
INFO-FLOW: Configuring Module : max_pooling.6 ...
Execute       set_default_model max_pooling.6 
Execute       apply_spec_resource_limit max_pooling.6 
INFO-FLOW: Configuring Module : max_pooling.7 ...
Execute       set_default_model max_pooling.7 
Execute       apply_spec_resource_limit max_pooling.7 
INFO-FLOW: Configuring Module : max_pooling_layer ...
Execute       set_default_model max_pooling_layer 
Execute       apply_spec_resource_limit max_pooling_layer 
INFO-FLOW: Configuring Module : flattening ...
Execute       set_default_model flattening 
Execute       apply_spec_resource_limit flattening 
INFO-FLOW: Configuring Module : flattening.1 ...
Execute       set_default_model flattening.1 
Execute       apply_spec_resource_limit flattening.1 
INFO-FLOW: Configuring Module : flattening.2 ...
Execute       set_default_model flattening.2 
Execute       apply_spec_resource_limit flattening.2 
INFO-FLOW: Configuring Module : flattening.3 ...
Execute       set_default_model flattening.3 
Execute       apply_spec_resource_limit flattening.3 
INFO-FLOW: Configuring Module : flattening.4 ...
Execute       set_default_model flattening.4 
Execute       apply_spec_resource_limit flattening.4 
INFO-FLOW: Configuring Module : flattening.5 ...
Execute       set_default_model flattening.5 
Execute       apply_spec_resource_limit flattening.5 
INFO-FLOW: Configuring Module : flattening.6 ...
Execute       set_default_model flattening.6 
Execute       apply_spec_resource_limit flattening.6 
INFO-FLOW: Configuring Module : flattening.7 ...
Execute       set_default_model flattening.7 
Execute       apply_spec_resource_limit flattening.7 
INFO-FLOW: Configuring Module : flattening_layer ...
Execute       set_default_model flattening_layer 
Execute       apply_spec_resource_limit flattening_layer 
INFO-FLOW: Configuring Module : dense_Pipeline_1 ...
Execute       set_default_model dense_Pipeline_1 
Execute       apply_spec_resource_limit dense_Pipeline_1 
INFO-FLOW: Configuring Module : dense_Pipeline_dense_for_flat ...
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : dense.1_Pipeline_1 ...
Execute       set_default_model dense.1_Pipeline_1 
Execute       apply_spec_resource_limit dense.1_Pipeline_1 
INFO-FLOW: Configuring Module : dense.1_Pipeline_dense_for_flat ...
Execute       set_default_model dense.1_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.1_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.1_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.1_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.1 ...
Execute       set_default_model dense.1 
Execute       apply_spec_resource_limit dense.1 
INFO-FLOW: Configuring Module : dense.2_Pipeline_1 ...
Execute       set_default_model dense.2_Pipeline_1 
Execute       apply_spec_resource_limit dense.2_Pipeline_1 
INFO-FLOW: Configuring Module : dense.2_Pipeline_dense_for_flat ...
Execute       set_default_model dense.2_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.2_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.2_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.2_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.2 ...
Execute       set_default_model dense.2 
Execute       apply_spec_resource_limit dense.2 
INFO-FLOW: Configuring Module : dense.3_Pipeline_1 ...
Execute       set_default_model dense.3_Pipeline_1 
Execute       apply_spec_resource_limit dense.3_Pipeline_1 
INFO-FLOW: Configuring Module : dense.3_Pipeline_dense_for_flat ...
Execute       set_default_model dense.3_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.3_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.3_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.3_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.3 ...
Execute       set_default_model dense.3 
Execute       apply_spec_resource_limit dense.3 
INFO-FLOW: Configuring Module : dense.4_Pipeline_1 ...
Execute       set_default_model dense.4_Pipeline_1 
Execute       apply_spec_resource_limit dense.4_Pipeline_1 
INFO-FLOW: Configuring Module : dense.4_Pipeline_dense_for_flat ...
Execute       set_default_model dense.4_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.4_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.4_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.4_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.4 ...
Execute       set_default_model dense.4 
Execute       apply_spec_resource_limit dense.4 
INFO-FLOW: Configuring Module : dense.5_Pipeline_1 ...
Execute       set_default_model dense.5_Pipeline_1 
Execute       apply_spec_resource_limit dense.5_Pipeline_1 
INFO-FLOW: Configuring Module : dense.5_Pipeline_dense_for_flat ...
Execute       set_default_model dense.5_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.5_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.5_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.5_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.5 ...
Execute       set_default_model dense.5 
Execute       apply_spec_resource_limit dense.5 
INFO-FLOW: Configuring Module : dense.6_Pipeline_1 ...
Execute       set_default_model dense.6_Pipeline_1 
Execute       apply_spec_resource_limit dense.6_Pipeline_1 
INFO-FLOW: Configuring Module : dense.6_Pipeline_dense_for_flat ...
Execute       set_default_model dense.6_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.6_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.6_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.6_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.6 ...
Execute       set_default_model dense.6 
Execute       apply_spec_resource_limit dense.6 
INFO-FLOW: Configuring Module : dense.7_Pipeline_1 ...
Execute       set_default_model dense.7_Pipeline_1 
Execute       apply_spec_resource_limit dense.7_Pipeline_1 
INFO-FLOW: Configuring Module : dense.7_Pipeline_dense_for_flat ...
Execute       set_default_model dense.7_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.7_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.7_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.7_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.7 ...
Execute       set_default_model dense.7 
Execute       apply_spec_resource_limit dense.7 
INFO-FLOW: Configuring Module : dense_layer ...
Execute       set_default_model dense_layer 
Execute       apply_spec_resource_limit dense_layer 
INFO-FLOW: Configuring Module : dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       apply_spec_resource_limit dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO-FLOW: Configuring Module : dense_layer_soft_max_Pipeline_dense_soft_max_for_digits ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       apply_spec_resource_limit dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO-FLOW: Configuring Module : dense_layer_soft_max ...
Execute       set_default_model dense_layer_soft_max 
Execute       apply_spec_resource_limit dense_layer_soft_max 
INFO-FLOW: Configuring Module : dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       apply_spec_resource_limit dataflow_section 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.1 max_pooling.2 max_pooling.3 max_pooling.4 max_pooling.5 max_pooling.6 max_pooling.7 max_pooling_layer flattening flattening.1 flattening.2 flattening.3 flattening.4 flattening.5 flattening.6 flattening.7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.1_Pipeline_1 dense.1_Pipeline_dense_for_flat dense.1_Pipeline_VITIS_LOOP_60_2 dense.1 dense.2_Pipeline_1 dense.2_Pipeline_dense_for_flat dense.2_Pipeline_VITIS_LOOP_60_2 dense.2 dense.3_Pipeline_1 dense.3_Pipeline_dense_for_flat dense.3_Pipeline_VITIS_LOOP_60_2 dense.3 dense.4_Pipeline_1 dense.4_Pipeline_dense_for_flat dense.4_Pipeline_VITIS_LOOP_60_2 dense.4 dense.5_Pipeline_1 dense.5_Pipeline_dense_for_flat dense.5_Pipeline_VITIS_LOOP_60_2 dense.5 dense.6_Pipeline_1 dense.6_Pipeline_dense_for_flat dense.6_Pipeline_VITIS_LOOP_60_2 dense.6 dense.7_Pipeline_1 dense.7_Pipeline_dense_for_flat dense.7_Pipeline_VITIS_LOOP_60_2 dense.7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Preprocessing Module: cnn_Pipeline_pad_for_rows_pad_for_cols ...
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       cdfg_preprocess -model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_clone_for_rows_clone_for_cols ...
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       cdfg_preprocess -model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_3 ...
Execute       set_default_model cnn_Pipeline_3 
Execute       cdfg_preprocess -model cnn_Pipeline_3 
Execute       rtl_gen_preprocess cnn_Pipeline_3 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_4 ...
Execute       set_default_model cnn_Pipeline_4 
Execute       cdfg_preprocess -model cnn_Pipeline_4 
Execute       rtl_gen_preprocess cnn_Pipeline_4 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_5 ...
Execute       set_default_model cnn_Pipeline_5 
Execute       cdfg_preprocess -model cnn_Pipeline_5 
Execute       rtl_gen_preprocess cnn_Pipeline_5 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_6 ...
Execute       set_default_model cnn_Pipeline_6 
Execute       cdfg_preprocess -model cnn_Pipeline_6 
Execute       rtl_gen_preprocess cnn_Pipeline_6 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_7 ...
Execute       set_default_model cnn_Pipeline_7 
Execute       cdfg_preprocess -model cnn_Pipeline_7 
Execute       rtl_gen_preprocess cnn_Pipeline_7 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_8 ...
Execute       set_default_model cnn_Pipeline_8 
Execute       cdfg_preprocess -model cnn_Pipeline_8 
Execute       rtl_gen_preprocess cnn_Pipeline_8 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_9 ...
Execute       set_default_model cnn_Pipeline_9 
Execute       cdfg_preprocess -model cnn_Pipeline_9 
Execute       rtl_gen_preprocess cnn_Pipeline_9 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_10 ...
Execute       set_default_model cnn_Pipeline_10 
Execute       cdfg_preprocess -model cnn_Pipeline_10 
Execute       rtl_gen_preprocess cnn_Pipeline_10 
INFO-FLOW: Preprocessing Module: convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution ...
Execute       set_default_model convolution 
Execute       cdfg_preprocess -model convolution 
Execute       rtl_gen_preprocess convolution 
INFO-FLOW: Preprocessing Module: convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.1 ...
Execute       set_default_model convolution.1 
Execute       cdfg_preprocess -model convolution.1 
Execute       rtl_gen_preprocess convolution.1 
INFO-FLOW: Preprocessing Module: convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.2 ...
Execute       set_default_model convolution.2 
Execute       cdfg_preprocess -model convolution.2 
Execute       rtl_gen_preprocess convolution.2 
INFO-FLOW: Preprocessing Module: convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.3 ...
Execute       set_default_model convolution.3 
Execute       cdfg_preprocess -model convolution.3 
Execute       rtl_gen_preprocess convolution.3 
INFO-FLOW: Preprocessing Module: convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.4 ...
Execute       set_default_model convolution.4 
Execute       cdfg_preprocess -model convolution.4 
Execute       rtl_gen_preprocess convolution.4 
INFO-FLOW: Preprocessing Module: convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.5 ...
Execute       set_default_model convolution.5 
Execute       cdfg_preprocess -model convolution.5 
Execute       rtl_gen_preprocess convolution.5 
INFO-FLOW: Preprocessing Module: convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.6 ...
Execute       set_default_model convolution.6 
Execute       cdfg_preprocess -model convolution.6 
Execute       rtl_gen_preprocess convolution.6 
INFO-FLOW: Preprocessing Module: convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.7 ...
Execute       set_default_model convolution.7 
Execute       cdfg_preprocess -model convolution.7 
Execute       rtl_gen_preprocess convolution.7 
INFO-FLOW: Preprocessing Module: convolutional_layer ...
Execute       set_default_model convolutional_layer 
Execute       cdfg_preprocess -model convolutional_layer 
Execute       rtl_gen_preprocess convolutional_layer 
INFO-FLOW: Preprocessing Module: max_pooling ...
Execute       set_default_model max_pooling 
Execute       cdfg_preprocess -model max_pooling 
Execute       rtl_gen_preprocess max_pooling 
INFO-FLOW: Preprocessing Module: max_pooling.1 ...
Execute       set_default_model max_pooling.1 
Execute       cdfg_preprocess -model max_pooling.1 
Execute       rtl_gen_preprocess max_pooling.1 
INFO-FLOW: Preprocessing Module: max_pooling.2 ...
Execute       set_default_model max_pooling.2 
Execute       cdfg_preprocess -model max_pooling.2 
Execute       rtl_gen_preprocess max_pooling.2 
INFO-FLOW: Preprocessing Module: max_pooling.3 ...
Execute       set_default_model max_pooling.3 
Execute       cdfg_preprocess -model max_pooling.3 
Execute       rtl_gen_preprocess max_pooling.3 
INFO-FLOW: Preprocessing Module: max_pooling.4 ...
Execute       set_default_model max_pooling.4 
Execute       cdfg_preprocess -model max_pooling.4 
Execute       rtl_gen_preprocess max_pooling.4 
INFO-FLOW: Preprocessing Module: max_pooling.5 ...
Execute       set_default_model max_pooling.5 
Execute       cdfg_preprocess -model max_pooling.5 
Execute       rtl_gen_preprocess max_pooling.5 
INFO-FLOW: Preprocessing Module: max_pooling.6 ...
Execute       set_default_model max_pooling.6 
Execute       cdfg_preprocess -model max_pooling.6 
Execute       rtl_gen_preprocess max_pooling.6 
INFO-FLOW: Preprocessing Module: max_pooling.7 ...
Execute       set_default_model max_pooling.7 
Execute       cdfg_preprocess -model max_pooling.7 
Execute       rtl_gen_preprocess max_pooling.7 
INFO-FLOW: Preprocessing Module: max_pooling_layer ...
Execute       set_default_model max_pooling_layer 
Execute       cdfg_preprocess -model max_pooling_layer 
Execute       rtl_gen_preprocess max_pooling_layer 
INFO-FLOW: Preprocessing Module: flattening ...
Execute       set_default_model flattening 
Execute       cdfg_preprocess -model flattening 
Execute       rtl_gen_preprocess flattening 
INFO-FLOW: Preprocessing Module: flattening.1 ...
Execute       set_default_model flattening.1 
Execute       cdfg_preprocess -model flattening.1 
Execute       rtl_gen_preprocess flattening.1 
INFO-FLOW: Preprocessing Module: flattening.2 ...
Execute       set_default_model flattening.2 
Execute       cdfg_preprocess -model flattening.2 
Execute       rtl_gen_preprocess flattening.2 
INFO-FLOW: Preprocessing Module: flattening.3 ...
Execute       set_default_model flattening.3 
Execute       cdfg_preprocess -model flattening.3 
Execute       rtl_gen_preprocess flattening.3 
INFO-FLOW: Preprocessing Module: flattening.4 ...
Execute       set_default_model flattening.4 
Execute       cdfg_preprocess -model flattening.4 
Execute       rtl_gen_preprocess flattening.4 
INFO-FLOW: Preprocessing Module: flattening.5 ...
Execute       set_default_model flattening.5 
Execute       cdfg_preprocess -model flattening.5 
Execute       rtl_gen_preprocess flattening.5 
INFO-FLOW: Preprocessing Module: flattening.6 ...
Execute       set_default_model flattening.6 
Execute       cdfg_preprocess -model flattening.6 
Execute       rtl_gen_preprocess flattening.6 
INFO-FLOW: Preprocessing Module: flattening.7 ...
Execute       set_default_model flattening.7 
Execute       cdfg_preprocess -model flattening.7 
Execute       rtl_gen_preprocess flattening.7 
INFO-FLOW: Preprocessing Module: flattening_layer ...
Execute       set_default_model flattening_layer 
Execute       cdfg_preprocess -model flattening_layer 
Execute       rtl_gen_preprocess flattening_layer 
INFO-FLOW: Preprocessing Module: dense_Pipeline_1 ...
Execute       set_default_model dense_Pipeline_1 
Execute       cdfg_preprocess -model dense_Pipeline_1 
Execute       rtl_gen_preprocess dense_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense_Pipeline_dense_for_flat ...
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: dense.1_Pipeline_1 ...
Execute       set_default_model dense.1_Pipeline_1 
Execute       cdfg_preprocess -model dense.1_Pipeline_1 
Execute       rtl_gen_preprocess dense.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.1_Pipeline_dense_for_flat ...
Execute       set_default_model dense.1_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.1_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.1_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.1_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.1_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.1 ...
Execute       set_default_model dense.1 
Execute       cdfg_preprocess -model dense.1 
Execute       rtl_gen_preprocess dense.1 
INFO-FLOW: Preprocessing Module: dense.2_Pipeline_1 ...
Execute       set_default_model dense.2_Pipeline_1 
Execute       cdfg_preprocess -model dense.2_Pipeline_1 
Execute       rtl_gen_preprocess dense.2_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.2_Pipeline_dense_for_flat ...
Execute       set_default_model dense.2_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.2_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.2_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.2_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.2_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.2 ...
Execute       set_default_model dense.2 
Execute       cdfg_preprocess -model dense.2 
Execute       rtl_gen_preprocess dense.2 
INFO-FLOW: Preprocessing Module: dense.3_Pipeline_1 ...
Execute       set_default_model dense.3_Pipeline_1 
Execute       cdfg_preprocess -model dense.3_Pipeline_1 
Execute       rtl_gen_preprocess dense.3_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.3_Pipeline_dense_for_flat ...
Execute       set_default_model dense.3_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.3_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.3_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.3_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.3_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.3 ...
Execute       set_default_model dense.3 
Execute       cdfg_preprocess -model dense.3 
Execute       rtl_gen_preprocess dense.3 
INFO-FLOW: Preprocessing Module: dense.4_Pipeline_1 ...
Execute       set_default_model dense.4_Pipeline_1 
Execute       cdfg_preprocess -model dense.4_Pipeline_1 
Execute       rtl_gen_preprocess dense.4_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.4_Pipeline_dense_for_flat ...
Execute       set_default_model dense.4_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.4_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.4_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.4_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.4_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.4 ...
Execute       set_default_model dense.4 
Execute       cdfg_preprocess -model dense.4 
Execute       rtl_gen_preprocess dense.4 
INFO-FLOW: Preprocessing Module: dense.5_Pipeline_1 ...
Execute       set_default_model dense.5_Pipeline_1 
Execute       cdfg_preprocess -model dense.5_Pipeline_1 
Execute       rtl_gen_preprocess dense.5_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.5_Pipeline_dense_for_flat ...
Execute       set_default_model dense.5_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.5_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.5_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.5_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.5_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.5 ...
Execute       set_default_model dense.5 
Execute       cdfg_preprocess -model dense.5 
Execute       rtl_gen_preprocess dense.5 
INFO-FLOW: Preprocessing Module: dense.6_Pipeline_1 ...
Execute       set_default_model dense.6_Pipeline_1 
Execute       cdfg_preprocess -model dense.6_Pipeline_1 
Execute       rtl_gen_preprocess dense.6_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.6_Pipeline_dense_for_flat ...
Execute       set_default_model dense.6_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.6_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.6_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.6_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.6_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.6 ...
Execute       set_default_model dense.6 
Execute       cdfg_preprocess -model dense.6 
Execute       rtl_gen_preprocess dense.6 
INFO-FLOW: Preprocessing Module: dense.7_Pipeline_1 ...
Execute       set_default_model dense.7_Pipeline_1 
Execute       cdfg_preprocess -model dense.7_Pipeline_1 
Execute       rtl_gen_preprocess dense.7_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.7_Pipeline_dense_for_flat ...
Execute       set_default_model dense.7_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.7_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.7_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.7_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.7_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.7 ...
Execute       set_default_model dense.7 
Execute       cdfg_preprocess -model dense.7 
Execute       rtl_gen_preprocess dense.7 
INFO-FLOW: Preprocessing Module: dense_layer ...
Execute       set_default_model dense_layer 
Execute       cdfg_preprocess -model dense_layer 
Execute       rtl_gen_preprocess dense_layer 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       cdfg_preprocess -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       cdfg_preprocess -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max ...
Execute       set_default_model dense_layer_soft_max 
Execute       cdfg_preprocess -model dense_layer_soft_max 
Execute       rtl_gen_preprocess dense_layer_soft_max 
INFO-FLOW: Preprocessing Module: dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       cdfg_preprocess -model dataflow_section 
Execute       rtl_gen_preprocess dataflow_section 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.1 max_pooling.2 max_pooling.3 max_pooling.4 max_pooling.5 max_pooling.6 max_pooling.7 max_pooling_layer flattening flattening.1 flattening.2 flattening.3 flattening.4 flattening.5 flattening.6 flattening.7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.1_Pipeline_1 dense.1_Pipeline_dense_for_flat dense.1_Pipeline_VITIS_LOOP_60_2 dense.1 dense.2_Pipeline_1 dense.2_Pipeline_dense_for_flat dense.2_Pipeline_VITIS_LOOP_60_2 dense.2 dense.3_Pipeline_1 dense.3_Pipeline_dense_for_flat dense.3_Pipeline_VITIS_LOOP_60_2 dense.3 dense.4_Pipeline_1 dense.4_Pipeline_dense_for_flat dense.4_Pipeline_VITIS_LOOP_60_2 dense.4 dense.5_Pipeline_1 dense.5_Pipeline_dense_for_flat dense.5_Pipeline_VITIS_LOOP_60_2 dense.5 dense.6_Pipeline_1 dense.6_Pipeline_dense_for_flat dense.6_Pipeline_VITIS_LOOP_60_2 dense.6 dense.7_Pipeline_1 dense.7_Pipeline_dense_for_flat dense.7_Pipeline_VITIS_LOOP_60_2 dense.7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       schedule -model cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.179 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_pad_for_rows_pad_for_cols.
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       bind -model cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_pad_for_rows_pad_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       schedule -model cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_clone_for_rows_clone_for_cols.
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       bind -model cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_clone_for_rows_clone_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_3 
Execute       schedule -model cnn_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_3.
Execute       set_default_model cnn_Pipeline_3 
Execute       bind -model cnn_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_4 
Execute       schedule -model cnn_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_4.
Execute       set_default_model cnn_Pipeline_4 
Execute       bind -model cnn_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_5 
Execute       schedule -model cnn_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_5.
Execute       set_default_model cnn_Pipeline_5 
Execute       bind -model cnn_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_6 
Execute       schedule -model cnn_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_6.
Execute       set_default_model cnn_Pipeline_6 
Execute       bind -model cnn_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_7 
Execute       schedule -model cnn_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_7.
Execute       set_default_model cnn_Pipeline_7 
Execute       bind -model cnn_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_8 
Execute       schedule -model cnn_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_8.
Execute       set_default_model cnn_Pipeline_8 
Execute       bind -model cnn_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_9 
Execute       schedule -model cnn_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_9.
Execute       set_default_model cnn_Pipeline_9 
Execute       bind -model cnn_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_10 
Execute       schedule -model cnn_Pipeline_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_10.
Execute       set_default_model cnn_Pipeline_10 
Execute       bind -model cnn_Pipeline_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.312 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.303 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.207 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.358 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution 
Execute       schedule -model convolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.
Execute       set_default_model convolution 
Execute       bind -model convolution 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.186 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.bind.adb -f 
INFO-FLOW: Finish binding convolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.319 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.305 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.338 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.1 
Execute       schedule -model convolution.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.1.
Execute       set_default_model convolution.1 
Execute       bind -model convolution.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.bind.adb -f 
INFO-FLOW: Finish binding convolution.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.324 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.321 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.2 
Execute       schedule -model convolution.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.2.
Execute       set_default_model convolution.2 
Execute       bind -model convolution.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.184 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.bind.adb -f 
INFO-FLOW: Finish binding convolution.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.302 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.342 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.3 
Execute       schedule -model convolution.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.3.
Execute       set_default_model convolution.3 
Execute       bind -model convolution.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.187 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.bind.adb -f 
INFO-FLOW: Finish binding convolution.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.322 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.297 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.235 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.362 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.4 
Execute       schedule -model convolution.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.4.
Execute       set_default_model convolution.4 
Execute       bind -model convolution.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.193 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.bind.adb -f 
INFO-FLOW: Finish binding convolution.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.314 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.357 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.5 
Execute       schedule -model convolution.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.5.
Execute       set_default_model convolution.5 
Execute       bind -model convolution.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.196 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.bind.adb -f 
INFO-FLOW: Finish binding convolution.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.412 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.256 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.356 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.6 
Execute       schedule -model convolution.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.6.
Execute       set_default_model convolution.6 
Execute       bind -model convolution.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.193 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.bind.adb -f 
INFO-FLOW: Finish binding convolution.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.368 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.333 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.237 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.364 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.7 
Execute       schedule -model convolution.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.7.
Execute       set_default_model convolution.7 
Execute       bind -model convolution.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.199 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.bind.adb -f 
INFO-FLOW: Finish binding convolution.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolutional_layer 
Execute       schedule -model convolutional_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.sched.adb -f 
INFO-FLOW: Finish scheduling convolutional_layer.
Execute       set_default_model convolutional_layer 
Execute       bind -model convolutional_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.566 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.617 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.bind.adb -f 
INFO-FLOW: Finish binding convolutional_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling 
Execute       schedule -model max_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.
Execute       set_default_model max_pooling 
Execute       bind -model max_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.1 
Execute       schedule -model max_pooling.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.1.
Execute       set_default_model max_pooling.1 
Execute       bind -model max_pooling.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.2 
Execute       schedule -model max_pooling.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.2.
Execute       set_default_model max_pooling.2 
Execute       bind -model max_pooling.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.3 
Execute       schedule -model max_pooling.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.3.
Execute       set_default_model max_pooling.3 
Execute       bind -model max_pooling.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.4 
Execute       schedule -model max_pooling.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.4.
Execute       set_default_model max_pooling.4 
Execute       bind -model max_pooling.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.5 
Execute       schedule -model max_pooling.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.5.
Execute       set_default_model max_pooling.5 
Execute       bind -model max_pooling.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.136 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.6 
Execute       schedule -model max_pooling.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.6.
Execute       set_default_model max_pooling.6 
Execute       bind -model max_pooling.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.7 
Execute       schedule -model max_pooling.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.7.
Execute       set_default_model max_pooling.7 
Execute       bind -model max_pooling.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling_layer 
Execute       schedule -model max_pooling_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling_layer.
Execute       set_default_model max_pooling_layer 
Execute       bind -model max_pooling_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.266 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.591 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.bind.adb -f 
INFO-FLOW: Finish binding max_pooling_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening 
Execute       schedule -model flattening 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.
Execute       set_default_model flattening 
Execute       bind -model flattening 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.bind.adb -f 
INFO-FLOW: Finish binding flattening.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.1 
Execute       schedule -model flattening.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.1.
Execute       set_default_model flattening.1 
Execute       bind -model flattening.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.bind.adb -f 
INFO-FLOW: Finish binding flattening.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.2 
Execute       schedule -model flattening.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.2.
Execute       set_default_model flattening.2 
Execute       bind -model flattening.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.bind.adb -f 
INFO-FLOW: Finish binding flattening.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.3 
Execute       schedule -model flattening.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.3.
Execute       set_default_model flattening.3 
Execute       bind -model flattening.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.bind.adb -f 
INFO-FLOW: Finish binding flattening.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.4 
Execute       schedule -model flattening.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.4.
Execute       set_default_model flattening.4 
Execute       bind -model flattening.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.bind.adb -f 
INFO-FLOW: Finish binding flattening.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.5 
Execute       schedule -model flattening.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.5.
Execute       set_default_model flattening.5 
Execute       bind -model flattening.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.bind.adb -f 
INFO-FLOW: Finish binding flattening.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.6 
Execute       schedule -model flattening.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.6.
Execute       set_default_model flattening.6 
Execute       bind -model flattening.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.bind.adb -f 
INFO-FLOW: Finish binding flattening.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.7 
Execute       schedule -model flattening.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.7.
Execute       set_default_model flattening.7 
Execute       bind -model flattening.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.bind.adb -f 
INFO-FLOW: Finish binding flattening.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening_layer 
Execute       schedule -model flattening_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.sched.adb -f 
INFO-FLOW: Finish scheduling flattening_layer.
Execute       set_default_model flattening_layer 
Execute       bind -model flattening_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.bind.adb -f 
INFO-FLOW: Finish binding flattening_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_1 
Execute       schedule -model dense_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_1.
Execute       set_default_model dense_Pipeline_1 
Execute       bind -model dense_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       schedule -model dense_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_dense_for_flat.
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       bind -model dense_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.sched.adb -f 
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.bind.adb -f 
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.1_Pipeline_1 
Execute       schedule -model dense.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.1_Pipeline_1.
Execute       set_default_model dense.1_Pipeline_1 
Execute       bind -model dense.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.1_Pipeline_dense_for_flat 
Execute       schedule -model dense.1_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.205 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.1_Pipeline_dense_for_flat.
Execute       set_default_model dense.1_Pipeline_dense_for_flat 
Execute       bind -model dense.1_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.1_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.1_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.1_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.1_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.1_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.1 
Execute       schedule -model dense.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.1.
Execute       set_default_model dense.1 
Execute       bind -model dense.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.bind.adb -f 
INFO-FLOW: Finish binding dense.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.2_Pipeline_1 
Execute       schedule -model dense.2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.2_Pipeline_1.
Execute       set_default_model dense.2_Pipeline_1 
Execute       bind -model dense.2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.2_Pipeline_dense_for_flat 
Execute       schedule -model dense.2_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.185 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.2_Pipeline_dense_for_flat.
Execute       set_default_model dense.2_Pipeline_dense_for_flat 
Execute       bind -model dense.2_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.2_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.2_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.2_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.2_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.2_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.2 
Execute       schedule -model dense.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.2.
Execute       set_default_model dense.2 
Execute       bind -model dense.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.bind.adb -f 
INFO-FLOW: Finish binding dense.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.3_Pipeline_1 
Execute       schedule -model dense.3_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.3_Pipeline_1.
Execute       set_default_model dense.3_Pipeline_1 
Execute       bind -model dense.3_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.3_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.3_Pipeline_dense_for_flat 
Execute       schedule -model dense.3_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.164 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.3_Pipeline_dense_for_flat.
Execute       set_default_model dense.3_Pipeline_dense_for_flat 
Execute       bind -model dense.3_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.136 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.3_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.3_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.3_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.3_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.3_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.3 
Execute       schedule -model dense.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.sched.adb -f 
INFO-FLOW: Finish scheduling dense.3.
Execute       set_default_model dense.3 
Execute       bind -model dense.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.bind.adb -f 
INFO-FLOW: Finish binding dense.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.4_Pipeline_1 
Execute       schedule -model dense.4_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.4_Pipeline_1.
Execute       set_default_model dense.4_Pipeline_1 
Execute       bind -model dense.4_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.4_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.4_Pipeline_dense_for_flat 
Execute       schedule -model dense.4_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.168 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.4_Pipeline_dense_for_flat.
Execute       set_default_model dense.4_Pipeline_dense_for_flat 
Execute       bind -model dense.4_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.4_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.4_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.4_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.4_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.4_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.4 
Execute       schedule -model dense.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.sched.adb -f 
INFO-FLOW: Finish scheduling dense.4.
Execute       set_default_model dense.4 
Execute       bind -model dense.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.bind.adb -f 
INFO-FLOW: Finish binding dense.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.5_Pipeline_1 
Execute       schedule -model dense.5_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.5_Pipeline_1.
Execute       set_default_model dense.5_Pipeline_1 
Execute       bind -model dense.5_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.5_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.5_Pipeline_dense_for_flat 
Execute       schedule -model dense.5_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.153 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.5_Pipeline_dense_for_flat.
Execute       set_default_model dense.5_Pipeline_dense_for_flat 
Execute       bind -model dense.5_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.133 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.5_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.5_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.5_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.5_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.5_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.5 
Execute       schedule -model dense.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.sched.adb -f 
INFO-FLOW: Finish scheduling dense.5.
Execute       set_default_model dense.5 
Execute       bind -model dense.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.bind.adb -f 
INFO-FLOW: Finish binding dense.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.6_Pipeline_1 
Execute       schedule -model dense.6_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.6_Pipeline_1.
Execute       set_default_model dense.6_Pipeline_1 
Execute       bind -model dense.6_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.6_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.6_Pipeline_dense_for_flat 
Execute       schedule -model dense.6_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.6_Pipeline_dense_for_flat.
Execute       set_default_model dense.6_Pipeline_dense_for_flat 
Execute       bind -model dense.6_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.6_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.6_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.6_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.6_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.6_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.6 
Execute       schedule -model dense.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.sched.adb -f 
INFO-FLOW: Finish scheduling dense.6.
Execute       set_default_model dense.6 
Execute       bind -model dense.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.bind.adb -f 
INFO-FLOW: Finish binding dense.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.7_Pipeline_1 
Execute       schedule -model dense.7_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.7_Pipeline_1.
Execute       set_default_model dense.7_Pipeline_1 
Execute       bind -model dense.7_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.7_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.7_Pipeline_dense_for_flat 
Execute       schedule -model dense.7_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.249 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.173 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.7_Pipeline_dense_for_flat.
Execute       set_default_model dense.7_Pipeline_dense_for_flat 
Execute       bind -model dense.7_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.174 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.7_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.7_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.7_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.7_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.7_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.7 
Execute       schedule -model dense.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.sched.adb -f 
INFO-FLOW: Finish scheduling dense.7.
Execute       set_default_model dense.7 
Execute       bind -model dense.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.bind.adb -f 
INFO-FLOW: Finish binding dense.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer 
Execute       schedule -model dense_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer.
Execute       set_default_model dense_layer 
Execute       bind -model dense_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.222 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.261 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.bind.adb -f 
INFO-FLOW: Finish binding dense_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       schedule -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.387 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       bind -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.216 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       schedule -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       bind -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max 
Execute       schedule -model dense_layer_soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max.
Execute       set_default_model dense_layer_soft_max 
Execute       bind -model dense_layer_soft_max 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_section 
Execute       schedule -model dataflow_section 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_section.
Execute       set_default_model dataflow_section 
Execute       bind -model dataflow_section 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.894 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.389 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.bind.adb -f 
INFO-FLOW: Finish binding dataflow_section.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.569 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.07 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.484 sec.
Execute       db_write -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_3 
Execute       rtl_gen_preprocess cnn_Pipeline_4 
Execute       rtl_gen_preprocess cnn_Pipeline_5 
Execute       rtl_gen_preprocess cnn_Pipeline_6 
Execute       rtl_gen_preprocess cnn_Pipeline_7 
Execute       rtl_gen_preprocess cnn_Pipeline_8 
Execute       rtl_gen_preprocess cnn_Pipeline_9 
Execute       rtl_gen_preprocess cnn_Pipeline_10 
Execute       rtl_gen_preprocess convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution 
Execute       rtl_gen_preprocess convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.1 
Execute       rtl_gen_preprocess convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.2 
Execute       rtl_gen_preprocess convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.3 
Execute       rtl_gen_preprocess convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.4 
Execute       rtl_gen_preprocess convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.5 
Execute       rtl_gen_preprocess convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.6 
Execute       rtl_gen_preprocess convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.7 
Execute       rtl_gen_preprocess convolutional_layer 
Execute       rtl_gen_preprocess max_pooling 
Execute       rtl_gen_preprocess max_pooling.1 
Execute       rtl_gen_preprocess max_pooling.2 
Execute       rtl_gen_preprocess max_pooling.3 
Execute       rtl_gen_preprocess max_pooling.4 
Execute       rtl_gen_preprocess max_pooling.5 
Execute       rtl_gen_preprocess max_pooling.6 
Execute       rtl_gen_preprocess max_pooling.7 
Execute       rtl_gen_preprocess max_pooling_layer 
Execute       rtl_gen_preprocess flattening 
Execute       rtl_gen_preprocess flattening.1 
Execute       rtl_gen_preprocess flattening.2 
Execute       rtl_gen_preprocess flattening.3 
Execute       rtl_gen_preprocess flattening.4 
Execute       rtl_gen_preprocess flattening.5 
Execute       rtl_gen_preprocess flattening.6 
Execute       rtl_gen_preprocess flattening.7 
Execute       rtl_gen_preprocess flattening_layer 
Execute       rtl_gen_preprocess dense_Pipeline_1 
Execute       rtl_gen_preprocess dense_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess dense.1_Pipeline_1 
Execute       rtl_gen_preprocess dense.1_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.1_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.1 
Execute       rtl_gen_preprocess dense.2_Pipeline_1 
Execute       rtl_gen_preprocess dense.2_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.2_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.2 
Execute       rtl_gen_preprocess dense.3_Pipeline_1 
Execute       rtl_gen_preprocess dense.3_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.3_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.3 
Execute       rtl_gen_preprocess dense.4_Pipeline_1 
Execute       rtl_gen_preprocess dense.4_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.4_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.4 
Execute       rtl_gen_preprocess dense.5_Pipeline_1 
Execute       rtl_gen_preprocess dense.5_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.5_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.5 
Execute       rtl_gen_preprocess dense.6_Pipeline_1 
Execute       rtl_gen_preprocess dense.6_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.6_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.6 
Execute       rtl_gen_preprocess dense.7_Pipeline_1 
Execute       rtl_gen_preprocess dense.7_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.7_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.7 
Execute       rtl_gen_preprocess dense_layer 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       rtl_gen_preprocess dense_layer_soft_max 
Execute       rtl_gen_preprocess dataflow_section 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.1 max_pooling.2 max_pooling.3 max_pooling.4 max_pooling.5 max_pooling.6 max_pooling.7 max_pooling_layer flattening flattening.1 flattening.2 flattening.3 flattening.4 flattening.5 flattening.6 flattening.7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.1_Pipeline_1 dense.1_Pipeline_dense_for_flat dense.1_Pipeline_VITIS_LOOP_60_2 dense.1 dense.2_Pipeline_1 dense.2_Pipeline_dense_for_flat dense.2_Pipeline_VITIS_LOOP_60_2 dense.2 dense.3_Pipeline_1 dense.3_Pipeline_dense_for_flat dense.3_Pipeline_VITIS_LOOP_60_2 dense.3 dense.4_Pipeline_1 dense.4_Pipeline_dense_for_flat dense.4_Pipeline_VITIS_LOOP_60_2 dense.4 dense.5_Pipeline_1 dense.5_Pipeline_dense_for_flat dense.5_Pipeline_VITIS_LOOP_60_2 dense.5 dense.6_Pipeline_1 dense.6_Pipeline_dense_for_flat dense.6_Pipeline_VITIS_LOOP_60_2 dense.6 dense.7_Pipeline_1 dense.7_Pipeline_dense_for_flat dense.7_Pipeline_VITIS_LOOP_60_2 dense.7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_pad_for_rows_pad_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.764 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_pad_for_rows_pad_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       gen_rtl cnn_Pipeline_pad_for_rows_pad_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       syn_report -csynth -model cnn_Pipeline_pad_for_rows_pad_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_pad_for_rows_pad_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_pad_for_rows_pad_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_pad_for_rows_pad_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_pad_for_rows_pad_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       db_write -model cnn_Pipeline_pad_for_rows_pad_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.adb 
Execute       db_write -model cnn_Pipeline_pad_for_rows_pad_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_pad_for_rows_pad_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_clone_for_rows_clone_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_clone_for_rows_clone_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       gen_rtl cnn_Pipeline_clone_for_rows_clone_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       syn_report -csynth -model cnn_Pipeline_clone_for_rows_clone_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_clone_for_rows_clone_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_clone_for_rows_clone_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_clone_for_rows_clone_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_clone_for_rows_clone_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_clone_for_rows_clone_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.adb 
Execute       db_write -model cnn_Pipeline_clone_for_rows_clone_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_clone_for_rows_clone_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_3 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_3 
Execute       gen_rtl cnn_Pipeline_3 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_3 
Execute       syn_report -csynth -model cnn_Pipeline_3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_3 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.adb 
Execute       db_write -model cnn_Pipeline_3 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_3 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_4 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_4 
Execute       gen_rtl cnn_Pipeline_4 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_4 
Execute       syn_report -csynth -model cnn_Pipeline_4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_4 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.adb 
Execute       db_write -model cnn_Pipeline_4 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_4 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_5 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_5 
Execute       gen_rtl cnn_Pipeline_5 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_5 
Execute       syn_report -csynth -model cnn_Pipeline_5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_5 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.adb 
Execute       db_write -model cnn_Pipeline_5 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_5 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_6 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_6 
Execute       gen_rtl cnn_Pipeline_6 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_6 
Execute       syn_report -csynth -model cnn_Pipeline_6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_6 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.adb 
Execute       db_write -model cnn_Pipeline_6 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_6 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_7 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_7 
Execute       gen_rtl cnn_Pipeline_7 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_7 
Execute       syn_report -csynth -model cnn_Pipeline_7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_7 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.adb 
Execute       db_write -model cnn_Pipeline_7 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_7 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_8 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_8 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_8 
Execute       gen_rtl cnn_Pipeline_8 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_8 
Execute       syn_report -csynth -model cnn_Pipeline_8 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_8 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_8 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_8 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.adb 
Execute       db_write -model cnn_Pipeline_8 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_8 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_9 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_9 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_9 
Execute       gen_rtl cnn_Pipeline_9 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_9 
Execute       syn_report -csynth -model cnn_Pipeline_9 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_9 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_9 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_9 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.adb 
Execute       db_write -model cnn_Pipeline_9 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_9 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_Pipeline_10 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_10 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_10 
Execute       gen_rtl cnn_Pipeline_10 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_10 
Execute       syn_report -csynth -model cnn_Pipeline_10 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_Pipeline_10 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_Pipeline_10 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cnn_Pipeline_10 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.adb 
Execute       db_write -model cnn_Pipeline_10 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_10 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.232 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       syn_report -rtlxml -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.445 sec.
Execute       db_write -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.114 sec.
Execute       db_write -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.092 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution 
Execute       gen_rtl convolution -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution 
Execute       syn_report -csynth -model convolution -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.198 sec.
Execute       db_write -model convolution -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.adb 
Execute       db_write -model convolution -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.163 sec.
Execute       syn_report -rtlxml -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.445 sec.
Execute       db_write -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.118 sec.
Execute       db_write -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_1 
Execute       gen_rtl convolution.1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_1 
Execute       syn_report -csynth -model convolution.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.189 sec.
Execute       db_write -model convolution.1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.adb 
Execute       db_write -model convolution.1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.179 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.153 sec.
Execute       syn_report -rtlxml -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.438 sec.
Execute       db_write -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.115 sec.
Execute       db_write -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_2 
Execute       gen_rtl convolution.2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_2 
Execute       syn_report -csynth -model convolution.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.192 sec.
Execute       db_write -model convolution.2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.adb 
Execute       db_write -model convolution.2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.181 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.155 sec.
Execute       syn_report -rtlxml -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.414 sec.
Execute       db_write -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.115 sec.
Execute       db_write -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.3 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_3 
Execute       gen_rtl convolution.3 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_3 
Execute       syn_report -csynth -model convolution.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.187 sec.
Execute       db_write -model convolution.3 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.adb 
Execute       db_write -model convolution.3 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.3 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.181 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       syn_report -rtlxml -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.435 sec.
Execute       db_write -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.115 sec.
Execute       db_write -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.4 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_4 
Execute       gen_rtl convolution.4 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_4 
Execute       syn_report -csynth -model convolution.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.191 sec.
Execute       db_write -model convolution.4 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.adb 
Execute       db_write -model convolution.4 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.4 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.161 sec.
Execute       syn_report -rtlxml -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.421 sec.
Execute       db_write -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.5 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_5 
Execute       gen_rtl convolution.5 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_5 
Execute       syn_report -csynth -model convolution.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.187 sec.
Execute       db_write -model convolution.5 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.adb 
Execute       db_write -model convolution.5 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.5 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.154 sec.
Execute       syn_report -rtlxml -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.436 sec.
Execute       db_write -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.117 sec.
Execute       db_write -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.6 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_6 
Execute       gen_rtl convolution.6 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_6 
Execute       syn_report -csynth -model convolution.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.193 sec.
Execute       db_write -model convolution.6 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.adb 
Execute       db_write -model convolution.6 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.6 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.165 sec.
Execute       syn_report -rtlxml -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.449 sec.
Execute       db_write -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Command       db_write done; 0.119 sec.
Execute       db_write -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution.7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.7 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_7 
Execute       gen_rtl convolution.7 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_7 
Execute       syn_report -csynth -model convolution.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolution.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolution.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.209 sec.
Execute       db_write -model convolution.7 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.adb 
Execute       db_write -model convolution.7 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.7 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolutional_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolutional_layer -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolutional_layer 
Execute       gen_rtl convolutional_layer -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolutional_layer 
Execute       syn_report -csynth -model convolutional_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolutional_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model convolutional_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolutional_layer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolutional_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.584 sec.
Execute       db_write -model convolutional_layer -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.adb 
Execute       db_write -model convolutional_layer -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolutional_layer -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling 
Execute       gen_rtl max_pooling -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling 
Execute       syn_report -csynth -model max_pooling -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -model max_pooling -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.adb 
Execute       db_write -model max_pooling -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_1 
Execute       gen_rtl max_pooling.1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_1 
Execute       syn_report -csynth -model max_pooling.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -model max_pooling.1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.adb 
Execute       db_write -model max_pooling.1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_2 
Execute       gen_rtl max_pooling.2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_2 
Execute       syn_report -csynth -model max_pooling.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.145 sec.
Execute       db_write -model max_pooling.2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.adb 
Execute       db_write -model max_pooling.2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.3 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_3 
Execute       gen_rtl max_pooling.3 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_3 
Execute       syn_report -csynth -model max_pooling.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.144 sec.
Execute       db_write -model max_pooling.3 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.adb 
Execute       db_write -model max_pooling.3 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.3 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.4 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_4 
Execute       gen_rtl max_pooling.4 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_4 
Execute       syn_report -csynth -model max_pooling.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -model max_pooling.4 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.adb 
Execute       db_write -model max_pooling.4 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.4 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.5 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_5 
Execute       gen_rtl max_pooling.5 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_5 
Execute       syn_report -csynth -model max_pooling.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.137 sec.
Execute       db_write -model max_pooling.5 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.adb 
Execute       db_write -model max_pooling.5 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.5 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.6 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_6 
Execute       gen_rtl max_pooling.6 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_6 
Execute       syn_report -csynth -model max_pooling.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -model max_pooling.6 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.adb 
Execute       db_write -model max_pooling.6 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.6 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling.7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.7 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_7 
Execute       gen_rtl max_pooling.7 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_7 
Execute       syn_report -csynth -model max_pooling.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -model max_pooling.7 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.adb 
Execute       db_write -model max_pooling.7 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.7 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling_layer -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_layer 
Execute       gen_rtl max_pooling_layer -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_layer 
Execute       syn_report -csynth -model max_pooling_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_layer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.573 sec.
Execute       db_write -model max_pooling_layer -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.adb 
Execute       db_write -model max_pooling_layer -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling_layer -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening 
Execute       gen_rtl flattening -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening 
Execute       syn_report -csynth -model flattening -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.adb 
Execute       db_write -model flattening -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_1 
Execute       gen_rtl flattening.1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_1 
Execute       syn_report -csynth -model flattening.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.adb 
Execute       db_write -model flattening.1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_2 
Execute       gen_rtl flattening.2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_2 
Execute       syn_report -csynth -model flattening.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.adb 
Execute       db_write -model flattening.2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.3 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_3 
Execute       gen_rtl flattening.3 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_3 
Execute       syn_report -csynth -model flattening.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.3 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.adb 
Execute       db_write -model flattening.3 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.3 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.4 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_4 
Execute       gen_rtl flattening.4 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_4 
Execute       syn_report -csynth -model flattening.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.4 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.adb 
Execute       db_write -model flattening.4 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.4 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.5 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_5 
Execute       gen_rtl flattening.5 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_5 
Execute       syn_report -csynth -model flattening.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.5 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.adb 
Execute       db_write -model flattening.5 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.5 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.6 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_6 
Execute       gen_rtl flattening.6 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_6 
Execute       syn_report -csynth -model flattening.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.6 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.adb 
Execute       db_write -model flattening.6 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.6 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening.7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.7 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_7 
Execute       gen_rtl flattening.7 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_7 
Execute       syn_report -csynth -model flattening.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening.7 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.adb 
Execute       db_write -model flattening.7 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.7 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flattening_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening_layer -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_layer 
Execute       gen_rtl flattening_layer -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_layer 
Execute       syn_report -csynth -model flattening_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model flattening_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_layer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model flattening_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model flattening_layer -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.adb 
Execute       db_write -model flattening_layer -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening_layer -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_1 
Execute       gen_rtl dense_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_1 
Execute       syn_report -csynth -model dense_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.adb 
Execute       db_write -model dense_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_dense_for_flat 
Execute       gen_rtl dense_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       db_write -model dense_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense 
Execute       syn_report -csynth -model dense -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.adb 
Execute       db_write -model dense -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.1_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.1_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_1_Pipeline_1 
Execute       gen_rtl dense.1_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_1_Pipeline_1 
Execute       syn_report -csynth -model dense.1_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.1_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.1_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.1_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.adb 
Execute       db_write -model dense.1_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.1_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.1_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.1_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_1_Pipeline_dense_for_flat 
Execute       gen_rtl dense.1_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_1_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.1_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.1_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.1_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -model dense.1_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.1_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.1_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.1_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.1_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_1_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.1_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_1_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.1_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.1_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.1_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.1_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.1_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.1_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_1 
Execute       gen_rtl dense.1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_1 
Execute       syn_report -csynth -model dense.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.adb 
Execute       db_write -model dense.1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.2_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.2_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_2_Pipeline_1 
Execute       gen_rtl dense.2_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_2_Pipeline_1 
Execute       syn_report -csynth -model dense.2_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.2_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.2_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.2_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.adb 
Execute       db_write -model dense.2_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.2_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.2_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.2_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_2_Pipeline_dense_for_flat 
Execute       gen_rtl dense.2_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_2_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.2_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.2_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.2_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.152 sec.
Execute       db_write -model dense.2_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.2_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.2_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.2_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.2_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_2_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.2_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_2_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.2_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.2_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.2_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.2_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.2_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.2_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_2 
Execute       gen_rtl dense.2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_2 
Execute       syn_report -csynth -model dense.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.adb 
Execute       db_write -model dense.2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.3_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.3_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_3_Pipeline_1 
Execute       gen_rtl dense.3_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_3_Pipeline_1 
Execute       syn_report -csynth -model dense.3_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.3_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.3_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.3_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.adb 
Execute       db_write -model dense.3_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.3_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.3_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.181 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.3_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_3_Pipeline_dense_for_flat 
Execute       gen_rtl dense.3_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_3_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.3_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.3_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.3_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model dense.3_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.3_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.3_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.3_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.3_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_3_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.3_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_3_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.3_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.3_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.3_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.3_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.3_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.3_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.3 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_3 
Execute       gen_rtl dense.3 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_3 
Execute       syn_report -csynth -model dense.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.3 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.3 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.adb 
Execute       db_write -model dense.3 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.3 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.4_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.4_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_4_Pipeline_1 
Execute       gen_rtl dense.4_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_4_Pipeline_1 
Execute       syn_report -csynth -model dense.4_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.4_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.4_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.4_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.adb 
Execute       db_write -model dense.4_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.4_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.4_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.4_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_4_Pipeline_dense_for_flat 
Execute       gen_rtl dense.4_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_4_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.4_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.4_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.4_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model dense.4_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.4_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.4_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.4_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.4_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_4_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.4_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_4_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.4_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.4_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.4_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.4_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.4_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.4_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.4 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_4 
Execute       gen_rtl dense.4 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_4 
Execute       syn_report -csynth -model dense.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.4 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.4 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.adb 
Execute       db_write -model dense.4 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.4 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.5_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.5_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_5_Pipeline_1 
Execute       gen_rtl dense.5_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_5_Pipeline_1 
Execute       syn_report -csynth -model dense.5_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.5_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.5_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.5_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.adb 
Execute       db_write -model dense.5_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.5_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.5_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.164 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.5_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_5_Pipeline_dense_for_flat 
Execute       gen_rtl dense.5_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_5_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.5_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.5_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.5_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.146 sec.
Execute       db_write -model dense.5_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.5_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.5_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.5_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.5_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_5_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.5_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_5_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.5_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.5_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.5_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.5_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.5_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.5_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.5 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_5 
Execute       gen_rtl dense.5 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_5 
Execute       syn_report -csynth -model dense.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.5 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.5 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.adb 
Execute       db_write -model dense.5 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.5 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.6_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.6_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_6_Pipeline_1 
Execute       gen_rtl dense.6_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_6_Pipeline_1 
Execute       syn_report -csynth -model dense.6_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.6_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.6_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.6_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.adb 
Execute       db_write -model dense.6_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.6_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.6_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.6_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_6_Pipeline_dense_for_flat 
Execute       gen_rtl dense.6_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_6_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.6_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.6_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.6_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -model dense.6_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.6_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.6_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.6_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.6_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_6_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.6_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_6_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.6_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.6_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.6_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.6_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.6_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.6_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.6 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_6 
Execute       gen_rtl dense.6 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_6 
Execute       syn_report -csynth -model dense.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.6 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.6 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.adb 
Execute       db_write -model dense.6 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.6 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.7_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.7_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_7_Pipeline_1 
Execute       gen_rtl dense.7_Pipeline_1 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_7_Pipeline_1 
Execute       syn_report -csynth -model dense.7_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.7_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.7_Pipeline_1 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.7_Pipeline_1 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.adb 
Execute       db_write -model dense.7_Pipeline_1 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.7_Pipeline_1 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.7_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.7_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_7_Pipeline_dense_for_flat 
Execute       gen_rtl dense.7_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_7_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.7_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.7_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_dense_for_flat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.7_Pipeline_dense_for_flat -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model dense.7_Pipeline_dense_for_flat -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.7_Pipeline_dense_for_flat -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.7_Pipeline_dense_for_flat -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.7_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.7_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_7_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.7_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_7_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.7_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.7_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.7_Pipeline_VITIS_LOOP_60_2 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.7_Pipeline_VITIS_LOOP_60_2 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.7_Pipeline_VITIS_LOOP_60_2 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.7_Pipeline_VITIS_LOOP_60_2 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense.7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.7 -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_7 
Execute       gen_rtl dense.7 -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_7 
Execute       syn_report -csynth -model dense.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense.7 -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense.7 -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.adb 
Execute       db_write -model dense.7 -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.7 -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer 
Execute       gen_rtl dense_layer -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer 
Execute       syn_report -csynth -model dense_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_layer -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.261 sec.
Execute       db_write -model dense_layer -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.adb 
Execute       db_write -model dense_layer -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       syn_report -csynth -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.adb 
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       syn_report -csynth -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.adb 
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_layer_soft_max -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max 
Execute       gen_rtl dense_layer_soft_max -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max 
Execute       syn_report -csynth -model dense_layer_soft_max -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense_layer_soft_max -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense_layer_soft_max -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dense_layer_soft_max -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.adb 
Execute       db_write -model dense_layer_soft_max -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_section -top_prefix cnn_ -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dataflow_section 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dataflow_section 
Execute       syn_report -csynth -model dataflow_section -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dataflow_section_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_section -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dataflow_section_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_section -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.298 sec.
Execute       db_write -model dataflow_section -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.adb 
Execute       db_write -model dataflow_section -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_section -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -top_prefix  -sub_prefix cnn_ -mg_file D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.265 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.867 seconds; current allocated memory: 1.084 GB.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.703 sec.
Execute       db_write -model cnn -f -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.adb 
Execute       db_write -model cnn -bindview -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn -p D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.design.xml 
Command       syn_report done; 2.73 sec.
Execute       syn_report -csynthDesign -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.1 max_pooling.2 max_pooling.3 max_pooling.4 max_pooling.5 max_pooling.6 max_pooling.7 max_pooling_layer flattening flattening.1 flattening.2 flattening.3 flattening.4 flattening.5 flattening.6 flattening.7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.1_Pipeline_1 dense.1_Pipeline_dense_for_flat dense.1_Pipeline_VITIS_LOOP_60_2 dense.1 dense.2_Pipeline_1 dense.2_Pipeline_dense_for_flat dense.2_Pipeline_VITIS_LOOP_60_2 dense.2 dense.3_Pipeline_1 dense.3_Pipeline_dense_for_flat dense.3_Pipeline_VITIS_LOOP_60_2 dense.3 dense.4_Pipeline_1 dense.4_Pipeline_dense_for_flat dense.4_Pipeline_VITIS_LOOP_60_2 dense.4 dense.5_Pipeline_1 dense.5_Pipeline_dense_for_flat dense.5_Pipeline_VITIS_LOOP_60_2 dense.5 dense.6_Pipeline_1 dense.6_Pipeline_dense_for_flat dense.6_Pipeline_VITIS_LOOP_60_2 dense.6 dense.7_Pipeline_1 dense.7_Pipeline_dense_for_flat dense.7_Pipeline_VITIS_LOOP_60_2 dense.7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Handling components in module [cnn_Pipeline_pad_for_rows_pad_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model cnn_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_clone_for_rows_clone_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_3] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_4] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_5] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_6] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_7] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_8] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_9] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_10] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_3] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_4] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_5] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_6] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_7] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
INFO-FLOW: Handling components in module [convolutional_layer] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
INFO-FLOW: Handling components in module [max_pooling] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_3] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_4] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_5] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_6] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_7] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_layer] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
INFO-FLOW: Handling components in module [flattening] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_3] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_4] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_5] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_6] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_7] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_layer] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
INFO-FLOW: Handling components in module [dense_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Found component cnn_dense_dense_array_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_dense_dense_array_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dense_1_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_1_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_1_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_2_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_2_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_2_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.compgen.tcl 
INFO-FLOW: Handling components in module [dense_3_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_3_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_3_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_3] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.compgen.tcl 
INFO-FLOW: Handling components in module [dense_4_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_4_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_4_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_4] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.compgen.tcl 
INFO-FLOW: Handling components in module [dense_5_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_5_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_5_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_5] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.compgen.tcl 
INFO-FLOW: Handling components in module [dense_6_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_6_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_6_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_6] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.compgen.tcl 
INFO-FLOW: Handling components in module [dense_7_Pipeline_1] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_7_Pipeline_dense_for_flat] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_7_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_7] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.compgen.tcl 
INFO-FLOW: Handling components in module [dense_layer] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
INFO-FLOW: Handling components in module [dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
INFO-FLOW: Found component cnn_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model cnn_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb.
INFO-FLOW: Append model cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_layer_soft_max_Pipeline_dense_soft_max_for_digits] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_layer_soft_max] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_section] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_start_for_max_pooling_layer_U0.
INFO-FLOW: Append model cnn_start_for_max_pooling_layer_U0
INFO-FLOW: Found component cnn_start_for_flattening_layer_U0.
INFO-FLOW: Append model cnn_start_for_flattening_layer_U0
INFO-FLOW: Found component cnn_start_for_dense_layer_U0.
INFO-FLOW: Append model cnn_start_for_dense_layer_U0
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_pad_img_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_pad_img_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_weight_buf_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_weight_buf_0_RAM_AUTO_1R1W
INFO-FLOW: Append model cnn_Pipeline_pad_for_rows_pad_for_cols
INFO-FLOW: Append model cnn_Pipeline_clone_for_rows_clone_for_cols
INFO-FLOW: Append model cnn_Pipeline_3
INFO-FLOW: Append model cnn_Pipeline_4
INFO-FLOW: Append model cnn_Pipeline_5
INFO-FLOW: Append model cnn_Pipeline_6
INFO-FLOW: Append model cnn_Pipeline_7
INFO-FLOW: Append model cnn_Pipeline_8
INFO-FLOW: Append model cnn_Pipeline_9
INFO-FLOW: Append model cnn_Pipeline_10
INFO-FLOW: Append model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution
INFO-FLOW: Append model convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_1
INFO-FLOW: Append model convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_2
INFO-FLOW: Append model convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_3
INFO-FLOW: Append model convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_4
INFO-FLOW: Append model convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_5
INFO-FLOW: Append model convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_6
INFO-FLOW: Append model convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_7
INFO-FLOW: Append model convolutional_layer
INFO-FLOW: Append model max_pooling
INFO-FLOW: Append model max_pooling_1
INFO-FLOW: Append model max_pooling_2
INFO-FLOW: Append model max_pooling_3
INFO-FLOW: Append model max_pooling_4
INFO-FLOW: Append model max_pooling_5
INFO-FLOW: Append model max_pooling_6
INFO-FLOW: Append model max_pooling_7
INFO-FLOW: Append model max_pooling_layer
INFO-FLOW: Append model flattening
INFO-FLOW: Append model flattening_1
INFO-FLOW: Append model flattening_2
INFO-FLOW: Append model flattening_3
INFO-FLOW: Append model flattening_4
INFO-FLOW: Append model flattening_5
INFO-FLOW: Append model flattening_6
INFO-FLOW: Append model flattening_7
INFO-FLOW: Append model flattening_layer
INFO-FLOW: Append model dense_Pipeline_1
INFO-FLOW: Append model dense_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense
INFO-FLOW: Append model dense_1_Pipeline_1
INFO-FLOW: Append model dense_1_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_1_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_1
INFO-FLOW: Append model dense_2_Pipeline_1
INFO-FLOW: Append model dense_2_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_2_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_2
INFO-FLOW: Append model dense_3_Pipeline_1
INFO-FLOW: Append model dense_3_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_3_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_3
INFO-FLOW: Append model dense_4_Pipeline_1
INFO-FLOW: Append model dense_4_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_4_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_4
INFO-FLOW: Append model dense_5_Pipeline_1
INFO-FLOW: Append model dense_5_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_5_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_5
INFO-FLOW: Append model dense_6_Pipeline_1
INFO-FLOW: Append model dense_6_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_6_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_6
INFO-FLOW: Append model dense_7_Pipeline_1
INFO-FLOW: Append model dense_7_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_7_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_7
INFO-FLOW: Append model dense_layer
INFO-FLOW: Append model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
INFO-FLOW: Append model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
INFO-FLOW: Append model dense_layer_soft_max
INFO-FLOW: Append model dataflow_section
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fdiv_32ns_32ns_32_16_no_dsp_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fadd_32ns_32ns_32_7_full_dsp_1 cnn_fmul_32ns_32ns_32_4_max_dsp_1 cnn_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe_sequential_init cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_dense_dense_array_RAM_AUTO_1R1W cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fexp_32ns_32ns_32_10_full_dsp_1 cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_start_for_max_pooling_layer_U0 cnn_start_for_flattening_layer_U0 cnn_start_for_dense_layer_U0 cnn_pad_img_RAM_1WNR_AUTO_1R1W cnn_weight_buf_0_RAM_AUTO_1R1W cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_1 convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_2 convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_3 convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_4 convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_5 convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_6 convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_7 convolutional_layer max_pooling max_pooling_1 max_pooling_2 max_pooling_3 max_pooling_4 max_pooling_5 max_pooling_6 max_pooling_7 max_pooling_layer flattening flattening_1 flattening_2 flattening_3 flattening_4 flattening_5 flattening_6 flattening_7 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense_1_Pipeline_1 dense_1_Pipeline_dense_for_flat dense_1_Pipeline_VITIS_LOOP_60_2 dense_1 dense_2_Pipeline_1 dense_2_Pipeline_dense_for_flat dense_2_Pipeline_VITIS_LOOP_60_2 dense_2 dense_3_Pipeline_1 dense_3_Pipeline_dense_for_flat dense_3_Pipeline_VITIS_LOOP_60_2 dense_3 dense_4_Pipeline_1 dense_4_Pipeline_dense_for_flat dense_4_Pipeline_VITIS_LOOP_60_2 dense_4 dense_5_Pipeline_1 dense_5_Pipeline_dense_for_flat dense_5_Pipeline_VITIS_LOOP_60_2 dense_5 dense_6_Pipeline_1 dense_6_Pipeline_dense_for_flat dense_6_Pipeline_VITIS_LOOP_60_2 dense_6 dense_7_Pipeline_1 dense_7_Pipeline_dense_for_flat dense_7_Pipeline_VITIS_LOOP_60_2 dense_7 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Generating D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_dense_dense_array_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_start_for_max_pooling_layer_U0
INFO-FLOW: To file: write model cnn_start_for_flattening_layer_U0
INFO-FLOW: To file: write model cnn_start_for_dense_layer_U0
INFO-FLOW: To file: write model cnn_pad_img_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_weight_buf_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_Pipeline_pad_for_rows_pad_for_cols
INFO-FLOW: To file: write model cnn_Pipeline_clone_for_rows_clone_for_cols
INFO-FLOW: To file: write model cnn_Pipeline_3
INFO-FLOW: To file: write model cnn_Pipeline_4
INFO-FLOW: To file: write model cnn_Pipeline_5
INFO-FLOW: To file: write model cnn_Pipeline_6
INFO-FLOW: To file: write model cnn_Pipeline_7
INFO-FLOW: To file: write model cnn_Pipeline_8
INFO-FLOW: To file: write model cnn_Pipeline_9
INFO-FLOW: To file: write model cnn_Pipeline_10
INFO-FLOW: To file: write model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution
INFO-FLOW: To file: write model convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_1
INFO-FLOW: To file: write model convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_2
INFO-FLOW: To file: write model convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_3
INFO-FLOW: To file: write model convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_4
INFO-FLOW: To file: write model convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_5
INFO-FLOW: To file: write model convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_6
INFO-FLOW: To file: write model convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_7
INFO-FLOW: To file: write model convolutional_layer
INFO-FLOW: To file: write model max_pooling
INFO-FLOW: To file: write model max_pooling_1
INFO-FLOW: To file: write model max_pooling_2
INFO-FLOW: To file: write model max_pooling_3
INFO-FLOW: To file: write model max_pooling_4
INFO-FLOW: To file: write model max_pooling_5
INFO-FLOW: To file: write model max_pooling_6
INFO-FLOW: To file: write model max_pooling_7
INFO-FLOW: To file: write model max_pooling_layer
INFO-FLOW: To file: write model flattening
INFO-FLOW: To file: write model flattening_1
INFO-FLOW: To file: write model flattening_2
INFO-FLOW: To file: write model flattening_3
INFO-FLOW: To file: write model flattening_4
INFO-FLOW: To file: write model flattening_5
INFO-FLOW: To file: write model flattening_6
INFO-FLOW: To file: write model flattening_7
INFO-FLOW: To file: write model flattening_layer
INFO-FLOW: To file: write model dense_Pipeline_1
INFO-FLOW: To file: write model dense_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model dense_1_Pipeline_1
INFO-FLOW: To file: write model dense_1_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_1_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_1
INFO-FLOW: To file: write model dense_2_Pipeline_1
INFO-FLOW: To file: write model dense_2_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_2_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_2
INFO-FLOW: To file: write model dense_3_Pipeline_1
INFO-FLOW: To file: write model dense_3_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_3_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_3
INFO-FLOW: To file: write model dense_4_Pipeline_1
INFO-FLOW: To file: write model dense_4_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_4_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_4
INFO-FLOW: To file: write model dense_5_Pipeline_1
INFO-FLOW: To file: write model dense_5_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_5_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_5
INFO-FLOW: To file: write model dense_6_Pipeline_1
INFO-FLOW: To file: write model dense_6_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_6_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_6
INFO-FLOW: To file: write model dense_7_Pipeline_1
INFO-FLOW: To file: write model dense_7_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_7_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_7
INFO-FLOW: To file: write model dense_layer
INFO-FLOW: To file: write model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
INFO-FLOW: To file: write model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
INFO-FLOW: To file: write model dense_layer_soft_max
INFO-FLOW: To file: write model dataflow_section
INFO-FLOW: To file: write model cnn
INFO-FLOW: Generating D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/vlog' tclDir='D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db' modelList='cnn_fdiv_32ns_32ns_32_16_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fadd_32ns_32ns_32_7_full_dsp_1
cnn_fmul_32ns_32ns_32_4_max_dsp_1
cnn_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_dense_array_RAM_AUTO_1R1W
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fexp_32ns_32ns_32_10_full_dsp_1
cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_start_for_max_pooling_layer_U0
cnn_start_for_flattening_layer_U0
cnn_start_for_dense_layer_U0
cnn_pad_img_RAM_1WNR_AUTO_1R1W
cnn_weight_buf_0_RAM_AUTO_1R1W
cnn_Pipeline_pad_for_rows_pad_for_cols
cnn_Pipeline_clone_for_rows_clone_for_cols
cnn_Pipeline_3
cnn_Pipeline_4
cnn_Pipeline_5
cnn_Pipeline_6
cnn_Pipeline_7
cnn_Pipeline_8
cnn_Pipeline_9
cnn_Pipeline_10
convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution
convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_1
convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_2
convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_3
convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_4
convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_5
convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_6
convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_7
convolutional_layer
max_pooling
max_pooling_1
max_pooling_2
max_pooling_3
max_pooling_4
max_pooling_5
max_pooling_6
max_pooling_7
max_pooling_layer
flattening
flattening_1
flattening_2
flattening_3
flattening_4
flattening_5
flattening_6
flattening_7
flattening_layer
dense_Pipeline_1
dense_Pipeline_dense_for_flat
dense_Pipeline_VITIS_LOOP_60_2
dense
dense_1_Pipeline_1
dense_1_Pipeline_dense_for_flat
dense_1_Pipeline_VITIS_LOOP_60_2
dense_1
dense_2_Pipeline_1
dense_2_Pipeline_dense_for_flat
dense_2_Pipeline_VITIS_LOOP_60_2
dense_2
dense_3_Pipeline_1
dense_3_Pipeline_dense_for_flat
dense_3_Pipeline_VITIS_LOOP_60_2
dense_3
dense_4_Pipeline_1
dense_4_Pipeline_dense_for_flat
dense_4_Pipeline_VITIS_LOOP_60_2
dense_4
dense_5_Pipeline_1
dense_5_Pipeline_dense_for_flat
dense_5_Pipeline_VITIS_LOOP_60_2
dense_5
dense_6_Pipeline_1
dense_6_Pipeline_dense_for_flat
dense_6_Pipeline_VITIS_LOOP_60_2
dense_6
dense_7_Pipeline_1
dense_7_Pipeline_dense_for_flat
dense_7_Pipeline_VITIS_LOOP_60_2
dense_7
dense_layer
dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
dense_layer_soft_max
dataflow_section
cnn
' expOnly='0'
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Command       ap_source done; 1.807 sec.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
Command       ap_source done; 1.533 sec.
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.591 seconds; current allocated memory: 1.086 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name convolution
INFO-FLOW: No bind nodes found for module_name convolution_1
INFO-FLOW: No bind nodes found for module_name convolution_2
INFO-FLOW: No bind nodes found for module_name convolution_3
INFO-FLOW: No bind nodes found for module_name convolution_4
INFO-FLOW: No bind nodes found for module_name convolution_5
INFO-FLOW: No bind nodes found for module_name convolution_6
INFO-FLOW: No bind nodes found for module_name convolution_7
INFO-FLOW: No bind nodes found for module_name convolutional_layer
INFO-FLOW: No bind nodes found for module_name max_pooling_layer
INFO-FLOW: No bind nodes found for module_name flattening_layer
INFO-FLOW: No bind nodes found for module_name dense_layer
INFO-FLOW: No bind nodes found for module_name dense_layer_soft_max
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_fdiv_32ns_32ns_32_16_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fadd_32ns_32ns_32_7_full_dsp_1
cnn_fmul_32ns_32ns_32_4_max_dsp_1
cnn_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_dense_array_RAM_AUTO_1R1W
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fexp_32ns_32ns_32_10_full_dsp_1
cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_start_for_max_pooling_layer_U0
cnn_start_for_flattening_layer_U0
cnn_start_for_dense_layer_U0
cnn_pad_img_RAM_1WNR_AUTO_1R1W
cnn_weight_buf_0_RAM_AUTO_1R1W
cnn_Pipeline_pad_for_rows_pad_for_cols
cnn_Pipeline_clone_for_rows_clone_for_cols
cnn_Pipeline_3
cnn_Pipeline_4
cnn_Pipeline_5
cnn_Pipeline_6
cnn_Pipeline_7
cnn_Pipeline_8
cnn_Pipeline_9
cnn_Pipeline_10
convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution
convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_1
convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_2
convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_3
convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_4
convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_5
convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_6
convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_7
convolutional_layer
max_pooling
max_pooling_1
max_pooling_2
max_pooling_3
max_pooling_4
max_pooling_5
max_pooling_6
max_pooling_7
max_pooling_layer
flattening
flattening_1
flattening_2
flattening_3
flattening_4
flattening_5
flattening_6
flattening_7
flattening_layer
dense_Pipeline_1
dense_Pipeline_dense_for_flat
dense_Pipeline_VITIS_LOOP_60_2
dense
dense_1_Pipeline_1
dense_1_Pipeline_dense_for_flat
dense_1_Pipeline_VITIS_LOOP_60_2
dense_1
dense_2_Pipeline_1
dense_2_Pipeline_dense_for_flat
dense_2_Pipeline_VITIS_LOOP_60_2
dense_2
dense_3_Pipeline_1
dense_3_Pipeline_dense_for_flat
dense_3_Pipeline_VITIS_LOOP_60_2
dense_3
dense_4_Pipeline_1
dense_4_Pipeline_dense_for_flat
dense_4_Pipeline_VITIS_LOOP_60_2
dense_4
dense_5_Pipeline_1
dense_5_Pipeline_dense_for_flat
dense_5_Pipeline_VITIS_LOOP_60_2
dense_5
dense_6_Pipeline_1
dense_6_Pipeline_dense_for_flat
dense_6_Pipeline_VITIS_LOOP_60_2
dense_6
dense_7_Pipeline_1
dense_7_Pipeline_dense_for_flat
dense_7_Pipeline_VITIS_LOOP_60_2
dense_7
dense_layer
dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
dense_layer_soft_max
dataflow_section
cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_3.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_4.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_5.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_6.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_7.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_3.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_4.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_5.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_6.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_7.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_3.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_4.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_5.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_6.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_1.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_7.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolution_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/convolutional_layer_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP cnn DATA {cnn {DEPTH 1 CHILDREN {cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_3 cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 dataflow_section} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img_U SOURCE cnn.cc:106 VARIABLE pad_img LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img1_U SOURCE cnn.cc:117 VARIABLE pad_img1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img2_U SOURCE cnn.cc:118 VARIABLE pad_img2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img3_U SOURCE cnn.cc:119 VARIABLE pad_img3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img4_U SOURCE cnn.cc:120 VARIABLE pad_img4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img5_U SOURCE cnn.cc:121 VARIABLE pad_img5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img6_U SOURCE cnn.cc:122 VARIABLE pad_img6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img7_U SOURCE cnn.cc:123 VARIABLE pad_img7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_0_U SOURCE cnn.cc:125 VARIABLE weight_buf_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_1_U SOURCE cnn.cc:126 VARIABLE weight_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_2_U SOURCE cnn.cc:127 VARIABLE weight_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_3_U SOURCE cnn.cc:128 VARIABLE weight_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_4_U SOURCE cnn.cc:129 VARIABLE weight_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_5_U SOURCE cnn.cc:130 VARIABLE weight_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_6_U SOURCE cnn.cc:131 VARIABLE weight_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_7_U SOURCE cnn.cc:132 VARIABLE weight_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 131 BRAM 384 URAM 0}} cnn_Pipeline_pad_for_rows_pad_for_cols {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_142_p2 SOURCE utils.cc:16 VARIABLE empty LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_154_p2 SOURCE utils.cc:16 VARIABLE add_ln16_1 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_163_p2 SOURCE utils.cc:16 VARIABLE add_ln16 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln23_fu_300_p2 SOURCE utils.cc:23 VARIABLE sub_ln23 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_219_p2 SOURCE utils.cc:33 VARIABLE sub_ln33 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_309_p2 SOURCE utils.cc:23 VARIABLE add_ln23 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_323_p2 SOURCE utils.cc:33 VARIABLE add_ln33 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_333_p2 SOURCE utils.cc:33 VARIABLE add_ln33_1 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1 SOURCE utils.cc:33 VARIABLE conv17_i LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_261_p2 SOURCE utils.cc:18 VARIABLE add_ln18 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_118_p2 SOURCE {} VARIABLE empty_154 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_130_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_150_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_190_p2 SOURCE {} VARIABLE empty_156 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_206_p2 SOURCE {} VARIABLE empty_158 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_clone_for_rows_clone_for_cols {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_203_p2 SOURCE cnn.cc:146 VARIABLE add_ln146_1 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_215_p2 SOURCE cnn.cc:146 VARIABLE add_ln146 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln150_fu_282_p2 SOURCE cnn.cc:150 VARIABLE sub_ln150 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_291_p2 SOURCE cnn.cc:150 VARIABLE add_ln150 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_243_p2 SOURCE cnn.cc:148 VARIABLE add_ln148 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_4 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_120_p2 SOURCE {} VARIABLE empty_148 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem45_fu_132_p2 SOURCE {} VARIABLE next_urem45 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul43_fu_152_p2 SOURCE {} VARIABLE next_mul43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_192_p2 SOURCE {} VARIABLE empty_150 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_208_p2 SOURCE {} VARIABLE tmp LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_218_p2 SOURCE {} VARIABLE empty_152 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_5 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_120_p2 SOURCE {} VARIABLE empty_142 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem50_fu_132_p2 SOURCE {} VARIABLE next_urem50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul48_fu_152_p2 SOURCE {} VARIABLE next_mul48 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_144_fu_192_p2 SOURCE {} VARIABLE empty_144 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_208_p2 SOURCE {} VARIABLE tmp1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_214_p2 SOURCE {} VARIABLE empty_146 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_6 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_120_p2 SOURCE {} VARIABLE empty_136 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem55_fu_132_p2 SOURCE {} VARIABLE next_urem55 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul53_fu_152_p2 SOURCE {} VARIABLE next_mul53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_138_fu_192_p2 SOURCE {} VARIABLE empty_138 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_212_p2 SOURCE {} VARIABLE tmp2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_226_p2 SOURCE {} VARIABLE empty_140 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_7 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_120_p2 SOURCE {} VARIABLE empty_130 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem60_fu_132_p2 SOURCE {} VARIABLE next_urem60 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul58_fu_152_p2 SOURCE {} VARIABLE next_mul58 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_132_fu_192_p2 SOURCE {} VARIABLE empty_132 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_212_p2 SOURCE {} VARIABLE tmp3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_218_p2 SOURCE {} VARIABLE empty_134 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_8 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_120_p2 SOURCE {} VARIABLE empty_124 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem65_fu_132_p2 SOURCE {} VARIABLE next_urem65 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul63_fu_152_p2 SOURCE {} VARIABLE next_mul63 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_126_fu_192_p2 SOURCE {} VARIABLE empty_126 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_212_p2 SOURCE {} VARIABLE tmp4 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_218_p2 SOURCE {} VARIABLE empty_128 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_9 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_122_p2 SOURCE {} VARIABLE empty_117 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem70_fu_134_p2 SOURCE {} VARIABLE next_urem70 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul68_fu_154_p2 SOURCE {} VARIABLE next_mul68 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_194_p2 SOURCE {} VARIABLE empty_119 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_210_p2 SOURCE {} VARIABLE empty_121 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_224_p2 SOURCE {} VARIABLE empty_122 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_10 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_122_p2 SOURCE {} VARIABLE empty_160 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem75_fu_134_p2 SOURCE {} VARIABLE next_urem75 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul73_fu_154_p2 SOURCE {} VARIABLE next_mul73 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_162_fu_194_p2 SOURCE {} VARIABLE empty_162 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_214_p2 SOURCE {} VARIABLE tmp5 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_224_p2 SOURCE {} VARIABLE empty_164 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_section {DEPTH 2 CHILDREN {convolutional_layer max_pooling_layer flattening_layer dense_layer dense_layer_soft_max} BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_0_U SOURCE {} VARIABLE conv_to_pool_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_1_U SOURCE {} VARIABLE conv_to_pool_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_2_U SOURCE {} VARIABLE conv_to_pool_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_3_U SOURCE {} VARIABLE conv_to_pool_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_4_U SOURCE {} VARIABLE conv_to_pool_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_5_U SOURCE {} VARIABLE conv_to_pool_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_6_U SOURCE {} VARIABLE conv_to_pool_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_7_U SOURCE {} VARIABLE conv_to_pool_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_0_U SOURCE {} VARIABLE pool_to_flat_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_1_U SOURCE {} VARIABLE pool_to_flat_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_2_U SOURCE {} VARIABLE pool_to_flat_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_3_U SOURCE {} VARIABLE pool_to_flat_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_4_U SOURCE {} VARIABLE pool_to_flat_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_5_U SOURCE {} VARIABLE pool_to_flat_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_6_U SOURCE {} VARIABLE pool_to_flat_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_7_U SOURCE {} VARIABLE pool_to_flat_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_0_U SOURCE {} VARIABLE flat_to_dense_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_1_U SOURCE {} VARIABLE flat_to_dense_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_2_U SOURCE {} VARIABLE flat_to_dense_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_3_U SOURCE {} VARIABLE flat_to_dense_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_4_U SOURCE {} VARIABLE flat_to_dense_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_5_U SOURCE {} VARIABLE flat_to_dense_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_6_U SOURCE {} VARIABLE flat_to_dense_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_7_U SOURCE {} VARIABLE flat_to_dense_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_0_U SOURCE {} VARIABLE dense_to_softmax_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_1_U SOURCE {} VARIABLE dense_to_softmax_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_2_U SOURCE {} VARIABLE dense_to_softmax_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_3_U SOURCE {} VARIABLE dense_to_softmax_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_4_U SOURCE {} VARIABLE dense_to_softmax_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_5_U SOURCE {} VARIABLE dense_to_softmax_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_6_U SOURCE {} VARIABLE dense_to_softmax_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_7_U SOURCE {} VARIABLE dense_to_softmax_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 131 BRAM 368 URAM 0}} convolutional_layer {DEPTH 3 CHILDREN {convolution convolution_1 convolution_2 convolution_3 convolution_4 convolution_5 convolution_6 convolution_7} AREA {DSP 80 BRAM 0 URAM 0}} convolution {DEPTH 4 CHILDREN convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_1_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_2_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_95 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_14_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_15_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:67 VARIABLE w_sum_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_16_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_17_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_18_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:67 VARIABLE mul_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:67 VARIABLE w_sum_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:67 VARIABLE w_sum_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:67 VARIABLE w_sum_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:67 VARIABLE w_sum_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:67 VARIABLE w_sum_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:67 VARIABLE w_sum_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:67 VARIABLE w_sum_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_1 {DEPTH 4 CHILDREN convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_14_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_15_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_7_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_94_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_94 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_95_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_95 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_96_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_96 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_97_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_97 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_98_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_98 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_13_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_99_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_99 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_14_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_109 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_100_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_100 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_101_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_101 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_102_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_102 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_103_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_103 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_104_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_104 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_105_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_105 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:67 VARIABLE w_sum_49 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_106_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_106 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_107_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_107 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_108_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_108 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:67 VARIABLE mul_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:67 VARIABLE w_sum_50 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:67 VARIABLE w_sum_51 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:67 VARIABLE w_sum_52 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:67 VARIABLE w_sum_53 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:67 VARIABLE w_sum_54 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:67 VARIABLE w_sum_55 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:67 VARIABLE w_sum_56 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_7_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_7_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_2 {DEPTH 4 CHILDREN convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_6_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_79_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_79 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_80_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_80 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_81_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_81 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_82_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_82 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_83_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_83 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_11_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_84_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_84 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_12_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_107 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_85_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_85 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_86_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_86 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_87_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_87 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_88_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_88 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_89_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_89 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_90_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_90 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:67 VARIABLE w_sum_41 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_91_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_91 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_92_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_92 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_93_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_93 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:67 VARIABLE mul_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:67 VARIABLE w_sum_42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:67 VARIABLE w_sum_43 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:67 VARIABLE w_sum_44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:67 VARIABLE w_sum_45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:67 VARIABLE w_sum_46 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:67 VARIABLE w_sum_47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:67 VARIABLE w_sum_48 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_6_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_6_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_3 {DEPTH 4 CHILDREN convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_5_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_64_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_64 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_65_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_66_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_66 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_67_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_67 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_68_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_68 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_9_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_69_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_69 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_10_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_105 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_70_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_70 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_71_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_71 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_72_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_72 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_73_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_73 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_74_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_74 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_75_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_75 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:67 VARIABLE w_sum_33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_76_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_76 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_77_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_77 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_78_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_78 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:67 VARIABLE mul_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:67 VARIABLE w_sum_34 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:67 VARIABLE w_sum_35 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:67 VARIABLE w_sum_36 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:67 VARIABLE w_sum_37 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:67 VARIABLE w_sum_38 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:67 VARIABLE w_sum_39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:67 VARIABLE w_sum_40 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_5_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_5_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_4 {DEPTH 4 CHILDREN convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_49_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_49 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_50_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_50 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_51_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_51 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_52_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_52 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_53_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_53 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_7_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_54_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_54 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_8_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_103 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_55_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_55 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_56_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_56 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_57_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_57 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_58_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_58 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_59_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_59 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_60_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_60 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:67 VARIABLE w_sum_25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_61_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_61 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_62_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_62 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_63_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_63 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:67 VARIABLE mul_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:67 VARIABLE w_sum_26 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:67 VARIABLE w_sum_27 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:67 VARIABLE w_sum_28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:67 VARIABLE w_sum_29 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:67 VARIABLE w_sum_30 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:67 VARIABLE w_sum_31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:67 VARIABLE w_sum_32 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_4_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_5 {DEPTH 4 CHILDREN convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_3_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_34_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_34 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_35_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_35 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_36_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_36 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_37_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_37 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_38_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_38 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_5_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_39_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_6_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_101 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_40_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_40 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_41_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_41 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_42_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_43_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_43 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_44_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_45_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:67 VARIABLE w_sum_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_46_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_46 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_47_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_48_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_48 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:67 VARIABLE mul_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:67 VARIABLE w_sum_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:67 VARIABLE w_sum_19 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:67 VARIABLE w_sum_20 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:67 VARIABLE w_sum_21 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:67 VARIABLE w_sum_22 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:67 VARIABLE w_sum_23 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:67 VARIABLE w_sum_24 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_3_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_6 {DEPTH 4 CHILDREN convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_19_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_19 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_20_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_20 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_21_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_21 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_22_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_22 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_23_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_23 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_3_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_24_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_24 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_4_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_99 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_25_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_26_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_26 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_27_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_27 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_28_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_29_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_29 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_30_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_30 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:67 VARIABLE w_sum_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_31_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_32_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_32 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_33_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:67 VARIABLE mul_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:67 VARIABLE w_sum_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:67 VARIABLE w_sum_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:67 VARIABLE w_sum_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:67 VARIABLE w_sum_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:67 VARIABLE w_sum_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:67 VARIABLE w_sum_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:67 VARIABLE w_sum_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_7 {DEPTH 4 CHILDREN convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols AREA {DSP 10 BRAM 0 URAM 0}} convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_462_p2 SOURCE conv.cc:39 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_467_p2 SOURCE conv.cc:65 VARIABLE add_ln65_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_473_p2 SOURCE conv.cc:65 VARIABLE add_ln65_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_360_p2 SOURCE conv.cc:39 VARIABLE add_ln39_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_372_p2 SOURCE conv.cc:39 VARIABLE add_ln39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_498_p2 SOURCE conv.cc:65 VARIABLE add_ln65_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_510_p2 SOURCE conv.cc:65 VARIABLE add_ln65_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_538_p2 SOURCE conv.cc:42 VARIABLE add_ln42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_551_p2 SOURCE conv.cc:65 VARIABLE add_ln65_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_564_p2 SOURCE conv.cc:65 VARIABLE add_ln65_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_600_p2 SOURCE conv.cc:45 VARIABLE add_ln45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_627_p2 SOURCE conv.cc:39 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_fu_661_p2 SOURCE conv.cc:65 VARIABLE sub_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_667_p2 SOURCE conv.cc:65 VARIABLE add_ln65_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_1_fu_756_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_681_p2 SOURCE conv.cc:65 VARIABLE add_ln65_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln65_2_fu_840_p2 SOURCE conv.cc:65 VARIABLE sub_ln65_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_706_p2 SOURCE conv.cc:42 VARIABLE empty_97 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_765_p2 SOURCE conv.cc:65 VARIABLE add_ln65_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_794_p2 SOURCE conv.cc:65 VARIABLE add_ln65_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_846_p2 SOURCE conv.cc:65 VARIABLE add_ln65_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:67 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:67 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_775_p2 SOURCE conv.cc:65 VARIABLE add_ln65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_784_p2 SOURCE conv.cc:65 VARIABLE add_ln65_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_14_fu_851_p2 SOURCE conv.cc:65 VARIABLE add_ln65_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_15_fu_860_p2 SOURCE conv.cc:65 VARIABLE add_ln65_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:67 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:67 VARIABLE w_sum_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_803_p2 SOURCE conv.cc:65 VARIABLE add_ln65_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_16_fu_812_p2 SOURCE conv.cc:65 VARIABLE add_ln65_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_17_fu_865_p2 SOURCE conv.cc:65 VARIABLE add_ln65_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_18_fu_874_p2 SOURCE conv.cc:65 VARIABLE add_ln65_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:67 VARIABLE mul_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:67 VARIABLE w_sum_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:67 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:67 VARIABLE w_sum_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:67 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:67 VARIABLE w_sum_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:67 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:67 VARIABLE w_sum_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:67 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:67 VARIABLE w_sum_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:67 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:67 VARIABLE w_sum_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:67 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:67 VARIABLE w_sum_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:77 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_712_p2 SOURCE conv.cc:47 VARIABLE add_ln47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_416_p2 SOURCE conv.cc:45 VARIABLE add_ln45_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_430_p2 SOURCE conv.cc:42 VARIABLE add_ln42_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} max_pooling_layer {DEPTH 3 CHILDREN {max_pooling max_pooling_1 max_pooling_2 max_pooling_3 max_pooling_4 max_pooling_5 max_pooling_6 max_pooling_7} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_4 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_5 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_6 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_7 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_106_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_layer {DEPTH 3 CHILDREN {flattening flattening_1 flattening_2 flattening_3 flattening_4 flattening_5 flattening_6 flattening_7} AREA {DSP 0 BRAM 0 URAM 0}} flattening {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_4 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_5 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_6 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_7 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_layer {DEPTH 3 CHILDREN {dense dense_1 dense_2 dense_3 dense_4 dense_5 dense_6 dense_7} AREA {DSP 40 BRAM 320 URAM 0}} dense {DEPTH 4 CHILDREN {dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_58_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_484_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_72_U SOURCE {} VARIABLE dense_weights_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_65_U SOURCE {} VARIABLE dense_weights_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_58_U SOURCE {} VARIABLE dense_weights_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_51_U SOURCE {} VARIABLE dense_weights_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_44_U SOURCE {} VARIABLE dense_weights_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_37_U SOURCE {} VARIABLE dense_weights_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_30_U SOURCE {} VARIABLE dense_weights_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_23_U SOURCE {} VARIABLE dense_weights_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_16_U SOURCE {} VARIABLE dense_weights_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_U SOURCE {} VARIABLE dense_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_1 {DEPTH 4 CHILDREN {dense_1_Pipeline_1 dense_1_Pipeline_dense_for_flat dense_1_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_1_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_58_p2 SOURCE {} VARIABLE empty_58 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_1_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_56 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_73_U SOURCE {} VARIABLE dense_weights_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_66_U SOURCE {} VARIABLE dense_weights_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_59_U SOURCE {} VARIABLE dense_weights_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_52_U SOURCE {} VARIABLE dense_weights_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_45_U SOURCE {} VARIABLE dense_weights_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_38_U SOURCE {} VARIABLE dense_weights_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_31_U SOURCE {} VARIABLE dense_weights_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_24_U SOURCE {} VARIABLE dense_weights_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_17_U SOURCE {} VARIABLE dense_weights_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_10_U SOURCE {} VARIABLE dense_weights_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_1_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_2 {DEPTH 4 CHILDREN {dense_2_Pipeline_1 dense_2_Pipeline_dense_for_flat dense_2_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_2_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_58_p2 SOURCE {} VARIABLE empty_53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_2_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_51 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_74_U SOURCE {} VARIABLE dense_weights_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_67_U SOURCE {} VARIABLE dense_weights_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_60_U SOURCE {} VARIABLE dense_weights_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_53_U SOURCE {} VARIABLE dense_weights_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_46_U SOURCE {} VARIABLE dense_weights_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_39_U SOURCE {} VARIABLE dense_weights_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_32_U SOURCE {} VARIABLE dense_weights_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_25_U SOURCE {} VARIABLE dense_weights_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_18_U SOURCE {} VARIABLE dense_weights_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_11_U SOURCE {} VARIABLE dense_weights_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_2_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_3 {DEPTH 4 CHILDREN {dense_3_Pipeline_1 dense_3_Pipeline_dense_for_flat dense_3_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_3_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_58_p2 SOURCE {} VARIABLE empty_48 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_3_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_46 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_75_U SOURCE {} VARIABLE dense_weights_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_68_U SOURCE {} VARIABLE dense_weights_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_61_U SOURCE {} VARIABLE dense_weights_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_54_U SOURCE {} VARIABLE dense_weights_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_47_U SOURCE {} VARIABLE dense_weights_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_40_U SOURCE {} VARIABLE dense_weights_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_33_U SOURCE {} VARIABLE dense_weights_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_26_U SOURCE {} VARIABLE dense_weights_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_19_U SOURCE {} VARIABLE dense_weights_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_12_U SOURCE {} VARIABLE dense_weights_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_3_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_4 {DEPTH 4 CHILDREN {dense_4_Pipeline_1 dense_4_Pipeline_dense_for_flat dense_4_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_4_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_58_p2 SOURCE {} VARIABLE empty_43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_4_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_41 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_76_U SOURCE {} VARIABLE dense_weights_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_69_U SOURCE {} VARIABLE dense_weights_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_62_U SOURCE {} VARIABLE dense_weights_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_55_U SOURCE {} VARIABLE dense_weights_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_48_U SOURCE {} VARIABLE dense_weights_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_41_U SOURCE {} VARIABLE dense_weights_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_34_U SOURCE {} VARIABLE dense_weights_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_27_U SOURCE {} VARIABLE dense_weights_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_20_U SOURCE {} VARIABLE dense_weights_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_13_U SOURCE {} VARIABLE dense_weights_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_4_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_5 {DEPTH 4 CHILDREN {dense_5_Pipeline_1 dense_5_Pipeline_dense_for_flat dense_5_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_5_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_58_p2 SOURCE {} VARIABLE empty_38 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_5_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_36 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_77_U SOURCE {} VARIABLE dense_weights_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_70_U SOURCE {} VARIABLE dense_weights_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_63_U SOURCE {} VARIABLE dense_weights_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_56_U SOURCE {} VARIABLE dense_weights_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_49_U SOURCE {} VARIABLE dense_weights_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_42_U SOURCE {} VARIABLE dense_weights_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_35_U SOURCE {} VARIABLE dense_weights_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_28_U SOURCE {} VARIABLE dense_weights_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_21_U SOURCE {} VARIABLE dense_weights_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_14_U SOURCE {} VARIABLE dense_weights_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_5_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_6 {DEPTH 4 CHILDREN {dense_6_Pipeline_1 dense_6_Pipeline_dense_for_flat dense_6_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_6_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_58_p2 SOURCE {} VARIABLE empty_33 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_6_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_31 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_78_U SOURCE {} VARIABLE dense_weights_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_71_U SOURCE {} VARIABLE dense_weights_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_64_U SOURCE {} VARIABLE dense_weights_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_57_U SOURCE {} VARIABLE dense_weights_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_50_U SOURCE {} VARIABLE dense_weights_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_43_U SOURCE {} VARIABLE dense_weights_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_36_U SOURCE {} VARIABLE dense_weights_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_29_U SOURCE {} VARIABLE dense_weights_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_22_U SOURCE {} VARIABLE dense_weights_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_15_U SOURCE {} VARIABLE dense_weights_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_6_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_7 {DEPTH 4 CHILDREN {dense_7_Pipeline_1 dense_7_Pipeline_dense_for_flat dense_7_Pipeline_VITIS_LOOP_60_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_7_Pipeline_1 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_58_p2 SOURCE {} VARIABLE empty_28 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_7_Pipeline_dense_for_flat {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_496_p2 SOURCE dense.cc:49 VARIABLE empty_26 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul4_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_0_U SOURCE {} VARIABLE dense_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_1_U SOURCE {} VARIABLE dense_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_2_U SOURCE {} VARIABLE dense_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_3_U SOURCE {} VARIABLE dense_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_4_U SOURCE {} VARIABLE dense_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_5_U SOURCE {} VARIABLE dense_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_6_U SOURCE {} VARIABLE dense_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_7_U SOURCE {} VARIABLE dense_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_8_U SOURCE {} VARIABLE dense_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_9_U SOURCE {} VARIABLE dense_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_7_Pipeline_VITIS_LOOP_60_2 {DEPTH 5 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_layer_soft_max {DEPTH 3 CHILDREN {dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits} AREA {DSP 11 BRAM 0 URAM 0}} dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_185_p2 SOURCE dense.cc:17 VARIABLE add_ln17 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_1 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_2 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_3 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_4 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_5 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_6 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_7 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U557 SOURCE dense.cc:27 VARIABLE tmp LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:27 VARIABLE exp_sum_1 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_biases_U SOURCE {} VARIABLE dense_biases LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 11 BRAM 0 URAM 0}} dense_layer_soft_max_Pipeline_dense_soft_max_for_digits {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_83_p2 SOURCE dense.cc:31 VARIABLE add_ln31 LOOP dense_soft_max_for_digits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U570 SOURCE dense.cc:33 VARIABLE div LOOP dense_soft_max_for_digits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.116 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
Command     autosyn done; 110.332 sec.
Command   csynth_design done; 124.843 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 7 seconds. Elapsed time: 124.843 seconds; current allocated memory: 29.215 MB.
Command ap_source done; 126.013 sec.
Execute cleanup_all 
Command cleanup_all done; 0.183 sec.
INFO-FLOW: Workspace D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 17:54:51 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vivado/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vivado/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.786 sec.
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.911 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.942 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.141 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.376 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 28.417 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.417 seconds; current allocated memory: 0.359 MB.
Command ap_source done; 29.595 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 17:56:39 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vivado/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vivado/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.82 sec.
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.951 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.974 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.137 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 28.832 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 30.071 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.071 seconds; current allocated memory: 0.250 MB.
Command ap_source done; 31.254 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:52:32 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/vivado/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/vivado/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.733 sec.
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.867 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.903 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/vivado/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/Codefield/HLS-CNN/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.358 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.428 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 0.270 MB.
Command ap_source done; 2.577 sec.
Execute cleanup_all 
