Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: OctaveKeyboardTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OctaveKeyboardTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OctaveKeyboardTop"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : OctaveKeyboardTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\ipcore_dir\SinLUT.vhd" into library work
Parsing entity <SinLUT>.
Parsing architecture <SinLUT_a> of entity <sinlut>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\PlayCount.vhd" into library work
Parsing entity <PlayCount>.
Parsing architecture <Behavioral> of entity <playcount>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\FreqLUT.vhd" into library work
Parsing entity <FreqLUT>.
Parsing architecture <Behavioral> of entity <freqlut>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\DDS.vhd" into library work
Parsing entity <DDS>.
Parsing architecture <Behavioral> of entity <dds>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\OctaveKeyboardTop.vhd" into library work
Parsing entity <OctaveKeyboardTop>.
Parsing architecture <Behavioral> of entity <octavekeyboardtop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <OctaveKeyboardTop> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\OctaveKeyboardTop.vhd" Line 95: <debounce> remains a black-box since it has no binding entity.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\Controller.vhd" Line 436. Case statement is complete. others clause is never selected

Elaborating entity <FreqLUT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDS> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SinLUT> (architecture <SinLUT_a>) from library <work>.

Elaborating entity <PlayCount> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OctaveKeyboardTop>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\OctaveKeyboardTop.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        LUTOUT = 10
INFO:Xst:3210 - "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\OctaveKeyboardTop.vhd" line 203: Output port <m_axis_data_tvalid> of the instance <SinFreqs> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <song_enable_sync>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <led_disable_sync>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OctaveKeyboardTop> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\Controller.vhd".
    Found 1-bit register for signal <introSelector>.
    Found 1-bit register for signal <reps>.
    Found 6-bit register for signal <curr_state>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 33                                             |
    | Transitions        | 98                                             |
    | Inputs             | 11                                             |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <FreqLUT>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\FreqLUT.vhd".
        ACCUMSIZE = 13
        CLKFREQ = 10000
    Found 13-bit register for signal <increment>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <FreqLUT> synthesized.

Synthesizing Unit <DDS>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\DDS.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        CLKFREQ = 100000000
    Found 13-bit register for signal <curr_phase>.
    Found 13-bit adder for signal <curr_phase[12]_step[12]_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <DDS> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\PWM.vhd".
        LUTOUT = 10
        CLKFREQ = 100000000
    Found 1-bit register for signal <pulse>.
    Found 1-bit register for signal <slowclk>.
    Found 14-bit register for signal <count>.
    Found 14-bit adder for signal <count[13]_GND_9_o_add_0_OUT> created at line 1241.
    Found 10-bit comparator greater for signal <count[9]_offset[9]_LessThan_2_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

Synthesizing Unit <PlayCount>.
    Related source file is "\\psf\home\Documents\ENGS031\finalproject\OctaveKeyboard\PlayCount.vhd".
    Found 4-bit register for signal <count>.
    Found 32-bit register for signal <clkcount>.
    Found 1-bit register for signal <tc_tick>.
    Found 4-bit adder for signal <count[3]_GND_11_o_add_2_OUT> created at line 1241.
    Found 32-bit adder for signal <clkcount[31]_GND_11_o_add_4_OUT> created at line 55.
    Found 4-bit comparator equal for signal <count[3]_count_to[3]_equal_2_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <PlayCount> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 8
 13-bit register                                       : 2
 14-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 10-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 13-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <debounce.ngc>.
Reading core <ipcore_dir/SinLUT.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <debounce> for timing and area information for instance <debouncer0>.
Loading core <debounce> for timing and area information for instance <debouncer1>.
Loading core <debounce> for timing and area information for instance <debouncer2>.
Loading core <debounce> for timing and area information for instance <debouncer3>.
Loading core <debounce> for timing and area information for instance <debouncer4>.
Loading core <debounce> for timing and area information for instance <debouncer5>.
Loading core <debounce> for timing and area information for instance <debouncer6>.
Loading core <debounce> for timing and area information for instance <debouncer7>.
Loading core <SinLUT> for timing and area information for instance <SinFreqs>.

Synthesizing (advanced) Unit <DDS>.
The following registers are absorbed into accumulator <curr_phase>: 1 register on signal <curr_phase>.
Unit <DDS> synthesized (advanced).

Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM> synthesized (advanced).

Synthesizing (advanced) Unit <PlayCount>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <clkcount>: 1 register on signal <clkcount>.
Unit <PlayCount> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 13-bit up accumulator                                 : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 2
 10-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 13-bit 2-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <KeyControl/FSM_0> on signal <curr_state[1:6]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000000
 low_c    | 000001
 d        | 000010
 e        | 000011
 f        | 000100
 g        | 000101
 a        | 000110
 b        | 000111
 high_c   | 001000
 autoidle | 001001
 intro1c  | 001010
 intro1cr | 001011
 intro1d  | 001100
 intro1dr | 001101
 intro1e  | 001110
 intro1er | 001111
 intro1g  | 010000
 intro1gr | 010001
 enda     | 010010
 endar    | 010011
 endb     | 010100
 enda2    | 010101
 endg     | 010110
 endgr    | 010111
 ende     | 011000
 endd     | 011001
 intro2c  | 011010
 intro2a  | 011011
 intro2ar | 011100
 intro2b  | 011101
 intro2br | 011110
 intro2g  | 011111
 intro2gr | 100000
----------------------
WARNING:Xst:1710 - FF/Latch <increment_9> (without init value) has a constant value of 0 in block <FreqLUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_10> (without init value) has a constant value of 0 in block <FreqLUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_11> (without init value) has a constant value of 0 in block <FreqLUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_12> (without init value) has a constant value of 0 in block <FreqLUT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <OctaveKeyboardTop> ...

Optimizing unit <Controller> ...

Optimizing unit <PlayCount> ...

Optimizing unit <FreqLUT> ...
WARNING:Xst:1293 - FF/Latch <PulseWM/count_13> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_31> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_30> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_29> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_28> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_27> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_26> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_25> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_24> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OctaveKeyboardTop, actual ratio is 3.
FlipFlop KeyControl/curr_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OctaveKeyboardTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 611
#      GND                         : 9
#      INV                         : 20
#      LUT1                        : 110
#      LUT2                        : 13
#      LUT3                        : 14
#      LUT4                        : 57
#      LUT5                        : 43
#      LUT6                        : 80
#      MUXCY                       : 125
#      MUXF7                       : 1
#      VCC                         : 9
#      XORCY                       : 130
# FlipFlops/Latches                : 197
#      FD                          : 139
#      FDE                         : 49
#      FDR                         : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             195  out of  18224     1%  
 Number of Slice LUTs:                  337  out of   9112     3%  
    Number used as Logic:               337  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    346
   Number with an unused Flip Flop:     151  out of    346    43%  
   Number with an unused LUT:             9  out of    346     2%  
   Number of fully used LUT-FF pairs:   186  out of    346    53%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
clk_en                             | BUFG                   | 206   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.866ns (Maximum Frequency: 205.508MHz)
   Minimum input arrival time before clock: 3.930ns
   Maximum output required time after clock: 6.422ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.216ns (frequency: 451.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            clk_en (FF)
  Destination:       clk_en (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_en to clk_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  clk_en (clk_en)
     INV:I->O              1   0.255   0.681  clk_en_INV_5_o1_INV_0 (clk_en_INV_5_o)
     FD:D                      0.074          clk_en
    ----------------------------------------
    Total                      2.216ns (0.854ns logic, 1.362ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_en'
  Clock period: 4.866ns (frequency: 205.508MHz)
  Total number of paths / destination ports: 3382 / 278
-------------------------------------------------------------------------
Delay:               4.866ns (Levels of Logic = 3)
  Source:            kidsCounter/clkcount_8 (FF)
  Destination:       kidsCounter/clkcount_23 (FF)
  Source Clock:      clk_en rising
  Destination Clock: clk_en rising

  Data Path: kidsCounter/clkcount_8 to kidsCounter/clkcount_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  kidsCounter/clkcount_8 (kidsCounter/clkcount_8)
     LUT6:I0->O            7   0.254   1.186  kidsCounter/GND_11_o_clkcount[31]_equal_1_o<31>4 (kidsCounter/GND_11_o_clkcount[31]_equal_1_o<31>3)
     LUT5:I1->O           13   0.254   1.098  kidsCounter/_n00281 (kidsCounter/_n0028)
     LUT4:I3->O            1   0.254   0.000  kidsCounter/clkcount_23_rstpot (kidsCounter/clkcount_23_rstpot)
     FD:D                      0.074          kidsCounter/clkcount_23
    ----------------------------------------
    Total                      4.866ns (1.361ns logic, 3.505ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            led_disable (PAD)
  Destination:       led_disable_sync (FF)
  Destination Clock: clk rising

  Data Path: led_disable to led_disable_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  led_disable_IBUF (led_disable_IBUF)
     FD:D                      0.074          led_disable_sync
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_en'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.930ns (Levels of Logic = 4)
  Source:            keys<7> (PAD)
  Destination:       debouncer7/dbreg_1 (FF)
  Destination Clock: clk_en rising

  Data Path: keys<7> to debouncer7/dbreg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  keys_7_IBUF (keys_7_IBUF)
     begin scope: 'debouncer7:switch'
     LUT5:I0->O            1   0.254   0.790  CE<9>_rstpot_SW2 (N9)
     LUT6:I4->O            1   0.250   0.000  dbreg_1_dpot (dbreg_1_dpot)
     FDE:D                     0.074          dbreg_1
    ----------------------------------------
    Total                      3.930ns (1.906ns logic, 2.024ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.771ns (Levels of Logic = 2)
  Source:            led_disable_sync (FF)
  Destination:       led_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: led_disable_sync to led_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   1.399  led_disable_sync (led_disable_sync)
     LUT6:I0->O            1   0.254   0.681  KeyControl/Mmux_led_out11 (led_out_0_OBUF)
     OBUF:I->O                 2.912          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      5.771ns (3.691ns logic, 2.080ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_en'
  Total number of paths / destination ports: 41 / 9
-------------------------------------------------------------------------
Offset:              6.422ns (Levels of Logic = 2)
  Source:            KeyControl/curr_state_FSM_FFd6 (FF)
  Destination:       led_out<5> (PAD)
  Source Clock:      clk_en rising

  Data Path: KeyControl/curr_state_FSM_FFd6 to led_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.525   2.050  KeyControl/curr_state_FSM_FFd6 (KeyControl/curr_state_FSM_FFd6)
     LUT6:I1->O            1   0.254   0.681  KeyControl/Mmux_led_out11 (led_out_0_OBUF)
     OBUF:I->O                 2.912          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      6.422ns (3.691ns logic, 2.731ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.107|         |         |         |
clk_en         |    4.866|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.22 secs
 
--> 

Total memory usage is 197056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

