Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 22 19:29:30 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            RED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 5.513ns (54.198%)  route 4.659ns (45.802%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.378     3.852    input_clock/sw_IBUF[3]
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  input_clock/RED_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     3.976    input_clock/RED_OBUF_inst_i_2_n_0
    SLICE_X43Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     4.188 r  input_clock/RED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.281     6.469    RED_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.703    10.172 r  RED_OBUF_inst/O
                         net (fo=0)                   0.000    10.172    RED
    W18                                                               r  RED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.714ns  (logic 5.449ns (56.091%)  route 4.265ns (43.909%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           1.917     3.434    input_clock/sw_IBUF[5]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.149     3.583 r  input_clock/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.349     5.932    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.782     9.714 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.714    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.610ns  (logic 5.160ns (53.690%)  route 4.451ns (46.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.584     4.075    input_clock/sw_IBUF[6]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.199 r  input_clock/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.866     6.066    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545     9.610 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.610    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 5.369ns (56.137%)  route 4.195ns (43.863%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.379     3.853    input_clock/sw_IBUF[3]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.154     4.007 r  input_clock/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.816     5.823    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.740     9.563 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.563    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 5.156ns (55.503%)  route 4.134ns (44.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.661     3.173    input_clock/sw_IBUF[4]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.297 r  input_clock/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.473     5.770    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520     9.290 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.290    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.245ns  (logic 5.391ns (58.309%)  route 3.855ns (41.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           1.993     3.477    input_clock/sw_IBUF[7]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.152     3.629 r  input_clock/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.491    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.755     9.245 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.245    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 5.127ns (56.044%)  route 4.021ns (43.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.385     2.836    input_clock/sw_IBUF[2]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.960 r  input_clock/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.636     5.596    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     9.149 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 5.152ns (60.296%)  route 3.392ns (39.704%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.716     3.195    input_clock/sw_IBUF[1]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.319 r  input_clock/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     4.995    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     8.544 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.544    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 5.348ns (63.013%)  route 3.139ns (36.987%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.475     2.922    input_clock/sw_IBUF[0]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.150     3.072 r  input_clock/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.736    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.751     8.487 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.487    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  input_clock/counter_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  input_clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     1.147    input_clock/counter_reg_n_0_[1]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.804 r  input_clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.804    input_clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  input_clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    input_clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.038 r  input_clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    input_clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.155 r  input_clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.155    input_clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.272 r  input_clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.272    input_clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.389 r  input_clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.389    input_clock/counter_reg[20]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.712 r  input_clock/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.712    input_clock/counter_reg[24]_i_1_n_6
    SLICE_X42Y23         FDRE                                         r  input_clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  input_clock/counter_reg[10]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[10]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[8]_i_1_n_5
    SLICE_X42Y19         FDRE                                         r  input_clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  input_clock/counter_reg[14]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[14]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[12]_i_1_n_5
    SLICE_X42Y20         FDRE                                         r  input_clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  input_clock/counter_reg[18]/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[18]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[16]_i_1_n_5
    SLICE_X42Y21         FDRE                                         r  input_clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  input_clock/counter_reg[22]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[22]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[20]_i_1_n_5
    SLICE_X42Y22         FDRE                                         r  input_clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  input_clock/counter_reg[2]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[0]_i_1_n_5
    SLICE_X42Y17         FDRE                                         r  input_clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  input_clock/counter_reg[6]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[6]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  input_clock/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    input_clock/counter_reg[4]_i_1_n_5
    SLICE_X42Y18         FDRE                                         r  input_clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  input_clock/counter_reg[10]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[10]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  input_clock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    input_clock/counter_reg[8]_i_1_n_4
    SLICE_X42Y19         FDRE                                         r  input_clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  input_clock/counter_reg[14]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[14]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  input_clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    input_clock/counter_reg[12]_i_1_n_4
    SLICE_X42Y20         FDRE                                         r  input_clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  input_clock/counter_reg[18]/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[18]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  input_clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    input_clock/counter_reg[16]_i_1_n_4
    SLICE_X42Y21         FDRE                                         r  input_clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_clock/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_clock/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  input_clock/counter_reg[22]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_clock/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    input_clock/counter_reg_n_0_[22]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  input_clock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    input_clock/counter_reg[20]_i_1_n_4
    SLICE_X42Y22         FDRE                                         r  input_clock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





