#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  7 21:30:00 2020
# Process ID: 10968
# Current directory: C:/Users/mi/Desktop/lab6_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14696 C:\Users\mi\Desktop\lab6_design\lab6_design.xpr
# Log file: C:/Users/mi/Desktop/lab6_design/vivado.log
# Journal file: C:/Users/mi/Desktop/lab6_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mi/Desktop/lab6_design/lab6_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 749.109 ; gain = 115.063
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
export_ip_user_files -of_objects [get_files C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/ROM.xci] -directory C:/Users/mi/Desktop/lab6_design/lab6_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mi/Desktop/lab6_design/lab6_design.ip_user_files -ipstatic_source_dir C:/Users/mi/Desktop/lab6_design/lab6_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mi/Desktop/lab6_design/lab6_design.cache/compile_simlib/modelsim} {questa=C:/Users/mi/Desktop/lab6_design/lab6_design.cache/compile_simlib/questa} {riviera=C:/Users/mi/Desktop/lab6_design/lab6_design.cache/compile_simlib/riviera} {activehdl=C:/Users/mi/Desktop/lab6_design/lab6_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.rom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 768.297 ; gain = 15.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 768.297 ; gain = 18.367
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/BUS/input_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/BUS/flag_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/BUS/Mem_a}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/BUS/Mem_d}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.rom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 785.805 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/insturction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.rom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 785.805 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/ra0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/rd0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/ra1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/rd1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/wa}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/tb/cpu/registers/we} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/wd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/registers/we}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                25000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.rom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in tb.cpu.rom.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 796.262 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                55000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                95000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               135000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               175000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               215000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               255000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               295000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               335000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               375000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               415000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               455000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               495000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               535000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               575000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               615000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               655000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               695000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               735000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               775000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               815000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               855000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               895000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               935000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               975000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 817.848 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/cpu/BUS/Mem_spo}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               125000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               165000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               205000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               245000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               285000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               325000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               365000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               405000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               445000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               485000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               525000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               565000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               605000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               645000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               765000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               805000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               845000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               885000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               925000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               965000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 817.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Sign_extend
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.cpu_one_cycle
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               175000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               215000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               255000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               345000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               385000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               425000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               515000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               595000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               815000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               855000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               895000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               985000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 821.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mi/Desktop/lab6_design/lab6_design.sim/sim_1/behav/xsim'
"xelab -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 85f282d57e24445091aa253c28e735bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.cpu.BUS.ram.inst at time                45000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time                85000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               175000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               215000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               255000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               345000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               385000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               425000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               515000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               555000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               595000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               685000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               725000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               815000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               855000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               895000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
WARNING in tb.cpu.BUS.ram.inst at time               985000 ns: 
Reading from out-of-range address. Max address in tb.cpu.BUS.ram.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 821.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 22:13:09 2020...
