/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_EMC_H__
#define __HEADERGEN_EMC_H__

#include "macro.h"

#define REG_EMC_BCR             jz_reg(EMC_BCR)
#define JA_EMC_BCR              (0xb3010000 + 0x0)
#define JT_EMC_BCR              JIO_32_RW
#define JN_EMC_BCR              EMC_BCR
#define JI_EMC_BCR              
#define BP_EMC_BCR_BT_SEL       30
#define BM_EMC_BCR_BT_SEL       0xc0000000
#define BF_EMC_BCR_BT_SEL(v)    (((v) & 0x3) << 30)
#define BFM_EMC_BCR_BT_SEL(v)   BM_EMC_BCR_BT_SEL
#define BF_EMC_BCR_BT_SEL_V(e)  BF_EMC_BCR_BT_SEL(BV_EMC_BCR_BT_SEL__##e)
#define BFM_EMC_BCR_BT_SEL_V(v) BM_EMC_BCR_BT_SEL
#define BP_EMC_BCR_PK_SEL       24
#define BM_EMC_BCR_PK_SEL       0x1000000
#define BF_EMC_BCR_PK_SEL(v)    (((v) & 0x1) << 24)
#define BFM_EMC_BCR_PK_SEL(v)   BM_EMC_BCR_PK_SEL
#define BF_EMC_BCR_PK_SEL_V(e)  BF_EMC_BCR_PK_SEL(BV_EMC_BCR_PK_SEL__##e)
#define BFM_EMC_BCR_PK_SEL_V(v) BM_EMC_BCR_PK_SEL
#define BP_EMC_BCR_BSR          2
#define BM_EMC_BCR_BSR          0x4
#define BV_EMC_BCR_BSR__SHARE   0x0
#define BV_EMC_BCR_BSR__UNSHARE 0x1
#define BF_EMC_BCR_BSR(v)       (((v) & 0x1) << 2)
#define BFM_EMC_BCR_BSR(v)      BM_EMC_BCR_BSR
#define BF_EMC_BCR_BSR_V(e)     BF_EMC_BCR_BSR(BV_EMC_BCR_BSR__##e)
#define BFM_EMC_BCR_BSR_V(v)    BM_EMC_BCR_BSR
#define BP_EMC_BCR_BRE          1
#define BM_EMC_BCR_BRE          0x2
#define BF_EMC_BCR_BRE(v)       (((v) & 0x1) << 1)
#define BFM_EMC_BCR_BRE(v)      BM_EMC_BCR_BRE
#define BF_EMC_BCR_BRE_V(e)     BF_EMC_BCR_BRE(BV_EMC_BCR_BRE__##e)
#define BFM_EMC_BCR_BRE_V(v)    BM_EMC_BCR_BRE
#define BP_EMC_BCR_ENDIAN       0
#define BM_EMC_BCR_ENDIAN       0x1
#define BF_EMC_BCR_ENDIAN(v)    (((v) & 0x1) << 0)
#define BFM_EMC_BCR_ENDIAN(v)   BM_EMC_BCR_ENDIAN
#define BF_EMC_BCR_ENDIAN_V(e)  BF_EMC_BCR_ENDIAN(BV_EMC_BCR_ENDIAN__##e)
#define BFM_EMC_BCR_ENDIAN_V(v) BM_EMC_BCR_ENDIAN

#define REG_EMC_SMCR(_n1)       jz_reg(EMC_SMCR(_n1))
#define JA_EMC_SMCR(_n1)        (0xb3010000 + 0x10 + ((_n1))*4)
#define JT_EMC_SMCR(_n1)        JIO_32_RW
#define JN_EMC_SMCR(_n1)        EMC_SMCR
#define JI_EMC_SMCR(_n1)        (_n1)
#define BP_EMC_SMCR_STRV        24
#define BM_EMC_SMCR_STRV        0xf000000
#define BF_EMC_SMCR_STRV(v)     (((v) & 0xf) << 24)
#define BFM_EMC_SMCR_STRV(v)    BM_EMC_SMCR_STRV
#define BF_EMC_SMCR_STRV_V(e)   BF_EMC_SMCR_STRV(BV_EMC_SMCR_STRV__##e)
#define BFM_EMC_SMCR_STRV_V(v)  BM_EMC_SMCR_STRV
#define BP_EMC_SMCR_TAW         20
#define BM_EMC_SMCR_TAW         0xf00000
#define BF_EMC_SMCR_TAW(v)      (((v) & 0xf) << 20)
#define BFM_EMC_SMCR_TAW(v)     BM_EMC_SMCR_TAW
#define BF_EMC_SMCR_TAW_V(e)    BF_EMC_SMCR_TAW(BV_EMC_SMCR_TAW__##e)
#define BFM_EMC_SMCR_TAW_V(v)   BM_EMC_SMCR_TAW
#define BP_EMC_SMCR_TBP         16
#define BM_EMC_SMCR_TBP         0xf0000
#define BF_EMC_SMCR_TBP(v)      (((v) & 0xf) << 16)
#define BFM_EMC_SMCR_TBP(v)     BM_EMC_SMCR_TBP
#define BF_EMC_SMCR_TBP_V(e)    BF_EMC_SMCR_TBP(BV_EMC_SMCR_TBP__##e)
#define BFM_EMC_SMCR_TBP_V(v)   BM_EMC_SMCR_TBP
#define BP_EMC_SMCR_TAH         12
#define BM_EMC_SMCR_TAH         0x7000
#define BF_EMC_SMCR_TAH(v)      (((v) & 0x7) << 12)
#define BFM_EMC_SMCR_TAH(v)     BM_EMC_SMCR_TAH
#define BF_EMC_SMCR_TAH_V(e)    BF_EMC_SMCR_TAH(BV_EMC_SMCR_TAH__##e)
#define BFM_EMC_SMCR_TAH_V(v)   BM_EMC_SMCR_TAH
#define BP_EMC_SMCR_TAS         8
#define BM_EMC_SMCR_TAS         0x700
#define BF_EMC_SMCR_TAS(v)      (((v) & 0x7) << 8)
#define BFM_EMC_SMCR_TAS(v)     BM_EMC_SMCR_TAS
#define BF_EMC_SMCR_TAS_V(e)    BF_EMC_SMCR_TAS(BV_EMC_SMCR_TAS__##e)
#define BFM_EMC_SMCR_TAS_V(v)   BM_EMC_SMCR_TAS
#define BP_EMC_SMCR_BW          6
#define BM_EMC_SMCR_BW          0xc0
#define BV_EMC_SMCR_BW__8BIT    0x0
#define BV_EMC_SMCR_BW__16BIT   0x1
#define BV_EMC_SMCR_BW__32BIT   0x2
#define BF_EMC_SMCR_BW(v)       (((v) & 0x3) << 6)
#define BFM_EMC_SMCR_BW(v)      BM_EMC_SMCR_BW
#define BF_EMC_SMCR_BW_V(e)     BF_EMC_SMCR_BW(BV_EMC_SMCR_BW__##e)
#define BFM_EMC_SMCR_BW_V(v)    BM_EMC_SMCR_BW
#define BP_EMC_SMCR_BCM         3
#define BM_EMC_SMCR_BCM         0x8
#define BF_EMC_SMCR_BCM(v)      (((v) & 0x1) << 3)
#define BFM_EMC_SMCR_BCM(v)     BM_EMC_SMCR_BCM
#define BF_EMC_SMCR_BCM_V(e)    BF_EMC_SMCR_BCM(BV_EMC_SMCR_BCM__##e)
#define BFM_EMC_SMCR_BCM_V(v)   BM_EMC_SMCR_BCM
#define BP_EMC_SMCR_BL          1
#define BM_EMC_SMCR_BL          0x6
#define BV_EMC_SMCR_BL__4       0x0
#define BV_EMC_SMCR_BL__8       0x1
#define BV_EMC_SMCR_BL__16      0x2
#define BV_EMC_SMCR_BL__32      0x3
#define BF_EMC_SMCR_BL(v)       (((v) & 0x3) << 1)
#define BFM_EMC_SMCR_BL(v)      BM_EMC_SMCR_BL
#define BF_EMC_SMCR_BL_V(e)     BF_EMC_SMCR_BL(BV_EMC_SMCR_BL__##e)
#define BFM_EMC_SMCR_BL_V(v)    BM_EMC_SMCR_BL
#define BP_EMC_SMCR_SMT         0
#define BM_EMC_SMCR_SMT         0x1
#define BF_EMC_SMCR_SMT(v)      (((v) & 0x1) << 0)
#define BFM_EMC_SMCR_SMT(v)     BM_EMC_SMCR_SMT
#define BF_EMC_SMCR_SMT_V(e)    BF_EMC_SMCR_SMT(BV_EMC_SMCR_SMT__##e)
#define BFM_EMC_SMCR_SMT_V(v)   BM_EMC_SMCR_SMT

#define REG_EMC_SACR(_n1)       jz_reg(EMC_SACR(_n1))
#define JA_EMC_SACR(_n1)        (0xb3010000 + 0x30 + ((_n1))*4)
#define JT_EMC_SACR(_n1)        JIO_32_RW
#define JN_EMC_SACR(_n1)        EMC_SACR
#define JI_EMC_SACR(_n1)        (_n1)
#define BP_EMC_SACR_BASE        8
#define BM_EMC_SACR_BASE        0xff00
#define BF_EMC_SACR_BASE(v)     (((v) & 0xff) << 8)
#define BFM_EMC_SACR_BASE(v)    BM_EMC_SACR_BASE
#define BF_EMC_SACR_BASE_V(e)   BF_EMC_SACR_BASE(BV_EMC_SACR_BASE__##e)
#define BFM_EMC_SACR_BASE_V(v)  BM_EMC_SACR_BASE
#define BP_EMC_SACR_MASK        0
#define BM_EMC_SACR_MASK        0xff
#define BF_EMC_SACR_MASK(v)     (((v) & 0xff) << 0)
#define BFM_EMC_SACR_MASK(v)    BM_EMC_SACR_MASK
#define BF_EMC_SACR_MASK_V(e)   BF_EMC_SACR_MASK(BV_EMC_SACR_MASK__##e)
#define BFM_EMC_SACR_MASK_V(v)  BM_EMC_SACR_MASK

#define REG_EMC_NFCSR               jz_reg(EMC_NFCSR)
#define JA_EMC_NFCSR                (0xb3010000 + 0x50)
#define JT_EMC_NFCSR                JIO_32_RW
#define JN_EMC_NFCSR                EMC_NFCSR
#define JI_EMC_NFCSR                
#define BP_EMC_NFCSR_NFCE4          7
#define BM_EMC_NFCSR_NFCE4          0x80
#define BF_EMC_NFCSR_NFCE4(v)       (((v) & 0x1) << 7)
#define BFM_EMC_NFCSR_NFCE4(v)      BM_EMC_NFCSR_NFCE4
#define BF_EMC_NFCSR_NFCE4_V(e)     BF_EMC_NFCSR_NFCE4(BV_EMC_NFCSR_NFCE4__##e)
#define BFM_EMC_NFCSR_NFCE4_V(v)    BM_EMC_NFCSR_NFCE4
#define BP_EMC_NFCSR_NFE4           6
#define BM_EMC_NFCSR_NFE4           0x40
#define BF_EMC_NFCSR_NFE4(v)        (((v) & 0x1) << 6)
#define BFM_EMC_NFCSR_NFE4(v)       BM_EMC_NFCSR_NFE4
#define BF_EMC_NFCSR_NFE4_V(e)      BF_EMC_NFCSR_NFE4(BV_EMC_NFCSR_NFE4__##e)
#define BFM_EMC_NFCSR_NFE4_V(v)     BM_EMC_NFCSR_NFE4
#define BP_EMC_NFCSR_NFCE3          5
#define BM_EMC_NFCSR_NFCE3          0x20
#define BF_EMC_NFCSR_NFCE3(v)       (((v) & 0x1) << 5)
#define BFM_EMC_NFCSR_NFCE3(v)      BM_EMC_NFCSR_NFCE3
#define BF_EMC_NFCSR_NFCE3_V(e)     BF_EMC_NFCSR_NFCE3(BV_EMC_NFCSR_NFCE3__##e)
#define BFM_EMC_NFCSR_NFCE3_V(v)    BM_EMC_NFCSR_NFCE3
#define BP_EMC_NFCSR_NFE3           4
#define BM_EMC_NFCSR_NFE3           0x10
#define BF_EMC_NFCSR_NFE3(v)        (((v) & 0x1) << 4)
#define BFM_EMC_NFCSR_NFE3(v)       BM_EMC_NFCSR_NFE3
#define BF_EMC_NFCSR_NFE3_V(e)      BF_EMC_NFCSR_NFE3(BV_EMC_NFCSR_NFE3__##e)
#define BFM_EMC_NFCSR_NFE3_V(v)     BM_EMC_NFCSR_NFE3
#define BP_EMC_NFCSR_NFCE2          3
#define BM_EMC_NFCSR_NFCE2          0x8
#define BF_EMC_NFCSR_NFCE2(v)       (((v) & 0x1) << 3)
#define BFM_EMC_NFCSR_NFCE2(v)      BM_EMC_NFCSR_NFCE2
#define BF_EMC_NFCSR_NFCE2_V(e)     BF_EMC_NFCSR_NFCE2(BV_EMC_NFCSR_NFCE2__##e)
#define BFM_EMC_NFCSR_NFCE2_V(v)    BM_EMC_NFCSR_NFCE2
#define BP_EMC_NFCSR_NFE2           2
#define BM_EMC_NFCSR_NFE2           0x4
#define BF_EMC_NFCSR_NFE2(v)        (((v) & 0x1) << 2)
#define BFM_EMC_NFCSR_NFE2(v)       BM_EMC_NFCSR_NFE2
#define BF_EMC_NFCSR_NFE2_V(e)      BF_EMC_NFCSR_NFE2(BV_EMC_NFCSR_NFE2__##e)
#define BFM_EMC_NFCSR_NFE2_V(v)     BM_EMC_NFCSR_NFE2
#define BP_EMC_NFCSR_NFCE1          1
#define BM_EMC_NFCSR_NFCE1          0x2
#define BF_EMC_NFCSR_NFCE1(v)       (((v) & 0x1) << 1)
#define BFM_EMC_NFCSR_NFCE1(v)      BM_EMC_NFCSR_NFCE1
#define BF_EMC_NFCSR_NFCE1_V(e)     BF_EMC_NFCSR_NFCE1(BV_EMC_NFCSR_NFCE1__##e)
#define BFM_EMC_NFCSR_NFCE1_V(v)    BM_EMC_NFCSR_NFCE1
#define BP_EMC_NFCSR_NFE1           0
#define BM_EMC_NFCSR_NFE1           0x1
#define BF_EMC_NFCSR_NFE1(v)        (((v) & 0x1) << 0)
#define BFM_EMC_NFCSR_NFE1(v)       BM_EMC_NFCSR_NFE1
#define BF_EMC_NFCSR_NFE1_V(e)      BF_EMC_NFCSR_NFE1(BV_EMC_NFCSR_NFE1__##e)
#define BFM_EMC_NFCSR_NFE1_V(v)     BM_EMC_NFCSR_NFE1

#define REG_EMC_DMCR            jz_reg(EMC_DMCR)
#define JA_EMC_DMCR             (0xb3010000 + 0x80)
#define JT_EMC_DMCR             JIO_32_RW
#define JN_EMC_DMCR             EMC_DMCR
#define JI_EMC_DMCR             
#define BP_EMC_DMCR_BW          31
#define BM_EMC_DMCR_BW          0x80000000
#define BF_EMC_DMCR_BW(v)       (((v) & 0x1) << 31)
#define BFM_EMC_DMCR_BW(v)      BM_EMC_DMCR_BW
#define BF_EMC_DMCR_BW_V(e)     BF_EMC_DMCR_BW(BV_EMC_DMCR_BW__##e)
#define BFM_EMC_DMCR_BW_V(v)    BM_EMC_DMCR_BW
#define BP_EMC_DMCR_CA          26
#define BM_EMC_DMCR_CA          0x1c000000
#define BV_EMC_DMCR_CA__8       0x0
#define BV_EMC_DMCR_CA__9       0x1
#define BV_EMC_DMCR_CA__10      0x2
#define BV_EMC_DMCR_CA__11      0x3
#define BV_EMC_DMCR_CA__12      0x4
#define BF_EMC_DMCR_CA(v)       (((v) & 0x7) << 26)
#define BFM_EMC_DMCR_CA(v)      BM_EMC_DMCR_CA
#define BF_EMC_DMCR_CA_V(e)     BF_EMC_DMCR_CA(BV_EMC_DMCR_CA__##e)
#define BFM_EMC_DMCR_CA_V(v)    BM_EMC_DMCR_CA
#define BP_EMC_DMCR_RMODE       25
#define BM_EMC_DMCR_RMODE       0x2000000
#define BF_EMC_DMCR_RMODE(v)    (((v) & 0x1) << 25)
#define BFM_EMC_DMCR_RMODE(v)   BM_EMC_DMCR_RMODE
#define BF_EMC_DMCR_RMODE_V(e)  BF_EMC_DMCR_RMODE(BV_EMC_DMCR_RMODE__##e)
#define BFM_EMC_DMCR_RMODE_V(v) BM_EMC_DMCR_RMODE
#define BP_EMC_DMCR_RFSH        24
#define BM_EMC_DMCR_RFSH        0x1000000
#define BF_EMC_DMCR_RFSH(v)     (((v) & 0x1) << 24)
#define BFM_EMC_DMCR_RFSH(v)    BM_EMC_DMCR_RFSH
#define BF_EMC_DMCR_RFSH_V(e)   BF_EMC_DMCR_RFSH(BV_EMC_DMCR_RFSH__##e)
#define BFM_EMC_DMCR_RFSH_V(v)  BM_EMC_DMCR_RFSH
#define BP_EMC_DMCR_MRSET       23
#define BM_EMC_DMCR_MRSET       0x800000
#define BF_EMC_DMCR_MRSET(v)    (((v) & 0x1) << 23)
#define BFM_EMC_DMCR_MRSET(v)   BM_EMC_DMCR_MRSET
#define BF_EMC_DMCR_MRSET_V(e)  BF_EMC_DMCR_MRSET(BV_EMC_DMCR_MRSET__##e)
#define BFM_EMC_DMCR_MRSET_V(v) BM_EMC_DMCR_MRSET
#define BP_EMC_DMCR_RA          20
#define BM_EMC_DMCR_RA          0x300000
#define BV_EMC_DMCR_RA__11      0x0
#define BV_EMC_DMCR_RA__12      0x1
#define BV_EMC_DMCR_RA__13      0x2
#define BF_EMC_DMCR_RA(v)       (((v) & 0x3) << 20)
#define BFM_EMC_DMCR_RA(v)      BM_EMC_DMCR_RA
#define BF_EMC_DMCR_RA_V(e)     BF_EMC_DMCR_RA(BV_EMC_DMCR_RA__##e)
#define BFM_EMC_DMCR_RA_V(v)    BM_EMC_DMCR_RA
#define BP_EMC_DMCR_BA          19
#define BM_EMC_DMCR_BA          0x80000
#define BF_EMC_DMCR_BA(v)       (((v) & 0x1) << 19)
#define BFM_EMC_DMCR_BA(v)      BM_EMC_DMCR_BA
#define BF_EMC_DMCR_BA_V(e)     BF_EMC_DMCR_BA(BV_EMC_DMCR_BA__##e)
#define BFM_EMC_DMCR_BA_V(v)    BM_EMC_DMCR_BA
#define BP_EMC_DMCR_PDM         18
#define BM_EMC_DMCR_PDM         0x40000
#define BF_EMC_DMCR_PDM(v)      (((v) & 0x1) << 18)
#define BFM_EMC_DMCR_PDM(v)     BM_EMC_DMCR_PDM
#define BF_EMC_DMCR_PDM_V(e)    BF_EMC_DMCR_PDM(BV_EMC_DMCR_PDM__##e)
#define BFM_EMC_DMCR_PDM_V(v)   BM_EMC_DMCR_PDM
#define BP_EMC_DMCR_EPIN        17
#define BM_EMC_DMCR_EPIN        0x20000
#define BF_EMC_DMCR_EPIN(v)     (((v) & 0x1) << 17)
#define BFM_EMC_DMCR_EPIN(v)    BM_EMC_DMCR_EPIN
#define BF_EMC_DMCR_EPIN_V(e)   BF_EMC_DMCR_EPIN(BV_EMC_DMCR_EPIN__##e)
#define BFM_EMC_DMCR_EPIN_V(v)  BM_EMC_DMCR_EPIN
#define BP_EMC_DMCR_MBSEL       16
#define BM_EMC_DMCR_MBSEL       0x10000
#define BF_EMC_DMCR_MBSEL(v)    (((v) & 0x1) << 16)
#define BFM_EMC_DMCR_MBSEL(v)   BM_EMC_DMCR_MBSEL
#define BF_EMC_DMCR_MBSEL_V(e)  BF_EMC_DMCR_MBSEL(BV_EMC_DMCR_MBSEL__##e)
#define BFM_EMC_DMCR_MBSEL_V(v) BM_EMC_DMCR_MBSEL
#define BP_EMC_DMCR_TRAS        13
#define BM_EMC_DMCR_TRAS        0xe000
#define BF_EMC_DMCR_TRAS(v)     (((v) & 0x7) << 13)
#define BFM_EMC_DMCR_TRAS(v)    BM_EMC_DMCR_TRAS
#define BF_EMC_DMCR_TRAS_V(e)   BF_EMC_DMCR_TRAS(BV_EMC_DMCR_TRAS__##e)
#define BFM_EMC_DMCR_TRAS_V(v)  BM_EMC_DMCR_TRAS
#define BP_EMC_DMCR_RCD         11
#define BM_EMC_DMCR_RCD         0x1800
#define BF_EMC_DMCR_RCD(v)      (((v) & 0x3) << 11)
#define BFM_EMC_DMCR_RCD(v)     BM_EMC_DMCR_RCD
#define BF_EMC_DMCR_RCD_V(e)    BF_EMC_DMCR_RCD(BV_EMC_DMCR_RCD__##e)
#define BFM_EMC_DMCR_RCD_V(v)   BM_EMC_DMCR_RCD
#define BP_EMC_DMCR_TPC         8
#define BM_EMC_DMCR_TPC         0x700
#define BF_EMC_DMCR_TPC(v)      (((v) & 0x7) << 8)
#define BFM_EMC_DMCR_TPC(v)     BM_EMC_DMCR_TPC
#define BF_EMC_DMCR_TPC_V(e)    BF_EMC_DMCR_TPC(BV_EMC_DMCR_TPC__##e)
#define BFM_EMC_DMCR_TPC_V(v)   BM_EMC_DMCR_TPC
#define BP_EMC_DMCR_TRWL        5
#define BM_EMC_DMCR_TRWL        0x60
#define BF_EMC_DMCR_TRWL(v)     (((v) & 0x3) << 5)
#define BFM_EMC_DMCR_TRWL(v)    BM_EMC_DMCR_TRWL
#define BF_EMC_DMCR_TRWL_V(e)   BF_EMC_DMCR_TRWL(BV_EMC_DMCR_TRWL__##e)
#define BFM_EMC_DMCR_TRWL_V(v)  BM_EMC_DMCR_TRWL
#define BP_EMC_DMCR_TRC         2
#define BM_EMC_DMCR_TRC         0x1c
#define BF_EMC_DMCR_TRC(v)      (((v) & 0x7) << 2)
#define BFM_EMC_DMCR_TRC(v)     BM_EMC_DMCR_TRC
#define BF_EMC_DMCR_TRC_V(e)    BF_EMC_DMCR_TRC(BV_EMC_DMCR_TRC__##e)
#define BFM_EMC_DMCR_TRC_V(v)   BM_EMC_DMCR_TRC
#define BP_EMC_DMCR_TCL         0
#define BM_EMC_DMCR_TCL         0x3
#define BF_EMC_DMCR_TCL(v)      (((v) & 0x3) << 0)
#define BFM_EMC_DMCR_TCL(v)     BM_EMC_DMCR_TCL
#define BF_EMC_DMCR_TCL_V(e)    BF_EMC_DMCR_TCL(BV_EMC_DMCR_TCL__##e)
#define BFM_EMC_DMCR_TCL_V(v)   BM_EMC_DMCR_TCL

#define REG_EMC_RTCSR               jz_reg(EMC_RTCSR)
#define JA_EMC_RTCSR                (0xb3010000 + 0x84)
#define JT_EMC_RTCSR                JIO_16_RW
#define JN_EMC_RTCSR                EMC_RTCSR
#define JI_EMC_RTCSR                
#define BP_EMC_RTCSR_SFR            8
#define BM_EMC_RTCSR_SFR            0x100
#define BF_EMC_RTCSR_SFR(v)         (((v) & 0x1) << 8)
#define BFM_EMC_RTCSR_SFR(v)        BM_EMC_RTCSR_SFR
#define BF_EMC_RTCSR_SFR_V(e)       BF_EMC_RTCSR_SFR(BV_EMC_RTCSR_SFR__##e)
#define BFM_EMC_RTCSR_SFR_V(v)      BM_EMC_RTCSR_SFR
#define BP_EMC_RTCSR_CMF            7
#define BM_EMC_RTCSR_CMF            0x80
#define BF_EMC_RTCSR_CMF(v)         (((v) & 0x1) << 7)
#define BFM_EMC_RTCSR_CMF(v)        BM_EMC_RTCSR_CMF
#define BF_EMC_RTCSR_CMF_V(e)       BF_EMC_RTCSR_CMF(BV_EMC_RTCSR_CMF__##e)
#define BFM_EMC_RTCSR_CMF_V(v)      BM_EMC_RTCSR_CMF
#define BP_EMC_RTCSR_CKS            0
#define BM_EMC_RTCSR_CKS            0x7
#define BV_EMC_RTCSR_CKS__DISABLE   0x0
#define BV_EMC_RTCSR_CKS__4         0x1
#define BV_EMC_RTCSR_CKS__16        0x2
#define BV_EMC_RTCSR_CKS__64        0x3
#define BV_EMC_RTCSR_CKS__256       0x4
#define BV_EMC_RTCSR_CKS__1024      0x5
#define BV_EMC_RTCSR_CKS__2048      0x6
#define BV_EMC_RTCSR_CKS__4096      0x7
#define BF_EMC_RTCSR_CKS(v)         (((v) & 0x7) << 0)
#define BFM_EMC_RTCSR_CKS(v)        BM_EMC_RTCSR_CKS
#define BF_EMC_RTCSR_CKS_V(e)       BF_EMC_RTCSR_CKS(BV_EMC_RTCSR_CKS__##e)
#define BFM_EMC_RTCSR_CKS_V(v)      BM_EMC_RTCSR_CKS

#define REG_EMC_RTCNT   jz_reg(EMC_RTCNT)
#define JA_EMC_RTCNT    (0xb3010000 + 0x88)
#define JT_EMC_RTCNT    JIO_16_RW
#define JN_EMC_RTCNT    EMC_RTCNT
#define JI_EMC_RTCNT    

#define REG_EMC_RTCOR   jz_reg(EMC_RTCOR)
#define JA_EMC_RTCOR    (0xb3010000 + 0x8c)
#define JT_EMC_RTCOR    JIO_16_RW
#define JN_EMC_RTCOR    EMC_RTCOR
#define JI_EMC_RTCOR    

#define REG_EMC_DMAR(_n1)       jz_reg(EMC_DMAR(_n1))
#define JA_EMC_DMAR(_n1)        (0xb3010000 + 0x90 + ((_n1))*4)
#define JT_EMC_DMAR(_n1)        JIO_32_RW
#define JN_EMC_DMAR(_n1)        EMC_DMAR
#define JI_EMC_DMAR(_n1)        (_n1)
#define BP_EMC_DMAR_BASE        8
#define BM_EMC_DMAR_BASE        0xff00
#define BF_EMC_DMAR_BASE(v)     (((v) & 0xff) << 8)
#define BFM_EMC_DMAR_BASE(v)    BM_EMC_DMAR_BASE
#define BF_EMC_DMAR_BASE_V(e)   BF_EMC_DMAR_BASE(BV_EMC_DMAR_BASE__##e)
#define BFM_EMC_DMAR_BASE_V(v)  BM_EMC_DMAR_BASE
#define BP_EMC_DMAR_MASK        0
#define BM_EMC_DMAR_MASK        0xff
#define BF_EMC_DMAR_MASK(v)     (((v) & 0xff) << 0)
#define BFM_EMC_DMAR_MASK(v)    BM_EMC_DMAR_MASK
#define BF_EMC_DMAR_MASK_V(e)   BF_EMC_DMAR_MASK(BV_EMC_DMAR_MASK__##e)
#define BFM_EMC_DMAR_MASK_V(v)  BM_EMC_DMAR_MASK

#define REG_EMC_PMEMBS1 jz_reg(EMC_PMEMBS1)
#define JA_EMC_PMEMBS1  (0xb3010000 + 0x6004)
#define JT_EMC_PMEMBS1  JIO_32_RW
#define JN_EMC_PMEMBS1  EMC_PMEMBS1
#define JI_EMC_PMEMBS1  

#define REG_EMC_PMEMBS0 jz_reg(EMC_PMEMBS0)
#define JA_EMC_PMEMBS0  (0xb3010000 + 0x6008)
#define JT_EMC_PMEMBS0  JIO_32_RW
#define JN_EMC_PMEMBS0  EMC_PMEMBS0
#define JI_EMC_PMEMBS0  

#define REG_EMC_SDMR            jz_reg(EMC_SDMR)
#define JA_EMC_SDMR             (0xb3010000 + 0xa000)
#define JT_EMC_SDMR             JIO_32_RW
#define JN_EMC_SDMR             EMC_SDMR
#define JI_EMC_SDMR             
#define BP_EMC_SDMR_BM          9
#define BM_EMC_SDMR_BM          0x200
#define BF_EMC_SDMR_BM(v)       (((v) & 0x1) << 9)
#define BFM_EMC_SDMR_BM(v)      BM_EMC_SDMR_BM
#define BF_EMC_SDMR_BM_V(e)     BF_EMC_SDMR_BM(BV_EMC_SDMR_BM__##e)
#define BFM_EMC_SDMR_BM_V(v)    BM_EMC_SDMR_BM
#define BP_EMC_SDMR_OM          7
#define BM_EMC_SDMR_OM          0x180
#define BV_EMC_SDMR_OM__NORMAL  0x0
#define BF_EMC_SDMR_OM(v)       (((v) & 0x3) << 7)
#define BFM_EMC_SDMR_OM(v)      BM_EMC_SDMR_OM
#define BF_EMC_SDMR_OM_V(e)     BF_EMC_SDMR_OM(BV_EMC_SDMR_OM__##e)
#define BFM_EMC_SDMR_OM_V(v)    BM_EMC_SDMR_OM
#define BP_EMC_SDMR_CAS         4
#define BM_EMC_SDMR_CAS         0x70
#define BV_EMC_SDMR_CAS__1      0x1
#define BV_EMC_SDMR_CAS__2      0x2
#define BV_EMC_SDMR_CAS__3      0x3
#define BF_EMC_SDMR_CAS(v)      (((v) & 0x7) << 4)
#define BFM_EMC_SDMR_CAS(v)     BM_EMC_SDMR_CAS
#define BF_EMC_SDMR_CAS_V(e)    BF_EMC_SDMR_CAS(BV_EMC_SDMR_CAS__##e)
#define BFM_EMC_SDMR_CAS_V(v)   BM_EMC_SDMR_CAS
#define BP_EMC_SDMR_BT          3
#define BM_EMC_SDMR_BT          0x8
#define BV_EMC_SDMR_BT__SEQ     0x0
#define BV_EMC_SDMR_BT__INT     0x1
#define BF_EMC_SDMR_BT(v)       (((v) & 0x1) << 3)
#define BFM_EMC_SDMR_BT(v)      BM_EMC_SDMR_BT
#define BF_EMC_SDMR_BT_V(e)     BF_EMC_SDMR_BT(BV_EMC_SDMR_BT__##e)
#define BFM_EMC_SDMR_BT_V(v)    BM_EMC_SDMR_BT
#define BP_EMC_SDMR_BL          0
#define BM_EMC_SDMR_BL          0x7
#define BV_EMC_SDMR_BL__1       0x0
#define BV_EMC_SDMR_BL__2       0x1
#define BV_EMC_SDMR_BL__4       0x2
#define BV_EMC_SDMR_BL__8       0x3
#define BF_EMC_SDMR_BL(v)       (((v) & 0x7) << 0)
#define BFM_EMC_SDMR_BL(v)      BM_EMC_SDMR_BL
#define BF_EMC_SDMR_BL_V(e)     BF_EMC_SDMR_BL(BV_EMC_SDMR_BL__##e)
#define BFM_EMC_SDMR_BL_V(v)    BM_EMC_SDMR_BL

#endif /* __HEADERGEN_EMC_H__*/
