{
  "comments": [
    {
      "key": {
        "uuid": "a7f4bcb1_78973cd4",
        "filename": "plat/nvidia/tegra/soc/t194/plat_psci_handlers.c",
        "patchSetId": 1
      },
      "lineNbr": 469,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2020-03-18T14:57:45Z",
      "side": 1,
      "message": "Do you need an ISB barrier to ensure these system registers updates get reflected before carrying on?",
      "revId": "6b9252bf8fd85b85c52d5c14cb8d1e4dada3f290",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "171450cf_7a72107d",
        "filename": "plat/nvidia/tegra/soc/t194/plat_psci_handlers.c",
        "patchSetId": 1
      },
      "lineNbr": 469,
      "author": {
        "id": 1000162
      },
      "writtenOn": "2020-03-18T16:08:48Z",
      "side": 1,
      "message": "We havent felt the need to add an ISB here. The CPU team has also not asked us to add an ISB explicitly",
      "parentUuid": "a7f4bcb1_78973cd4",
      "revId": "6b9252bf8fd85b85c52d5c14cb8d1e4dada3f290",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "3be679d4_c3488c09",
        "filename": "plat/nvidia/tegra/soc/t194/plat_psci_handlers.c",
        "patchSetId": 1
      },
      "lineNbr": 469,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2020-03-18T16:25:14Z",
      "side": 1,
      "message": "OK.",
      "parentUuid": "171450cf_7a72107d",
      "revId": "6b9252bf8fd85b85c52d5c14cb8d1e4dada3f290",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    }
  ]
}