

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Mon Jul 10 17:02:29 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_9_Hist
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  307458|  307458|  307458|  307458|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          -|          -|    256|    no    |
        |- Loop 2  |  307200|  307200|         4|          -|          -|  76800|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    121|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      36|     40|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     111|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     147|    310|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+-----------------------+---------+-------+----+----+
    |doHist_CRTL_BUS_s_axi_U  |doHist_CRTL_BUS_s_axi  |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+
    |Total                    |                       |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2                       |     +    |      0|  0|  15|           9|           1|
    |i_2_fu_147_p2                       |     +    |      0|  0|  24|          17|           1|
    |tmp_4_fu_162_p2                     |     +    |      0|  0|  39|          32|           1|
    |inStream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_124_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_141_p2                  |   icmp   |      0|  0|  18|          17|          17|
    |inStream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 121|          88|          33|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |histo_Addr_A_orig             |  21|          4|   32|        128|
    |histo_Din_A                   |  15|          3|   32|         96|
    |histo_WEN_A                   |   9|          2|    4|          8|
    |i1_reg_113                    |   9|          2|   17|         34|
    |i_reg_102                     |   9|          2|    9|         18|
    |inStream_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out  |   9|          2|    8|         16|
    |inStream_V_data_V_0_state     |  15|          3|    2|          6|
    |inStream_V_dest_V_0_state     |  15|          3|    2|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 149|         30|  108|        321|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |histo_addr_1_reg_184           |   8|   0|    8|          0|
    |histo_load_reg_189             |  32|   0|   32|          0|
    |i1_reg_113                     |  17|   0|   17|          0|
    |i_2_reg_179                    |  17|   0|   17|          0|
    |i_reg_102                      |   9|   0|    9|          0|
    |inStream_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_V_data_V_0_state      |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state      |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 111|   0|  111|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |       doHist      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       doHist      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       doHist      | return value |
|inStream_TDATA          |  in |    8|    axis    | inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    | inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    | inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    | inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    | inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |  inStream_V_id_V  |    pointer   |
|histo_Addr_A            | out |   32|    bram    |       histo       |     array    |
|histo_EN_A              | out |    1|    bram    |       histo       |     array    |
|histo_WEN_A             | out |    4|    bram    |       histo       |     array    |
|histo_Din_A             | out |   32|    bram    |       histo       |     array    |
|histo_Dout_A            |  in |   32|    bram    |       histo       |     array    |
|histo_Clk_A             | out |    1|    bram    |       histo       |     array    |
|histo_Rst_A             | out |    1|    bram    |       histo       |     array    |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)
	3  / (exitcond2)
3 --> 
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !20"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !24"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !28"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !32"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !36"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !40"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !44"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %histo), !map !48"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doHist_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Lab_9_Hist/core.cpp:5]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Lab_9_Hist/core.cpp:6]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %histo, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [Lab_9_Hist/core.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.66ns)   --->   "%exitcond2 = icmp eq i9 %i, -256" [Lab_9_Hist/core.cpp:8]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i, 1" [Lab_9_Hist/core.cpp:8]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [Lab_9_Hist/core.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i9 %i to i64" [Lab_9_Hist/core.cpp:10]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%histo_addr = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp" [Lab_9_Hist/core.cpp:10]   --->   Operation 26 'getelementptr' 'histo_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.25ns)   --->   "store i32 0, i32* %histo_addr, align 4" [Lab_9_Hist/core.cpp:10]   --->   Operation 27 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [Lab_9_Hist/core.cpp:8]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [Lab_9_Hist/core.cpp:12]   --->   Operation 29 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i1 = phi i17 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i17 %i1, -54272" [Lab_9_Hist/core.cpp:12]   --->   Operation 31 'icmp' 'exitcond' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"   --->   Operation 32 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.10ns)   --->   "%i_2 = add i17 %i1, 1" [Lab_9_Hist/core.cpp:12]   --->   Operation 33 'add' 'i_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [Lab_9_Hist/core.cpp:12]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%empty_3 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Lab_9_Hist/core.cpp:13]   --->   Operation 35 'read' 'empty_3' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [Lab_9_Hist/core.cpp:17]   --->   Operation 36 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%empty_3 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Lab_9_Hist/core.cpp:13]   --->   Operation 37 'read' 'empty_3' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_3, 0" [Lab_9_Hist/core.cpp:13]   --->   Operation 38 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %tmp_data_V to i64" [Lab_9_Hist/core.cpp:15]   --->   Operation 39 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%histo_addr_1 = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp_3" [Lab_9_Hist/core.cpp:15]   --->   Operation 40 'getelementptr' 'histo_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%histo_load = load i32* %histo_addr_1, align 4" [Lab_9_Hist/core.cpp:15]   --->   Operation 41 'load' 'histo_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%histo_load = load i32* %histo_addr_1, align 4" [Lab_9_Hist/core.cpp:15]   --->   Operation 42 'load' 'histo_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 43 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %histo_load, 1" [Lab_9_Hist/core.cpp:15]   --->   Operation 43 'add' 'tmp_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (3.25ns)   --->   "store i32 %tmp_4, i32* %histo_addr_1, align 4" [Lab_9_Hist/core.cpp:15]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [Lab_9_Hist/core.cpp:12]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ histo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (specbitsmap      ) [ 0000000]
StgValue_8   (specbitsmap      ) [ 0000000]
StgValue_9   (specbitsmap      ) [ 0000000]
StgValue_10  (specbitsmap      ) [ 0000000]
StgValue_11  (specbitsmap      ) [ 0000000]
StgValue_12  (specbitsmap      ) [ 0000000]
StgValue_13  (specbitsmap      ) [ 0000000]
StgValue_14  (specbitsmap      ) [ 0000000]
StgValue_15  (spectopmodule    ) [ 0000000]
StgValue_16  (specinterface    ) [ 0000000]
StgValue_17  (specinterface    ) [ 0000000]
StgValue_18  (specinterface    ) [ 0000000]
StgValue_19  (br               ) [ 0110000]
i            (phi              ) [ 0010000]
exitcond2    (icmp             ) [ 0010000]
empty        (speclooptripcount) [ 0000000]
i_1          (add              ) [ 0110000]
StgValue_24  (br               ) [ 0000000]
tmp          (zext             ) [ 0000000]
histo_addr   (getelementptr    ) [ 0000000]
StgValue_27  (store            ) [ 0000000]
StgValue_28  (br               ) [ 0110000]
StgValue_29  (br               ) [ 0011111]
i1           (phi              ) [ 0001000]
exitcond     (icmp             ) [ 0001111]
empty_2      (speclooptripcount) [ 0000000]
i_2          (add              ) [ 0011111]
StgValue_34  (br               ) [ 0000000]
StgValue_36  (ret              ) [ 0000000]
empty_3      (read             ) [ 0000000]
tmp_data_V   (extractvalue     ) [ 0000000]
tmp_3        (zext             ) [ 0000000]
histo_addr_1 (getelementptr    ) [ 0000011]
histo_load   (load             ) [ 0000001]
tmp_4        (add              ) [ 0000000]
StgValue_44  (store            ) [ 0000000]
StgValue_45  (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="histo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histo"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doHist_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="24" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="0" index="3" bw="1" slack="0"/>
<pin id="67" dir="0" index="4" bw="2" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="5" slack="0"/>
<pin id="70" dir="0" index="7" bw="6" slack="0"/>
<pin id="71" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="histo_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_27/2 histo_load/4 StgValue_44/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="histo_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr_1/4 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="1"/>
<pin id="104" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i1_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="17" slack="1"/>
<pin id="115" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i1_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="17" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="0" index="1" bw="17" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="17" slack="0"/>
<pin id="181" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="histo_addr_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histo_addr_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="histo_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="histo_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="60" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="106" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="106" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="106" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="145"><net_src comp="117" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="117" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="62" pin="8"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="167"><net_src comp="162" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="182"><net_src comp="147" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="187"><net_src comp="94" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="192"><net_src comp="87" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: histo | {2 6 }
 - Input state : 
	Port: doHist : inStream_V_data_V | {3 }
	Port: doHist : inStream_V_keep_V | {3 }
	Port: doHist : inStream_V_strb_V | {3 }
	Port: doHist : inStream_V_user_V | {3 }
	Port: doHist : inStream_V_last_V | {3 }
	Port: doHist : inStream_V_id_V | {3 }
	Port: doHist : inStream_V_dest_V | {3 }
	Port: doHist : histo | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_24 : 2
		tmp : 1
		histo_addr : 2
		StgValue_27 : 3
	State 3
		exitcond : 1
		i_2 : 1
		StgValue_34 : 2
	State 4
		tmp_3 : 1
		histo_addr_1 : 2
		histo_load : 3
	State 5
	State 6
		StgValue_44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |     i_1_fu_130    |    0    |    15   |
|    add   |     i_2_fu_147    |    0    |    24   |
|          |    tmp_4_fu_162   |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  exitcond2_fu_124 |    0    |    13   |
|          |  exitcond_fu_141  |    0    |    18   |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_62  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |     tmp_fu_136    |    0    |    0    |
|          |    tmp_3_fu_157   |    0    |    0    |
|----------|-------------------|---------|---------|
|extractvalue| tmp_data_V_fu_153 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   109   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|histo_addr_1_reg_184|    8   |
| histo_load_reg_189 |   32   |
|     i1_reg_113     |   17   |
|     i_1_reg_171    |    9   |
|     i_2_reg_179    |   17   |
|      i_reg_102     |    9   |
+--------------------+--------+
|        Total       |   92   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_87 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   || 3.58375 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   24   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   92   |   133  |
+-----------+--------+--------+--------+
