
*** Running vivado
    with args -log lab_5_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_5_top_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab_5_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 1359.527 ; gain = 181.086 ; free physical = 10581 ; free virtual = 28301
Command: synth_design -top lab_5_top_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14925 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.527 ; gain = 0.000 ; free physical = 10453 ; free virtual = 28180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_5_top_wrapper' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/hdl/lab_5_top_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'lab_5_top' declared at '/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:14' bound to instance 'lab_5_top_i' of component 'lab_5_top' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/hdl/lab_5_top_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'lab_5_top' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:34]
INFO: [Synth 8-3491] module 'lab_5_top_clock_div_115200_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_clock_div_115200_0_0_stub.vhdl:5' bound to instance 'clock_div_115200_0' of component 'lab_5_top_clock_div_115200_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:243]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_clock_div_115200_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_clock_div_115200_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'lab_5_top_clock_div_25MHz_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_clock_div_25MHz_0_0_stub.vhdl:5' bound to instance 'clock_div_25MHz_0' of component 'lab_5_top_clock_div_25MHz_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:248]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_clock_div_25MHz_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_clock_div_25MHz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'lab_5_top_controls_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_controls_0_0_stub.vhdl:5' bound to instance 'controls_0' of component 'lab_5_top_controls_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:253]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_controls_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_controls_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'lab_5_top_blk_mem_gen_0_2' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_blk_mem_gen_0_2_stub.vhdl:5' bound to instance 'dMem' of component 'lab_5_top_blk_mem_gen_0_2' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:287]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_blk_mem_gen_0_2' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_blk_mem_gen_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'lab_5_top_debounce_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_debounce_0_0_stub.vhdl:5' bound to instance 'debounce_0' of component 'lab_5_top_debounce_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:295]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_debounce_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_debounce_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'lab_5_top_framebuffer_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_framebuffer_0_0_stub.vhdl:5' bound to instance 'framebuffer_0' of component 'lab_5_top_framebuffer_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:301]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_framebuffer_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_framebuffer_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'lab_5_top_blk_mem_gen_0_1' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'irMem' of component 'lab_5_top_blk_mem_gen_0_1' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:313]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_blk_mem_gen_0_1' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_blk_mem_gen_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'lab_5_top_my_alu_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_my_alu_0_0_stub.vhdl:5' bound to instance 'my_alu_0' of component 'lab_5_top_my_alu_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:319]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_my_alu_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_my_alu_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'lab_5_top_pixel_pusher_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_pixel_pusher_0_0_stub.vhdl:5' bound to instance 'pixel_pusher_0' of component 'lab_5_top_pixel_pusher_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:328]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_pixel_pusher_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_pixel_pusher_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'lab_5_top_regs_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_regs_0_0_stub.vhdl:5' bound to instance 'regs_0' of component 'lab_5_top_regs_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:341]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_regs_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_regs_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'lab_5_top_uart_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_uart_0_0_stub.vhdl:5' bound to instance 'uart_0' of component 'lab_5_top_uart_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:355]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_uart_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_uart_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'lab_5_top_vga_ctrl_0_0' declared at '/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_vga_ctrl_0_0_stub.vhdl:5' bound to instance 'vga_ctrl_0' of component 'lab_5_top_vga_ctrl_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:368]
INFO: [Synth 8-638] synthesizing module 'lab_5_top_vga_ctrl_0_0' [/home/user/Lab-5/Lab-5.runs/synth_1/.Xil/Vivado-14330-ece26/realtime/lab_5_top_vga_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'lab_5_top' (1#1) [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/synth/lab_5_top.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lab_5_top_wrapper' (2#1) [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/hdl/lab_5_top_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1362.535 ; gain = 3.008 ; free physical = 10464 ; free virtual = 28191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1362.535 ; gain = 3.008 ; free physical = 10464 ; free virtual = 28191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1362.535 ; gain = 3.008 ; free physical = 10464 ; free virtual = 28191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_clock_div_25MHz_0_0/lab_5_top_clock_div_25MHz_0_0/lab_5_top_clock_div_25MHz_0_0_in_context.xdc] for cell 'lab_5_top_i/clock_div_25MHz_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_clock_div_25MHz_0_0/lab_5_top_clock_div_25MHz_0_0/lab_5_top_clock_div_25MHz_0_0_in_context.xdc] for cell 'lab_5_top_i/clock_div_25MHz_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_clock_div_115200_0_0/lab_5_top_clock_div_115200_0_0/lab_5_top_clock_div_115200_0_0_in_context.xdc] for cell 'lab_5_top_i/clock_div_115200_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_clock_div_115200_0_0/lab_5_top_clock_div_115200_0_0/lab_5_top_clock_div_115200_0_0_in_context.xdc] for cell 'lab_5_top_i/clock_div_115200_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_controls_0_0/lab_5_top_controls_0_0/lab_5_top_controls_0_0_in_context.xdc] for cell 'lab_5_top_i/controls_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_controls_0_0/lab_5_top_controls_0_0/lab_5_top_controls_0_0_in_context.xdc] for cell 'lab_5_top_i/controls_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_debounce_0_0/lab_5_top_debounce_0_0/lab_5_top_debounce_0_0_in_context.xdc] for cell 'lab_5_top_i/debounce_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_debounce_0_0/lab_5_top_debounce_0_0/lab_5_top_debounce_0_0_in_context.xdc] for cell 'lab_5_top_i/debounce_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_framebuffer_0_0/lab_5_top_framebuffer_0_0/lab_5_top_framebuffer_0_0_in_context.xdc] for cell 'lab_5_top_i/framebuffer_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_framebuffer_0_0/lab_5_top_framebuffer_0_0/lab_5_top_framebuffer_0_0_in_context.xdc] for cell 'lab_5_top_i/framebuffer_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_my_alu_0_0/lab_5_top_my_alu_0_0/lab_5_top_my_alu_0_0_in_context.xdc] for cell 'lab_5_top_i/my_alu_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_my_alu_0_0/lab_5_top_my_alu_0_0/lab_5_top_my_alu_0_0_in_context.xdc] for cell 'lab_5_top_i/my_alu_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_pixel_pusher_0_0/lab_5_top_pixel_pusher_0_0/lab_5_top_pixel_pusher_0_0_in_context.xdc] for cell 'lab_5_top_i/pixel_pusher_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_pixel_pusher_0_0/lab_5_top_pixel_pusher_0_0/lab_5_top_pixel_pusher_0_0_in_context.xdc] for cell 'lab_5_top_i/pixel_pusher_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_regs_0_0/lab_5_top_regs_0_0/lab_5_top_regs_0_0_in_context.xdc] for cell 'lab_5_top_i/regs_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_regs_0_0/lab_5_top_regs_0_0/lab_5_top_regs_0_0_in_context.xdc] for cell 'lab_5_top_i/regs_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_uart_0_0/lab_5_top_uart_0_0/lab_5_top_uart_0_0_in_context.xdc] for cell 'lab_5_top_i/uart_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_uart_0_0/lab_5_top_uart_0_0/lab_5_top_uart_0_0_in_context.xdc] for cell 'lab_5_top_i/uart_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_vga_ctrl_0_0/lab_5_top_vga_ctrl_0_0/lab_5_top_vga_ctrl_0_0_in_context.xdc] for cell 'lab_5_top_i/vga_ctrl_0'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_vga_ctrl_0_0/lab_5_top_vga_ctrl_0_0/lab_5_top_vga_ctrl_0_0_in_context.xdc] for cell 'lab_5_top_i/vga_ctrl_0'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_blk_mem_gen_0_1/lab_5_top_blk_mem_gen_0_1/lab_5_top_blk_mem_gen_0_1_in_context.xdc] for cell 'lab_5_top_i/irMem'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_blk_mem_gen_0_1/lab_5_top_blk_mem_gen_0_1/lab_5_top_blk_mem_gen_0_1_in_context.xdc] for cell 'lab_5_top_i/irMem'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_blk_mem_gen_0_2/lab_5_top_blk_mem_gen_0_2/lab_5_top_blk_mem_gen_0_2_in_context.xdc] for cell 'lab_5_top_i/dMem'
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_blk_mem_gen_0_2/lab_5_top_blk_mem_gen_0_2/lab_5_top_blk_mem_gen_0_2_in_context.xdc] for cell 'lab_5_top_i/dMem'
Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/constrs_1/new/zybo_constriant.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'This' is not supported in the xdc constraint file. [/home/user/Lab-5/Lab-5.srcs/constrs_1/new/zybo_constriant.xdc:1]
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.srcs/constrs_1/new/zybo_constriant.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Lab-5/Lab-5.srcs/constrs_1/new/zybo_constriant.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_5_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_5_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Lab-5/Lab-5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Lab-5/Lab-5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.121 ; gain = 0.000 ; free physical = 10203 ; free virtual = 27949
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lab_5_top_i/dMem' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lab_5_top_i/irMem' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10280 ; free virtual = 28027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10280 ; free virtual = 28027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lab_5_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/clock_div_25MHz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/clock_div_115200_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/controls_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/framebuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/my_alu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/pixel_pusher_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/regs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/uart_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/vga_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/irMem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab_5_top_i/dMem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10282 ; free virtual = 28029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10281 ; free virtual = 28028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10280 ; free virtual = 28027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |lab_5_top_clock_div_115200_0_0 |         1|
|2     |lab_5_top_clock_div_25MHz_0_0  |         1|
|3     |lab_5_top_controls_0_0         |         1|
|4     |lab_5_top_blk_mem_gen_0_2      |         1|
|5     |lab_5_top_debounce_0_0         |         1|
|6     |lab_5_top_framebuffer_0_0      |         1|
|7     |lab_5_top_blk_mem_gen_0_1      |         1|
|8     |lab_5_top_my_alu_0_0           |         1|
|9     |lab_5_top_pixel_pusher_0_0     |         1|
|10    |lab_5_top_regs_0_0             |         1|
|11    |lab_5_top_uart_0_0             |         1|
|12    |lab_5_top_vga_ctrl_0_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |lab_5_top_blk_mem_gen_0_1_bbox_6      |     1|
|2     |lab_5_top_blk_mem_gen_0_2_bbox_3      |     1|
|3     |lab_5_top_clock_div_115200_0_0_bbox_0 |     1|
|4     |lab_5_top_clock_div_25MHz_0_0_bbox_1  |     1|
|5     |lab_5_top_controls_0_0_bbox_2         |     1|
|6     |lab_5_top_debounce_0_0_bbox_4         |     1|
|7     |lab_5_top_framebuffer_0_0_bbox_5      |     1|
|8     |lab_5_top_my_alu_0_0_bbox_7           |     1|
|9     |lab_5_top_pixel_pusher_0_0_bbox_8     |     1|
|10    |lab_5_top_regs_0_0_bbox_9             |     1|
|11    |lab_5_top_uart_0_0_bbox_10            |     1|
|12    |lab_5_top_vga_ctrl_0_0_bbox_11        |     1|
|13    |LUT1                                  |     2|
|14    |LUT6                                  |     2|
|15    |IBUF                                  |     3|
|16    |OBUF                                  |    19|
|17    |OBUFT                                 |     2|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   386|
|2     |  lab_5_top_i |lab_5_top |   360|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10156 ; free virtual = 27902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.121 ; gain = 3.008 ; free physical = 10213 ; free virtual = 27959
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10213 ; free virtual = 27959
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1645.121 ; gain = 285.594 ; free physical = 10199 ; free virtual = 27945
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-5/Lab-5.runs/synth_1/lab_5_top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_5_top_wrapper_utilization_synth.rpt -pb lab_5_top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1645.121 ; gain = 0.000 ; free physical = 10198 ; free virtual = 27944
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 21:43:08 2019...
