#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Mar 16 11:34:39 2022
# Process ID: 2323236
# Current directory: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1
# Command line: vivado -log video_cp_filter2d_accel_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_cp_filter2d_accel_0.tcl
# Log file: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/video_cp_filter2d_accel_0.vds
# Journal file: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/vivado.jou
#-----------------------------------------------------------
source video_cp_filter2d_accel_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/ip/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top video_cp_filter2d_accel_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2323378
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.164 ; gain = 0.000 ; free physical = 10697 ; free virtual = 56624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_cp_filter2d_accel_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ip/video_cp_filter2d_accel_0/synth/video_cp_filter2d_accel_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_control_s_axi' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_ROWS_CTRL bound to: 7'b0010100 
	Parameter ADDR_COLS_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_COLS_CTRL bound to: 7'b0011100 
	Parameter ADDR_SHIFT_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_SHIFT_CTRL bound to: 7'b0100100 
	Parameter ADDR_FILTER_BASE bound to: 7'b1000000 
	Parameter ADDR_FILTER_HIGH bound to: 7'b1011111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_control_s_axi_ram' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_control_s_axi.v:471]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_control_s_axi_ram' (1#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_control_s_axi.v:471]
INFO: [Synth 8-155] case statement is not full and has no default [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_control_s_axi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_control_s_axi' (2#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15' (3#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_regslice_both' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_regslice_both' (4#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_regslice_both__parameterized0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_regslice_both__parameterized0' (4#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_regslice_both__parameterized1' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_regslice_both__parameterized1' (4#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s' (5#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state5 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state22 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V.v:46]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram' (6#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V' (7#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mul_mul_16s_8ns_24_4_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mul_mul_16s_8ns_24_4_0.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mul_mul_16s_8ns_24_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0' (8#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mul_mul_16s_8ns_24_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mul_mul_16s_8ns_24_4_0' (9#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mul_mul_16s_8ns_24_4_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1' (10#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0' (11#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2' (12#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0' (13#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3' (14#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0' (15#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4' (16#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0' (17#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:46]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s' (18#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_mux_32_24_1_1' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mux_32_24_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_mux_32_24_1_1' (19#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_mux_32_24_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s' (20#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s' (21#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s' (22#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w32_d2_S' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w32_d2_S_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w32_d2_S_shiftReg' (23#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w32_d2_S' (24#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w32_d4_S' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w32_d4_S_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w32_d4_S_shiftReg' (25#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w32_d4_S' (26#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w32_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w8_d3_S' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w8_d3_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w8_d3_S_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w8_d3_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w8_d3_S_shiftReg' (27#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w8_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w8_d3_S' (28#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w8_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w24_d2_S' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w24_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_fifo_w24_d2_S_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w24_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w24_d2_S_shiftReg' (29#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w24_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_fifo_w24_d2_S' (30#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_fifo_w24_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_shiftReg' (31#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0' (32#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_shiftReg' [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_shiftReg' (33#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0' (34#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'filter2d_accel' (35#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ipshared/747d/hdl/verilog/filter2d_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'video_cp_filter2d_accel_0' (36#1) [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ip/video_cp_filter2d_accel_0/synth/video_cp_filter2d_accel_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.164 ; gain = 0.000 ; free physical = 10357 ; free virtual = 56285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.918 ; gain = 11.754 ; free physical = 10815 ; free virtual = 56743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.918 ; gain = 11.754 ; free physical = 10814 ; free virtual = 56742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2406.918 ; gain = 0.000 ; free physical = 11116 ; free virtual = 57044
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ip/video_cp_filter2d_accel_0/constraints/filter2d_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ip/video_cp_filter2d_accel_0/constraints/filter2d_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.762 ; gain = 0.000 ; free physical = 11656 ; free virtual = 57585
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2574.699 ; gain = 5.938 ; free physical = 11609 ; free virtual = 57538
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 11412 ; free virtual = 57340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 11412 ; free virtual = 57340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 11410 ; free virtual = 57338
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "filter2d_accel_control_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 10282 ; free virtual = 56214
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_id_V_U' (filter2d_accel_regslice_both__parameterized1) to 'inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 11    
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 50    
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 48    
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 74    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 180   
+---RAMs : 
	              45K Bit	(1920 X 24 bit)          RAMs := 3     
	              160 Bit	(5 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 21    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_1_reg_1348_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U37/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_2_reg_1353_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U38/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U49/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read15_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_6_reg_1370_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U39/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U46/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U52/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U31/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_10_reg_1375_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U40/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U32/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_11_reg_1380_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U41/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U50/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read15_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U33/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_15_reg_1390_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U42/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U47/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U53/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read10_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U28/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U34/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_19_reg_1395_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U43/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U29/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U35/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_20_reg_1400_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U44/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8ns_26s_27_4_0_U51/filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read15_int_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U30/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_8ns_24_4_0_U36/filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln69_24_reg_1410_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_8ns_24s_25_4_0_U45/filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_8ns_25s_26_4_0_U48/filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_8ns_27s_28_4_0_U54/filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/control_s_axi_U/int_filter/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 10068 ; free virtual = 56011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/control_s_axi_U                   | int_filter/gen_write[1].mem_reg                                                                                                                                               | 5 x 32(READ_FIRST)     | W | R | 5 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_0_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_1_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_2_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (A''*B'')'       | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C'+(A''*B'')')' | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s | (C+(A''*B'')')'  | 18     | 17     | 27     | -      | 28     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2574.699 ; gain = 179.535 ; free physical = 9772 ; free virtual = 55722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2575.707 ; gain = 180.543 ; free physical = 9851 ; free virtual = 55802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/control_s_axi_U                   | int_filter/gen_write[1].mem_reg                                                                                                                                               | 5 x 32(READ_FIRST)     | W | R | 5 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_0_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_1_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/filter2D_0_3_3_9_9_1080_1920_1_U0 | grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_2_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_filter/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_filter/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 9786 ; free virtual = 55737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10627 ; free virtual = 56578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10627 ; free virtual = 56578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10571 ; free virtual = 56522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10562 ; free virtual = 56513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10567 ; free virtual = 56518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10567 ; free virtual = 56518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter9_reg_reg[7]       | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[7]    | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter2_reg_reg[15]       | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[7]    | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter4_reg_reg[15]       | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|filter2d_accel | filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/and_ln788_reg_1134_pp0_iter15_reg_reg[0]                                                | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   158|
|2     |DSP48E1  |    27|
|4     |LUT1     |   134|
|5     |LUT2     |   421|
|6     |LUT3     |   277|
|7     |LUT4     |   460|
|8     |LUT5     |   374|
|9     |LUT6     |   348|
|10    |MUXF7    |     2|
|11    |RAMB18E1 |     3|
|12    |RAMB36E1 |     4|
|14    |SRL16E   |   161|
|15    |FDRE     |  2901|
|16    |FDSE     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.715 ; gain = 188.551 ; free physical = 10561 ; free virtual = 56512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2583.715 ; gain = 20.770 ; free physical = 10642 ; free virtual = 56593
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2583.723 ; gain = 188.551 ; free physical = 10642 ; free virtual = 56593
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2583.723 ; gain = 0.000 ; free physical = 10726 ; free virtual = 56677
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.730 ; gain = 0.000 ; free physical = 10777 ; free virtual = 56728
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2615.730 ; gain = 220.688 ; free physical = 10915 ; free virtual = 56866
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/video_cp_filter2d_accel_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP video_cp_filter2d_accel_0, cache-ID = a19d054a9dc62d76
INFO: [Coretcl 2-1174] Renamed 95 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.runs/video_cp_filter2d_accel_0_synth_1/video_cp_filter2d_accel_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_cp_filter2d_accel_0_utilization_synth.rpt -pb video_cp_filter2d_accel_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 11:35:41 2022...
