{
  "Top": "DigitRec_sw",
  "RtlTop": "DigitRec_sw",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "training_set": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "long",
        "dataWidth": "64",
        "arraySizes": ["72000"],
        "multiInterfaceRef": [
          "training_set_address0",
          "training_set_q0"
        ]
      }
    },
    "test_set": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "long",
        "dataWidth": "64",
        "arraySizes": ["8000"],
        "multiInterfaceRef": [
          "test_set_address0",
          "test_set_q0"
        ]
      }
    },
    "results": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["2000"],
        "multiInterfaceRef": [
          "results_address0",
          "results_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "864088001",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DigitRec_sw",
    "Version": "1.0",
    "DisplayName": "Digitrec_sw",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/digit\/digitrec_sw.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DigitRec_sw_mux_32_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_sw_mux_42_1_1_1.vhd",
      "impl\/vhdl\/DigitRec_sw_mux_42_32_1_1.vhd",
      "impl\/vhdl\/DigitRec_sw_votes.vhd",
      "impl\/vhdl\/update_knn.vhd",
      "impl\/vhdl\/DigitRec_sw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DigitRec_sw_mux_32_32_1_1.v",
      "impl\/verilog\/DigitRec_sw_mux_42_1_1_1.v",
      "impl\/verilog\/DigitRec_sw_mux_42_32_1_1.v",
      "impl\/verilog\/DigitRec_sw_votes.v",
      "impl\/verilog\/update_knn.v",
      "impl\/verilog\/DigitRec_sw.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/vivado\/rosetta-master\/vivado\/3d\/sol\/.autopilot\/db\/DigitRec_sw.design.xml",
    "DebugDir": "\/home\/vivado\/rosetta-master\/vivado\/3d\/sol\/.debug",
    "ProtoInst": [
      "\/home\/vivado\/rosetta-master\/vivado\/3d\/sol\/.debug\/rendering_sw.protoinst",
      "\/home\/vivado\/rosetta-master\/vivado\/3d\/sol\/.debug\/DigitRec_sw.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "results_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }},
      "bundle_name": "results",
      "bundle_role": "address0"
    },
    "results_d0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "results",
      "bundle_role": "d0"
    },
    "test_set_address0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "13"
        }},
      "bundle_name": "test_set",
      "bundle_role": "address0"
    },
    "test_set_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "test_set",
      "bundle_role": "q0"
    },
    "training_set_address0": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "17"
        }},
      "bundle_name": "training_set",
      "bundle_role": "address0"
    },
    "training_set_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "training_set",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "training_set_address0": {
      "dir": "out",
      "width": "17"
    },
    "training_set_ce0": {
      "dir": "out",
      "width": "1"
    },
    "training_set_q0": {
      "dir": "in",
      "width": "64"
    },
    "test_set_address0": {
      "dir": "out",
      "width": "13"
    },
    "test_set_ce0": {
      "dir": "out",
      "width": "1"
    },
    "test_set_q0": {
      "dir": "in",
      "width": "64"
    },
    "results_address0": {
      "dir": "out",
      "width": "11"
    },
    "results_ce0": {
      "dir": "out",
      "width": "1"
    },
    "results_we0": {
      "dir": "out",
      "width": "1"
    },
    "results_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DigitRec_sw",
      "Instances": [{
          "ModuleName": "update_knn",
          "InstanceName": "grp_update_knn_fu_454"
        }]
    },
    "Info": {
      "update_knn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DigitRec_sw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "update_knn": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.449"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "4"
          },
          {
            "Name": "FIND_MAX_DIST",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "FF": "530",
          "LUT": "1089",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "DigitRec_sw": {
        "Latency": {
          "LatencyBest": "864088001",
          "LatencyAvg": "864088001",
          "LatencyWorst": "864088001",
          "PipelineII": "864088002",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.449"
        },
        "Loops": [{
            "Name": "TEST_LOOP",
            "TripCount": "2000",
            "Latency": "864088000",
            "PipelineII": "",
            "PipelineDepth": "432044",
            "Loops": [
              {
                "Name": "SET_KNN_SET",
                "TripCount": "3",
                "Latency": "3",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "TRAINING_LOOP",
                "TripCount": "18000",
                "Latency": "432000",
                "PipelineII": "",
                "PipelineDepth": "24"
              },
              {
                "Name": "memset_votes",
                "TripCount": "10",
                "Latency": "9",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "TEST_LOOP.4",
                "TripCount": "3",
                "Latency": "6",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "TEST_LOOP.5",
                "TripCount": "10",
                "Latency": "20",
                "PipelineII": "",
                "PipelineDepth": "2"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1385",
          "LUT": "1760",
          "URAM": "0",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "DigitRec_sw",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-24 04:17:58 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
