/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z ? in_data[53] : in_data[43]);
  assign celloutsig_0_5z = !(celloutsig_0_0z[1] ? in_data[53] : celloutsig_0_2z);
  reg [22:0] _02_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 23'h000000;
    else _02_ <= in_data[38:16];
  assign out_data[54:32] = _02_;
  assign celloutsig_1_14z = { celloutsig_1_6z[7], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z } === { in_data[131:126], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3], celloutsig_1_5z, celloutsig_1_2z } && { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[28:26], celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[155:143] < in_data[152:140];
  assign celloutsig_1_2z = { in_data[163:146], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } < in_data[148:127];
  assign celloutsig_1_8z = { celloutsig_1_4z[4:0], celloutsig_1_2z } < in_data[171:166];
  assign celloutsig_1_12z = celloutsig_1_11z[8:3] < { celloutsig_1_5z[4:0], celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[154] & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_5z[3] & ~(celloutsig_1_0z);
  assign celloutsig_0_10z = { out_data[38:34], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, out_data[53:42], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[157:154], celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_5z = { in_data[116:110], celloutsig_1_1z } % { 1'h1, in_data[154:151], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[93:90] * in_data[61:58];
  assign celloutsig_1_19z = { celloutsig_1_11z[7:0], celloutsig_1_14z } * { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_6z[12:8], celloutsig_1_0z } * { in_data[187:183], celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[2] ? in_data[52:46] : { 1'h0, celloutsig_0_0z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_5z[3:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } >> in_data[131:116];
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_1z = ~((in_data[71] & in_data[95]) | (in_data[62] & in_data[22]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_6z[13]) | (in_data[174] & celloutsig_1_5z[4]));
  assign { out_data[128], out_data[104:96], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
