
35. Printing statistics.

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      521 wire bits
        7 public wires
      521 public wire bits
        7 ports
      521 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      425 wire bits
        7 public wires
      425 public wire bits
        7 ports
      425 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      425 wire bits
        7 public wires
      425 public wire bits
        7 ports
      425 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      425 wire bits
        7 public wires
      425 public wire bits
        7 ports
      425 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      425 wire bits
        7 public wires
      425 public wire bits
        7 ports
      425 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync

=== addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      229 wire bits
        7 public wires
      229 public wire bits
        7 ports
      229 port bits
        1 submodules
        1   addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
       53 wires
      587 wire bits
        8 public wires
      522 public wire bits
        8 ports
      522 port bits
       48 cells
        1   $and
        5   $ge
        5   $logic_and
        5   $logic_not
        5   $logic_or
        5   $lt
       20   $mux
        2   $not

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
       44 wires
      478 wire bits
        8 public wires
      426 public wire bits
        8 ports
      426 port bits
       39 cells
        1   $and
        4   $ge
        4   $logic_and
        4   $logic_not
        4   $logic_or
        4   $lt
       16   $mux
        2   $not

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
       44 wires
      478 wire bits
        8 public wires
      426 public wire bits
        8 ports
      426 port bits
       39 cells
        1   $and
        4   $ge
        4   $logic_and
        4   $logic_not
        4   $logic_or
        4   $lt
       16   $mux
        2   $not

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
       44 wires
      478 wire bits
        8 public wires
      426 public wire bits
        8 ports
      426 port bits
       39 cells
        1   $and
        4   $ge
        4   $logic_and
        4   $logic_not
        4   $logic_or
        4   $lt
       16   $mux
        2   $not

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
       44 wires
      478 wire bits
        8 public wires
      426 public wire bits
        8 ports
      426 port bits
       39 cells
        1   $and
        4   $ge
        4   $logic_and
        4   $logic_not
        4   $logic_or
        4   $lt
       16   $mux
        2   $not

=== addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
      232 wire bits
        9 public wires
      232 public wire bits
        8 ports
      230 port bits
        2 cells
        1   $and
        1   $not

=== apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart ===

        +----------Local Count, excluding submodules.
        | 
      335 wires
      599 wire bits
      166 public wires
      387 public wire bits
       21 ports
       85 port bits
      247 cells
        2   $add
       27   $adff
       13   $adffe
        5   $and
       14   $eq
       67   $logic_and
        4   $logic_not
       25   $mux
       27   $not
       53   $or
        3   $pmux
        2   $reduce_and
        4   $reduce_bool
        1   $reduce_or
       25 submodules
        1   slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET
        1   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK
        1   slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF
        1   slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF
        1   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS
        1   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD
        1   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR
        1   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI
        1   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS
        1   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD
        1   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR
        1   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI
        1   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN
        1   uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16
        1   uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC
        1   uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX
        1   uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req ===

        +----------Local Count, excluding submodules.
        | 
       31 wires
      151 wire bits
       27 public wires
      147 public wire bits
       14 ports
       94 port bits
       10 cells
        4   $adff
        4   $and
        2   $logic_not
        3 submodules
        1   cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
        1   cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
        1   cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp ===

        +----------Local Count, excluding submodules.
        | 
       31 wires
      130 wire bits
       27 public wires
      126 public wire bits
       14 ports
       80 port bits
       10 cells
        4   $adff
        4   $and
        2   $logic_not
        3 submodules
        1   cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
        1   cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
        1   cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

        +----------Local Count, excluding submodules.
        | 
       21 wires
      181 wire bits
       15 public wires
      175 public wire bits
        9 ports
       89 port bits
       14 cells
        1   $adff
        1   $adffe
        3   $dffe
        2   $logic_and
        1   $logic_not
        2   $mux
        2   $ne
        1   $not
        1   $reduce_bool
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

        +----------Local Count, excluding submodules.
        | 
       21 wires
      153 wire bits
       15 public wires
      147 public wire bits
        9 ports
       75 port bits
       13 cells
        1   $adff
        1   $adffe
        2   $dffe
        2   $logic_and
        1   $logic_not
        2   $mux
        2   $ne
        1   $not
        1   $reduce_bool
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
      220 wire bits
       14 public wires
      174 public wire bits
        9 ports
       89 port bits
       13 cells
        1   $adffe
        3   $dffe
        1   $eq
        1   $logic_and
        3   $mux
        2   $not
        1   $reduce_and
        1   $reduce_bool
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
      185 wire bits
       14 public wires
      146 public wire bits
        9 ports
       75 port bits
       12 cells
        1   $adffe
        2   $dffe
        1   $eq
        1   $logic_and
        3   $mux
        2   $not
        1   $reduce_and
        1   $reduce_bool
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
       28 wire bits
       15 public wires
       19 public wire bits
        8 ports
       10 port bits
       13 cells
        1   $adff
        1   $adffe
        2   $eq
        1   $logic_not
        1   $mux
        3   $ne
        3   $pmux
        1   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
       28 wire bits
       15 public wires
       19 public wire bits
        8 ports
       10 port bits
       13 cells
        1   $adff
        1   $adffe
        2   $eq
        1   $logic_not
        1   $mux
        3   $ne
        3   $pmux
        1   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
       28 wire bits
       15 public wires
       19 public wire bits
        8 ports
       10 port bits
       13 cells
        1   $adff
        1   $adffe
        2   $eq
        1   $logic_not
        1   $mux
        3   $ne
        3   $pmux
        1   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
       28 wire bits
       15 public wires
       19 public wire bits
        8 ports
       10 port bits
       13 cells
        1   $adff
        1   $adffe
        2   $eq
        1   $logic_not
        1   $mux
        3   $ne
        3   $pmux
        1   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       32 wire bits
       15 public wires
       21 public wire bits
        8 ports
       10 port bits
       17 cells
        1   $adff
        2   $adffe
        1   $and
        2   $eq
        1   $logic_not
        2   $mux
        3   $ne
        1   $not
        2   $pmux
        2   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       32 wire bits
       15 public wires
       21 public wire bits
        8 ports
       10 port bits
       17 cells
        1   $adff
        2   $adffe
        1   $and
        2   $eq
        1   $logic_not
        2   $mux
        3   $ne
        1   $not
        2   $pmux
        2   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       32 wire bits
       15 public wires
       21 public wire bits
        8 ports
       10 port bits
       17 cells
        1   $adff
        2   $adffe
        1   $and
        2   $eq
        1   $logic_not
        2   $mux
        3   $ne
        1   $not
        2   $pmux
        2   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       32 wire bits
       15 public wires
       21 public wire bits
        8 ports
       10 port bits
       17 cells
        1   $adff
        2   $adffe
        1   $and
        2   $eq
        1   $logic_not
        2   $mux
        3   $ne
        1   $not
        2   $pmux
        2   $reduce_and
        1 submodules
        1   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
       22 wire bits
       20 public wires
       22 public wire bits
       14 ports
       14 port bits
        2 submodules
        1   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
        1   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
       22 wire bits
       20 public wires
       22 public wire bits
       14 ports
       14 port bits
        2 submodules
        1   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
        1   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

        +----------Local Count, excluding submodules.
        | 
       70 wires
       90 wire bits
       26 public wires
       37 public wire bits
       13 ports
       15 port bits
       56 cells
        2   $adffe
        1   $and
       14   $eq
        3   $logic_and
        3   $logic_not
        2   $logic_or
        5   $mux
        9   $ne
        2   $not
        3   $pmux
        1   $reduce_and
       11   $reduce_or
        2 submodules
        1   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

        +----------Local Count, excluding submodules.
        | 
       70 wires
       90 wire bits
       26 public wires
       37 public wire bits
       13 ports
       15 port bits
       56 cells
        2   $adffe
        1   $and
       14   $eq
        3   $logic_and
        3   $logic_not
        2   $logic_or
        5   $mux
        9   $ne
        2   $not
        3   $pmux
        1   $reduce_and
       11   $reduce_or
        2 submodules
        1   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

        +----------Local Count, excluding submodules.
        | 
       70 wires
       90 wire bits
       26 public wires
       37 public wire bits
       13 ports
       15 port bits
       56 cells
        2   $adffe
        1   $and
       14   $eq
        3   $logic_and
        3   $logic_not
        2   $logic_or
        5   $mux
        9   $ne
        2   $not
        3   $pmux
        1   $reduce_and
       11   $reduce_or
        2 submodules
        1   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

        +----------Local Count, excluding submodules.
        | 
       70 wires
       90 wire bits
       26 public wires
       37 public wire bits
       13 ports
       15 port bits
       56 cells
        2   $adffe
        1   $and
       14   $eq
        3   $logic_and
        3   $logic_not
        2   $logic_or
        5   $mux
        9   $ne
        2   $not
        3   $pmux
        1   $reduce_and
       11   $reduce_or
        2 submodules
        1   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src

=== core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
      261 wire bits
       26 public wires
      261 public wire bits
       25 ports
      229 port bits
        1 submodules
        1   cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex

=== croc_chip ===

        +----------Local Count, excluding submodules.
        | 
       64 wires
      157 wire bits
       64 public wires
      157 public wire bits
       48 ports
       48 port bits
       64 cells
        4   sg13g2_IOPadIOVdd
        4   sg13g2_IOPadIOVss
        9   sg13g2_IOPadIn
       32   sg13g2_IOPadInOut30mA
        7   sg13g2_IOPadOut16mA
        4   sg13g2_IOPadVdd
        4   sg13g2_IOPadVss
        1 submodules
        1   croc_soc$croc_chip.i_croc_soc

=== croc_domain$croc_chip.i_croc_soc.i_croc ===

        +----------Local Count, excluding submodules.
        | 
       92 wires
     3741 wire bits
       89 public wires
     3738 public wire bits
       22 ports
      367 port bits
        4 cells
        3   $not
        1   $or
       18 submodules
        1   addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs
        1   core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
        1   dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top
        1   dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag
        1   gpio$croc_chip.i_croc_soc.i_croc.i_gpio
        1   obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux
        1   obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err
        1   obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err
        1   obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim
        1   obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim
        1   obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar
        1   periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate
        1   periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate
        1   reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
        1   soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
        1   tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram
        1   tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram
        1   timer_unit$croc_chip.i_croc_soc.i_croc.i_timer

=== croc_soc$croc_chip.i_croc_soc ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
      369 wire bits
       24 public wires
      369 public wire bits
       16 ports
      109 port bits
        4 submodules
        1   croc_domain$croc_chip.i_croc_soc.i_croc
        1   rstgen$croc_chip.i_croc_soc.i_rstgen
        1   sync$croc_chip.i_croc_soc.i_ext_intr_sync
        1   user_domain$croc_chip.i_croc_soc.i_user

=== cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i ===

        +----------Local Count, excluding submodules.
        | 
       93 wires
     1527 wire bits
       71 public wires
     1477 public wire bits
       15 ports
      369 port bits
       61 cells
        1   $add
        2   $and
       27   $eq
        2   $logic_not
        5   $mux
        4   $not
        3   $or
        4   $pmux
        8   $reduce_or
        1   $sshr
        1   $sub
        3   $xor

=== cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i ===

        +----------Local Count, excluding submodules.
        | 
       52 wires
      431 wire bits
        8 public wires
       70 public wire bits
        7 ports
       69 port bits
       54 cells
       20   $eq
        7   $logic_not
        7   $mux
        1   $ne
        1   $not
       11   $pmux
        1   $reduce_bool
        6   $reduce_or

=== cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i ===

        +----------Local Count, excluding submodules.
        | 
      251 wires
      713 wire bits
      102 public wires
      280 public wire bits
       56 ports
      225 port bits
      209 cells
        1   $add
        6   $adff
        3   $adffe
       30   $and
       10   $eq
        7   $logic_and
        8   $logic_not
        9   $logic_or
       67   $mux
       10   $ne
        9   $not
       22   $or
       13   $pmux
        3   $reduce_and
        3   $reduce_bool
        8   $reduce_or

=== cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex ===

        +----------Local Count, excluding submodules.
        | 
      156 wires
     1803 wire bits
      154 public wires
     1801 public wire bits
       30 ports
      392 port bits
        6 cells
        1   $and
        1   $mux
        1   $not
        3   $or
        7 submodules
        1   cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
        1   cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i
        1   cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i
        1   cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i
        1   cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i
        1   cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i
        1   cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
      491 wire bits
       14 public wires
      486 public wire bits
        8 ports
      165 port bits
       11 cells
        1   $add
        2   $adffe
        2   $mux
        2   $ne
        1   $or
        2   $reduce_and
        1   $reduce_bool

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
      491 wire bits
       14 public wires
      486 public wire bits
        8 ports
      165 port bits
       11 cells
        1   $add
        2   $adffe
        2   $mux
        2   $ne
        1   $or
        2   $reduce_and
        1   $reduce_bool

=== cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i ===

        +----------Local Count, excluding submodules.
        | 
      278 wires
     6311 wire bits
      140 public wires
     5479 public wire bits
       56 ports
      581 port bits
      270 cells
        2   $adffe
       26   $and
        1   $bmux
        1   $demux
      146   $eq
        1   $gt
        3   $logic_and
        2   $logic_not
        1   $mem_v2
       46   $mux
        3   $ne
        7   $not
        9   $or
       10   $pmux
        5   $reduce_bool
        7   $reduce_or
       19 submodules
        1   cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i
        1   cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr
        1   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
        7 wire bits
        7 public wires
        7 public wire bits
        6 ports
        6 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
        7 wire bits
        7 public wires
        7 public wire bits
        6 ports
        6 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       25 wire bits
        7 public wires
       25 public wire bits
        6 ports
       18 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       61 wire bits
        7 public wires
       61 public wire bits
        6 ports
       42 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       25 wire bits
        7 public wires
       25 public wire bits
        6 ports
       18 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       13 wire bits
        7 public wires
       13 public wire bits
        6 ports
       10 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       22 wire bits
        7 public wires
       22 public wire bits
        6 ports
       16 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
      100 wire bits
        7 public wires
      100 public wire bits
        6 ports
       68 port bits
        1 cells
        1   $adffe

=== cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i ===

        +----------Local Count, excluding submodules.
        | 
      218 wires
      663 wire bits
       63 public wires
      436 public wire bits
       46 ports
      319 port bits
      194 cells
       13   $and
       79   $eq
        1   $logic_and
       10   $logic_not
        2   $logic_or
       25   $mux
       12   $not
        4   $or
       20   $pmux
        3   $reduce_bool
       25   $reduce_or

=== cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i ===

        +----------Local Count, excluding submodules.
        | 
       35 wires
      681 wire bits
       34 public wires
      680 public wire bits
       22 ports
      382 port bits
        2 cells
        1   $not
        1   $reduce_or
        1 submodules
        1   cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i

=== cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i ===

        +----------Local Count, excluding submodules.
        | 
       69 wires
      552 wire bits
       40 public wires
      523 public wire bits
       14 ports
      139 port bits
       74 cells
        1   $add
        1   $adff
        7   $adffe
       23   $and
       18   $mux
        2   $ne
       10   $not
       12   $or

=== cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i ===

        +----------Local Count, excluding submodules.
        | 
      254 wires
     1377 wire bits
      168 public wires
     1289 public wire bits
       93 ports
      760 port bits
      130 cells
        2   $adff
        3   $adffe
       43   $and
       18   $eq
        2   $logic_and
        1   $logic_not
        7   $logic_or
       22   $mux
       16   $not
       10   $or
        4   $pmux
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i
        1   cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i

=== cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i ===

        +----------Local Count, excluding submodules.
        | 
       81 wires
      623 wire bits
       62 public wires
      604 public wire bits
       35 ports
      400 port bits
       36 cells
        2   $adff
        7   $adffe
        8   $and
        7   $eq
        1   $logic_not
        5   $not
        4   $or
        2   $pmux
        2 submodules
        1   cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i
        1   cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i

=== cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i ===

        +----------Local Count, excluding submodules.
        | 
      135 wires
      818 wire bits
       57 public wires
      590 public wire bits
       28 ports
      249 port bits
      115 cells
       10   $adffe
       25   $and
       16   $eq
        2   $logic_and
        2   $logic_not
        3   $logic_or
        7   $mux
        7   $ne
        8   $not
        5   $or
       17   $pmux
        4   $reduce_and
        4   $reduce_bool
        5   $reduce_or

=== cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i ===

        +----------Local Count, excluding submodules.
        | 
       67 wires
      510 wire bits
       45 public wires
      425 public wire bits
       18 ports
      173 port bits
       46 cells
        1   $add
        4   $adff
        3   $adffe
       13   $and
        1   $logic_not
        5   $mux
        4   $not
       12   $or
        2   $reduce_and
        1   $reduce_or
        1 submodules
        1   cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i

=== cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i ===

        +----------Local Count, excluding submodules.
        | 
       45 wires
     2194 wire bits
       14 public wires
     2163 public wire bits
       10 ports
      115 port bits
       95 cells
       31   $adffe
       31   $and
        2   $bmux
       31   $eq

=== cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
      251 wire bits
       19 public wires
      184 public wire bits
       17 ports
      118 port bits
        9 cells
        6   $and
        1   $not
        1   $or
        1   $reduce_or

=== debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
     1481 wire bits
        7 public wires
     1416 public wire bits
        5 ports
      131 port bits
        4 cells
        1   $adffe
        1   $lt
        1   $mem_v2
        1   $mux

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       23 wire bits
       12 public wires
       14 public wire bits
       10 ports
       10 port bits
        7 cells
        1   $adffe
        3   $mux
        1   $neg
        1   $reduce_bool
        1   $sub

=== dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs ===

        +----------Local Count, excluding submodules.
        | 
      237 wires
     4040 wire bits
       99 public wires
     2477 public wire bits
       46 ports
      742 port bits
      192 cells
        8   $adff
       25   $adffe
       13   $and
        3   $bmux
        2   $bwmux
        2   $demux
       18   $eq
        2   $le
        7   $logic_and
        3   $logic_not
        1   $logic_or
       50   $mux
       19   $ne
        7   $not
        5   $or
        7   $pmux
       10   $reduce_and
        9   $reduce_or
        1   $sub
        1 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo

=== dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem ===

        +----------Local Count, excluding submodules.
        | 
      188 wires
     3724 wire bits
       57 public wires
     1700 public wire bits
       25 ports
      554 port bits
      158 cells
        3   $adff
        3   $adffe
       10   $and
        2   $bmux
        2   $demux
       10   $eq
        4   $ge
        4   $le
       18   $logic_and
       11   $logic_not
        1   $logic_or
        1   $lt
       59   $mux
        4   $ne
        5   $not
        4   $or
        2   $pmux
        3   $reduce_and
        6   $reduce_bool
        3   $reduce_or
        3   $sub
        1 submodules
        1   debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom

=== dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top ===

        +----------Local Count, excluding submodules.
        | 
       37 wires
      339 wire bits
       37 public wires
      339 public wire bits
       35 ports
      335 port bits
        2 cells
        1   $adff
        1   $adffe
        1 submodules
        1   dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top

=== dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba ===

        +----------Local Count, excluding submodules.
        | 
       85 wires
      567 wire bits
       41 public wires
      370 public wire bits
       28 ports
      252 port bits
       60 cells
        1   $add
        1   $adffe
        7   $and
        1   $demux
        7   $eq
        1   $gt
        4   $logic_and
        2   $logic_not
       13   $mux
        4   $ne
        1   $neg
        1   $not
        3   $or
        2   $pmux
        1   $reduce_and
        1   $reduce_bool
        4   $reduce_or
        1   $shift
        1   $shiftx
        3   $shl
        1   $shr

=== dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top ===

        +----------Local Count, excluding submodules.
        | 
       64 wires
      952 wire bits
       64 public wires
      952 public wire bits
       33 ports
      360 port bits
        3 submodules
        1   dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs
        1   dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem
        1   dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba

=== dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
      170 wire bits
       22 public wires
      168 public wire bits
       18 ports
      164 port bits
        5 cells
        2   $adff
        1   $logic_and
        1   $logic_not
        1   $not
        2 submodules
        1   cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req
        1   cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp

=== dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag ===

        +----------Local Count, excluding submodules.
        | 
      109 wires
      918 wire bits
       46 public wires
      454 public wire bits
       16 ports
       89 port bits
       86 cells
        9   $adff
        4   $adffe
        4   $and
        9   $eq
       11   $logic_and
        4   $logic_not
        2   $logic_or
       20   $mux
        5   $ne
        2   $not
        2   $or
        2   $pmux
        3   $reduce_and
        7   $reduce_bool
        2   $reduce_or
        2 submodules
        1   dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc
        1   dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap

=== dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap ===

        +----------Local Count, excluding submodules.
        | 
       66 wires
      279 wire bits
       38 public wires
      122 public wire bits
       17 ports
       17 port bits
       51 cells
        5   $adff
        2   $adffe
        1   $and
       18   $eq
        1   $logic_not
       14   $mux
        1   $not
        1   $or
        2   $pmux
        2   $reduce_bool
        4   $reduce_or
        2 submodules
        1   tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv
        1   tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
      307 wire bits
       19 public wires
      221 public wire bits
       11 ports
       77 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
       51 wire bits
       19 public wires
       29 public wire bits
       11 ports
       13 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
       51 wire bits
       19 public wires
       29 public wire bits
       11 ports
       13 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
       51 wire bits
       19 public wires
       29 public wire bits
       11 ports
       13 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
       51 wire bits
       19 public wires
       29 public wire bits
       11 ports
       13 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        | 
       36 wires
       51 wire bits
       19 public wires
       29 public wire bits
       11 ports
       13 port bits
       29 cells
        2   $add
        5   $adffe
        1   $bwmux
        1   $demux
        1   $eq
        5   $logic_and
        1   $logic_not
        4   $mux
        1   $ne
        3   $not
        1   $reduce_and
        3   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       47 wire bits
       17 public wires
       27 public wire bits
       11 ports
       15 port bits
       24 cells
        1   $add
        3   $adffe
        1   $and
        1   $bwmux
        1   $eq
        5   $logic_and
        1   $logic_not
        2   $mux
        1   $ne
        4   $not
        1   $reduce_and
        2   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       47 wire bits
       17 public wires
       27 public wire bits
       11 ports
       15 port bits
       24 cells
        1   $add
        3   $adffe
        1   $and
        1   $bwmux
        1   $eq
        5   $logic_and
        1   $logic_not
        2   $mux
        1   $ne
        4   $not
        1   $reduce_and
        2   $reduce_bool
        1   $sub

=== fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       47 wire bits
       17 public wires
       27 public wire bits
       11 ports
       15 port bits
       24 cells
        1   $add
        3   $adffe
        1   $and
        1   $bwmux
        1   $eq
        5   $logic_and
        1   $logic_not
        2   $mux
        1   $ne
        4   $not
        1   $reduce_and
        2   $reduce_bool
        1   $sub

=== gpio$croc_chip.i_croc_soc.i_croc.i_gpio ===

        +----------Local Count, excluding submodules.
        | 
      429 wires
     1139 wire bits
      207 public wires
      917 public wire bits
        9 ports
      244 port bits
      543 cells
       32   $adff
      288   $and
       64   $mux
      128   $not
       31   $or
       33 submodules
        1   gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
        1   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync

=== gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file ===

        +----------Local Count, excluding submodules.
        | 
       70 wires
     2012 wire bits
       30 public wires
     1476 public wire bits
        6 ports
      499 port bits
      156 cells
        8   $adff
        4   $adffe
       41   $and
       12   $eq
        2   $logic_not
       73   $mux
        4   $not
        5   $or
        1   $pmux
        4   $reduce_and
        2   $reduce_or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       31 wire bits
        7 public wires
       31 public wire bits
        3 ports
        7 port bits
        7 cells
        1   $mux
        3   $not
        3   $or

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
     2475 wire bits
       13 public wires
      667 public wire bits
        7 ports
      659 port bits
       16 cells
        1   $adffe
        1   $and
        3   $bmux
        1   $bwmux
        1   $demux
        1   $eq
        2   $logic_and
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
     2475 wire bits
       13 public wires
      667 public wire bits
        7 ports
      659 port bits
       16 cells
        1   $adffe
        1   $and
        3   $bmux
        1   $bwmux
        1   $demux
        1   $eq
        2   $logic_and
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
     2475 wire bits
       13 public wires
      667 public wire bits
        7 ports
      659 port bits
       16 cells
        1   $adffe
        1   $and
        3   $bmux
        1   $bwmux
        1   $demux
        1   $eq
        2   $logic_and
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
     2475 wire bits
       13 public wires
      667 public wire bits
        7 ports
      659 port bits
       16 cells
        1   $adffe
        1   $and
        3   $bmux
        1   $bwmux
        1   $demux
        1   $eq
        2   $logic_and
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux ===

        +----------Local Count, excluding submodules.
        | 
       26 wires
     2886 wire bits
       13 public wires
      804 public wire bits
        7 ports
      796 port bits
       16 cells
        1   $adffe
        1   $and
        3   $bmux
        1   $bwmux
        1   $demux
        1   $eq
        2   $logic_and
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter

=== obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
      466 wire bits
       13 public wires
      237 public wire bits
        7 ports
      230 port bits
       13 cells
        1   $adffe
        1   $and
        1   $bwmux
        1   $eq
        2   $logic_and
        1   $logic_not
        2   $logic_or
        2   $mux
        1   $not
        1   $xor
        1 submodules
        1   delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err ===

        +----------Local Count, excluding submodules.
        | 
       10 wires
      123 wire bits
        9 public wires
      122 public wire bits
        5 ports
      116 port bits
        3 cells
        1   $logic_and
        2   $not
        1 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err ===

        +----------Local Count, excluding submodules.
        | 
       10 wires
      123 wire bits
        9 public wires
      122 public wire bits
        5 ports
      116 port bits
        3 cells
        1   $logic_and
        2   $not
        1 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo

=== obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err ===

        +----------Local Count, excluding submodules.
        | 
       10 wires
      123 wire bits
        9 public wires
      122 public wire bits
        5 ports
      116 port bits
        3 cells
        1   $logic_and
        2   $not
        1 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
     1629 wire bits
       18 public wires
     1066 public wire bits
        7 ports
      552 port bits
       10 cells
        2   $and
        3   $bwmux
        1   $demux
        3   $logic_and
        1   $not
        2 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo
        1   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
     1629 wire bits
       18 public wires
     1066 public wire bits
        7 ports
      552 port bits
       10 cells
        2   $and
        3   $bwmux
        1   $demux
        3   $logic_and
        1   $not
        2 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo
        1   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
     1629 wire bits
       18 public wires
     1066 public wire bits
        7 ports
      552 port bits
       10 cells
        2   $and
        3   $bwmux
        1   $demux
        3   $logic_and
        1   $not
        2 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo
        1   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
     1629 wire bits
       18 public wires
     1066 public wire bits
        7 ports
      552 port bits
       10 cells
        2   $and
        3   $bwmux
        1   $demux
        3   $logic_and
        1   $not
        2 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo
        1   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
     1629 wire bits
       18 public wires
     1066 public wire bits
        7 ports
      552 port bits
       10 cells
        2   $and
        3   $bwmux
        1   $demux
        3   $logic_and
        1   $not
        2 submodules
        1   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo
        1   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      226 wire bits
       15 public wires
      226 public wire bits
       11 ports
      218 port bits
        3 cells
        2   $adff
        1   $and

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      226 wire bits
       15 public wires
      226 public wire bits
       11 ports
      218 port bits
        3 cells
        2   $adff
        1   $and

=== obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
     5776 wire bits
       15 public wires
     5776 public wire bits
       10 ports
     1404 port bits
       13 submodules
        1   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode
        1   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode
        1   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode
        1   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode
        1   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux
        1   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux
        1   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux
        1   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux
        1   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux
        1   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux
        1   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux
        1   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux
        1   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
      291 wire bits
       23 public wires
      291 public wire bits
       15 ports
      217 port bits
        6 cells
        4   $adff
        1   $and
        1   $not

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
      291 wire bits
       23 public wires
      291 public wire bits
       15 ports
      217 port bits
        6 cells
        4   $adff
        1   $and
        1   $not

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr ===

        +----------Local Count, excluding submodules.
        | 
       11 wires
      166 wire bits
       11 public wires
      166 public wire bits
        9 ports
      133 port bits
        2 cells
        1   $adff
        1   $adffe
        1 submodules
        1   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode ===

        +----------Local Count, excluding submodules.
        | 
       11 wires
       11 wire bits
       11 public wires
       11 public wire bits
        9 ports
        9 port bits
        2 cells
        1   $adff
        1   $adffe
        1 submodules
        1   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus ===

        +----------Local Count, excluding submodules.
        | 
       11 wires
      166 wire bits
       11 public wires
      166 public wire bits
        9 ports
      133 port bits
        2 cells
        1   $adff
        1   $adffe
        1 submodules
        1   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen ===

        +----------Local Count, excluding submodules.
        | 
       11 wires
       11 wire bits
       11 public wires
       11 public wire bits
        9 ports
        9 port bits
        2 cells
        1   $adff
        1   $adffe
        1 submodules
        1   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
      163 wire bits
        8 public wires
      163 public wire bits
        7 ports
      131 port bits
        2 cells
        1   $mux
        1   $or

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        8 public wires
        8 public wire bits
        7 ports
        7 port bits
        2 cells
        1   $mux
        1   $or

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
      163 wire bits
        8 public wires
      163 public wire bits
        7 ports
      131 port bits
        2 cells
        1   $mux
        1   $or

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        8 public wires
        8 public wire bits
        7 ports
        7 port bits
        2 cells
        1   $mux
        1   $or

=== reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
      217 wire bits
        8 public wires
      216 public wire bits
        6 ports
      214 port bits
        4 cells
        1   $adff
        1   $and
        1   $mux
        1   $not

=== reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
      225 wire bits
       17 public wires
      225 public wire bits
       15 ports
      117 port bits
        2 submodules
        1   apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart
        1   reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
      652 wire bits
       30 public wires
      629 public wire bits
       11 ports
      372 port bits
       47 cells
        2   $adff
        1   $adffe
       15   $and
        1   $gt
        1   $le
        1   $logic_and
        1   $logic_not
       10   $mux
        7   $not
        6   $or
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
      652 wire bits
       30 public wires
      629 public wire bits
       11 ports
      372 port bits
       47 cells
        2   $adff
        1   $adffe
       15   $and
        1   $gt
        1   $le
        1   $logic_and
        1   $logic_not
       10   $mux
        7   $not
        6   $or
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
      652 wire bits
       30 public wires
      629 public wire bits
       11 ports
      372 port bits
       47 cells
        2   $adff
        1   $adffe
       15   $and
        1   $gt
        1   $le
        1   $logic_and
        1   $logic_not
       10   $mux
        7   $not
        6   $or
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
      652 wire bits
       30 public wires
      629 public wire bits
       11 ports
      372 port bits
       47 cells
        2   $adff
        1   $adffe
       15   $and
        1   $gt
        1   $le
        1   $logic_and
        1   $logic_not
       10   $mux
        7   $not
        6   $or
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
      652 wire bits
       30 public wires
      629 public wire bits
       11 ports
      372 port bits
       47 cells
        2   $adff
        1   $adffe
       15   $and
        1   $gt
        1   $le
        1   $logic_and
        1   $logic_not
       10   $mux
        7   $not
        6   $or
        1   $reduce_bool
        1   $reduce_or
        2 submodules
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

=== rstgen$croc_chip.i_croc_soc.i_rstgen ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        5 wire bits
        5 public wires
        5 public wire bits
        5 ports
        5 port bits
        1 submodules
        1   rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass

=== rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       11 wire bits
        8 public wires
       11 public wire bits
        6 ports
        6 port bits
        1 cells
        1   $adff
        3 submodules
        1   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no
        1   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n
        1   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no

=== slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 ===

        +----------Local Count, excluding submodules.
        | 
       10 wires
       16 wire bits
        6 public wires
        8 public wire bits
        4 ports
        4 port bits
        6 cells
        1   $add
        1   $adff
        1   $adffe
        1   $and
        1   $eq
        1   $mux

=== slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       43 wire bits
       10 public wires
       20 public wire bits
        9 ports
       15 port bits
        9 cells
        2   $adffe
        3   $mux
        1   $not
        2   $reduce_bool
        1   $sub

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
        8 wire bits
        6 public wires
        6 public wire bits
        5 ports
        5 port bits
        5 cells
        1   $adff
        2   $logic_and
        2   $not

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF ===

        +----------Local Count, excluding submodules.
        | 
       45 wires
     2282 wire bits
       16 public wires
      761 public wire bits
       10 ports
       35 port bits
       99 cells
        2   $add
        2   $adff
       67   $adffe
        1   $bmux
        1   $bwmux
        1   $demux
        2   $eq
        1   $ge
        7   $logic_and
        3   $mux
        1   $ne
        7   $not
        3   $reduce_bool
        1   $sub

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF ===

        +----------Local Count, excluding submodules.
        | 
       45 wires
     1672 wire bits
       16 public wires
      563 public wire bits
       10 ports
       29 port bits
       99 cells
        2   $add
        2   $adff
       67   $adffe
        1   $bmux
        1   $bwmux
        1   $demux
        2   $eq
        1   $ge
        7   $logic_and
        3   $mux
        1   $ne
        7   $not
        3   $reduce_bool
        1   $sub

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       22 wire bits
        6 public wires
        7 public wire bits
        5 ports
        5 port bits
       15 cells
        1   $add
        1   $adff
        1   $adffe
        1   $eq
        2   $logic_and
        1   $logic_not
        1   $mux
        1   $ne
        2   $not
        1   $or
        1   $reduce_and
        2   $reduce_bool

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       22 wire bits
        6 public wires
        7 public wire bits
        5 ports
        5 port bits
       15 cells
        1   $add
        1   $adff
        1   $adffe
        1   $eq
        2   $logic_and
        1   $logic_not
        1   $mux
        1   $ne
        2   $not
        1   $or
        1   $reduce_and
        2   $reduce_bool

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       22 wire bits
        6 public wires
        7 public wire bits
        5 ports
        5 port bits
       15 cells
        1   $add
        1   $adff
        1   $adffe
        1   $eq
        2   $logic_and
        1   $logic_not
        1   $mux
        1   $ne
        2   $not
        1   $or
        1   $reduce_and
        2   $reduce_bool

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       22 wire bits
        6 public wires
        7 public wire bits
        5 ports
        5 port bits
       15 cells
        1   $add
        1   $adff
        1   $adffe
        1   $eq
        2   $logic_and
        1   $logic_not
        1   $mux
        1   $ne
        2   $not
        1   $or
        1   $reduce_and
        2   $reduce_bool

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       25 wire bits
        6 public wires
        8 public wire bits
        5 ports
        5 port bits
       15 cells
        1   $add
        1   $adff
        1   $adffe
        1   $eq
        2   $logic_and
        1   $logic_not
        1   $mux
        1   $ne
        2   $not
        1   $or
        1   $reduce_and
        2   $reduce_bool

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       29 wire bits
        8 public wires
       12 public wire bits
        6 ports
        6 port bits
       11 cells
        1   $add
        1   $adff
        1   $adffe
        1   $ge
        1   $logic_and
        2   $mux
        1   $ne
        1   $or
        1   $reduce_and
        1   $reduce_bool

=== soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl ===

        +----------Local Count, excluding submodules.
        | 
       52 wires
      553 wire bits
       32 public wires
      530 public wire bits
        7 ports
      177 port bits
       35 cells
       17   $and
        3   $eq
        3   $logic_not
        1   $logic_or
        2   $not
        4   $or
        2   $pmux
        3   $reduce_or
        4 submodules
        1   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr
        1   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode
        1   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus
        1   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        7 wire bits
        5 public wires
        7 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        7 wire bits
        5 public wires
        7 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        7 wire bits
        5 public wires
        7 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        7 wire bits
        5 public wires
        7 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== sync$croc_chip.i_croc_soc.i_ext_intr_sync ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        1 cells
        1   $adff

=== tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

        +----------Local Count, excluding submodules.
        | 
        2 wires
        2 wire bits
        2 public wires
        2 public wire bits
        2 ports
        2 port bits
        1 cells
        1   sg13g2_inv_1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        4 wire bits
        4 public wires
        4 public wire bits
        4 ports
        4 port bits
        1 cells
        1   sg13g2_mux2_1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        4 wire bits
        4 public wires
        4 public wire bits
        4 ports
        4 port bits
        1 cells
        1   sg13g2_mux2_1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        4 wire bits
        4 public wires
        4 public wire bits
        4 ports
        4 port bits
        1 cells
        1   sg13g2_mux2_1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        4 wire bits
        4 public wires
        4 public wire bits
        4 ports
        4 port bits
        1 cells
        1   sg13g2_mux2_1

=== tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
      310 wire bits
       14 public wires
      307 public wire bits
        8 ports
       81 port bits
       45 cells
        1   $adffe
        9   $and
       32   $mux
        2   $not
        1   RM_IHPSG13_1P_256x64_c2_bm_bist

=== tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
      310 wire bits
       14 public wires
      307 public wire bits
        8 ports
       81 port bits
       45 cells
        1   $adffe
        9   $and
       32   $mux
        2   $not
        1   RM_IHPSG13_1P_256x64_c2_bm_bist

=== timer_unit$croc_chip.i_croc_soc.i_croc.i_timer ===

        +----------Local Count, excluding submodules.
        | 
      150 wires
      686 wire bits
       56 public wires
      437 public wire bits
       19 ports
      119 port bits
      134 cells
       10   $adff
        6   $adffe
       15   $and
       15   $eq
       22   $logic_and
        2   $logic_not
       32   $mux
        8   $not
       13   $or
        1   $pmux
        6   $reduce_and
        4   $reduce_bool
        4 submodules
        1   timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i
        1   timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i
        1   timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i
        1   timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      263 wire bits
       11 public wires
      166 public wire bits
        9 ports
      102 port bits
        7 cells
        1   $add
        2   $adff
        1   $eq
        3   $mux

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      263 wire bits
       11 public wires
      166 public wire bits
        9 ports
      102 port bits
        7 cells
        1   $add
        2   $adff
        1   $eq
        3   $mux

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i ===

        +----------Local Count, excluding submodules.
        | 
       16 wires
      264 wire bits
       11 public wires
      166 public wire bits
        9 ports
      102 port bits
        8 cells
        1   $add
        2   $adff
        1   $eq
        1   $logic_or
        3   $mux

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i ===

        +----------Local Count, excluding submodules.
        | 
       16 wires
      264 wire bits
       11 public wires
      166 public wire bits
        9 ports
      102 port bits
        8 cells
        1   $add
        2   $adff
        1   $eq
        1   $logic_or
        3   $mux

=== uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 ===

        +----------Local Count, excluding submodules.
        | 
       13 wires
      119 wire bits
        7 public wires
       37 public wire bits
        6 ports
       21 port bits
        8 cells
        1   $adff
        1   $adffe
        1   $logic_not
        2   $mux
        1   $reduce_bool
        2   $sub

=== uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC ===

        +----------Local Count, excluding submodules.
        | 
       30 wires
       61 wire bits
       17 public wires
       33 public wire bits
       11 ports
       24 port bits
       20 cells
        1   $adff
        6   $logic_and
        4   $mux
        3   $not
        6   $or

=== uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX ===

        +----------Local Count, excluding submodules.
        | 
       89 wires
      152 wire bits
       34 public wires
       59 public wire bits
       15 ports
       23 port bits
       70 cells
        1   $add
        4   $adff
        2   $adffe
        3   $and
        1   $bwmux
        1   $demux
       12   $eq
        9   $logic_and
        4   $logic_not
        9   $mux
        1   $ne
        7   $not
        4   $or
        1   $pmux
        1   $reduce_bool
        1   $reduce_or
        9   $xor
        3 submodules
        1   slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC
        1   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB
        1   slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF

=== uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX ===

        +----------Local Count, excluding submodules.
        | 
       61 wires
       88 wire bits
       25 public wires
       39 public wire bits
       14 ports
       22 port bits
       48 cells
        2   $adff
        2   $adffe
       14   $eq
        3   $logic_and
        2   $logic_not
        8   $mux
        1   $ne
        4   $not
        3   $pmux
        1   $reduce_and
        1   $reduce_or
        7   $xor

=== user_domain$croc_chip.i_croc_soc.i_user ===

        +----------Local Count, excluding submodules.
        | 
       15 wires
      489 wire bits
       15 public wires
      489 public wire bits
       10 ports
      262 port bits
        3 submodules
        1   addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs
        1   obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux
        1   obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err

=== design hierarchy ===

        +----------Count including submodules.
        | 
     5152 croc_chip
        4   croc_domain$croc_chip.i_croc_soc.i_croc
       48       addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync
        6       cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex
      270         cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
       11           cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i
       11           cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr
        1           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr
        2         cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i
       61           cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i
      130         cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i
      209           cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i
      194           cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i
       36         cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i
       54           cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i
       46           cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i
       74             cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i
      115         cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i
       95         cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i
        9         cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i
        2     dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top
      192         dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs
       29           fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo
      158         dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem
        4           debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom
       60         dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba
       86     dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag
        5       dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc
       10         cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req
       14           cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
        1             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
       13           cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
        1             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
       56             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
       13               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
       17               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
       56             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
       13               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
       17               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
       10         cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp
       13           cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
        1             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
       12           cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
        1             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
       56             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
       13               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
       17               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
       56             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
       13               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
       17               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
        1                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
       51       dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap
        1         tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv
        1         tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
      543     gpio$croc_chip.i_croc_soc.i_croc.i_gpio
      156       gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
        1       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
       16     obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux
        7       delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter
        3     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err
       24       fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo
        3     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err
       24       fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo
        3     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim
        3     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim
       39         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync
       39         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync
       39         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync
       39         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync
       16       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux
        7         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter
       16       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux
        7         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter
       16       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux
        7         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter
       16       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux
        7         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter
       10       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux
       29         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo
       47         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
       10       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux
       29         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo
       47         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
       10       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux
       29         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo
       47         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
       10       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux
       29         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo
       47         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
       10       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux
       29         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo
       47         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        7           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
        6     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate
        6     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate
      247       apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart
        6         slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET
        5         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK
       99         slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF
       99         slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF
       15         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS
       15         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD
       15         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR
       15         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI
        1         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS
        1         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD
        1         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR
        1         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI
        1         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN
        8         uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16
       20         uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC
       70         uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX
        9           slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC
       15           slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB
       11           slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF
       48         uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX
        4       reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb
       35     soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
        2       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr
        2         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb
        2       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode
        2         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb
        2       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus
        2         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb
        2       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen
        2         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb
       45     tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram
       45     tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram
      134     timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
        7       timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i
        7       timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i
        8       timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i
        8       timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i
        1     rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass
        1       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no
        1       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n
        1       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no
        1   sync$croc_chip.i_croc_soc.i_ext_intr_sync
        2       addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync
       13     obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux
        7       delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter
        3     obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err
       24       fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo

        +----------Count including submodules.
        | 
     7031 wires
    90701 wire bits
     4131 public wires
    65643 public wire bits
     2188 ports
    28936 port bits
        - memories
        - memory bits
        - processes
     5152 cells
       40   $add
      252   $adff
      381   $adffe
      765   $and
       25   $bmux
       35   $bwmux
       25   $demux
       10   $dffe
      589   $eq
       28   $ge
        7   $gt
       11   $le
      325   $logic_and
      141   $logic_not
       69   $logic_or
       23   $lt
        2   $mem_v2
      925   $mux
      142   $ne
        7   $neg
      473   $not
      289   $or
      139   $pmux
       76   $reduce_and
      103   $reduce_bool
      142   $reduce_or
        1   $shift
        1   $shiftx
        3   $shl
        1   $shr
        1   $sshr
       25   $sub
       25   $xor
        2   RM_IHPSG13_1P_256x64_c2_bm_bist
        4   sg13g2_IOPadIOVdd
        4   sg13g2_IOPadIOVss
        9   sg13g2_IOPadIn
       32   sg13g2_IOPadInOut30mA
        7   sg13g2_IOPadOut16mA
        4   sg13g2_IOPadVdd
        4   sg13g2_IOPadVss
        1   sg13g2_inv_1
        4   sg13g2_mux2_1
        1 submodules
        1   croc_soc$croc_chip.i_croc_soc

