{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634288479850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634288479866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 17:01:18 2021 " "Processing started: Fri Oct 15 17:01:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634288479866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288479866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_top -c lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_top -c lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288479867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634288485319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634288485320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-rtl " "Found design unit 1: generator-rtl" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563774 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "../adc_module_for_top_design_2/generator.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_pkg_adc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_pkg_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_pkg_adc " "Found design unit 1: Programmable_FIR_via_Registers_pkg_adc" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_FIR_via_Registers_adc-rtl " "Found design unit 1: Programmable_FIR_via_Registers_adc-rtl" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_FIR_via_Registers_adc " "Found entity 1: Programmable_FIR_via_Registers_adc" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/discrete_fir_filter_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/discrete_fir_filter_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Discrete_FIR_Filter_adc-rtl " "Found design unit 1: Discrete_FIR_Filter_adc-rtl" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter_adc " "Found entity 1: Discrete_FIR_Filter_adc" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_registers_adc-rtl " "Found design unit 1: coeffs_registers_adc-rtl" {  } { { "../adc_module_for_top_design_2/coeffs_registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563889 ""} { "Info" "ISGN_ENTITY_NAME" "1 coeffs_registers_adc " "Found entity 1: coeffs_registers_adc" {  } { { "../adc_module_for_top_design_2/coeffs_registers_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288563974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288563974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564059 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634288564102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564226 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564226 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_6b92 " "Found entity 3: adc_qsys_altpll_sys_altpll_6b92" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564226 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/serialout/func_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/serialout/func_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_pack " "Found design unit 1: func_pack" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 func_pack-body " "Found design unit 2: func_pack-body" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_port-bhv " "Found design unit 1: in_port-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564266 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/uprog_sys.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/uprog_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uprog_sys-bhv " "Found design unit 1: uprog_sys-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564308 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uprog_sys_CON " "Found design unit 2: uprog_sys_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564308 ""} { "Info" "ISGN_ENTITY_NAME" "1 uprog_sys " "Found entity 1: uprog_sys" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/rst_synch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/rst_synch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rst_synch_logic-rtl " "Found design unit 1: rst_synch_logic-rtl" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564330 ""} { "Info" "ISGN_ENTITY_NAME" "1 rst_synch_logic " "Found entity 1: rst_synch_logic" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/lab2_top.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_TOP-bhv " "Found design unit 1: LAB2_TOP-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564355 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LAB2_TOP_CON " "Found design unit 2: LAB2_TOP_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564355 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_TOP " "Found entity 1: LAB2_TOP" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_module.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_module-bhv " "Found design unit 1: in_module-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564380 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 in_module_CON " "Found design unit 2: in_module_CON" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564380 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_module " "Found entity 1: in_module" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-bhv " "Found design unit 1: clk_div-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564404 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/adc_qsys_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/adc_qsys_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_qsys_interface-bhv " "Found design unit 1: adc_qsys_interface-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564425 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_interface " "Found entity 1: adc_qsys_interface" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/reg/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/reg/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-bhv " "Found design unit 1: reg-bhv" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564446 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_dac_ad5628.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_dac_ad5628.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_dac_ad5628-behavior " "Found design unit 1: pmod_dac_ad5628-behavior" {  } { { "pmod_dac_ad5628.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564468 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_dac_ad5628 " "Found entity 1: pmod_dac_ad5628" {  } { { "pmod_dac_ad5628.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564484 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/top/pmod_dac121s101/pmod_dac121s101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/pmod_dac121s101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_dac121S101-behavior " "Found design unit 1: pmod_dac121S101-behavior" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564533 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_dac121S101 " "Found entity 1: pmod_dac121S101" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonlo/onedrive/desktop/top/pmod_dac121s101/spi_master_dual_mosi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/spi_master_dual_mosi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_dual_mosi-logic " "Found design unit 1: spi_master_dual_mosi-logic" {  } { { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564555 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_dual_mosi " "Found entity 1: spi_master_dual_mosi" {  } { { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288564555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288564555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_top " "Elaborating entity \"lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634288565651 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ce_out lab2_top.vhd(79) " "VHDL Signal Declaration warning at lab2_top.vhd(79): used implicit default value for signal \"ce_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565662 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_out lab2_top.vhd(80) " "VHDL Signal Declaration warning at lab2_top.vhd(80): used implicit default value for signal \"filter_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565663 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out lab2_top.vhd(81) " "VHDL Signal Declaration warning at lab2_top.vhd(81): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565664 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mosi lab2_top.vhd(84) " "VHDL Signal Declaration warning at lab2_top.vhd(84): used implicit default value for signal \"mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565665 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_strb lab2_top.vhd(97) " "VHDL Signal Declaration warning at lab2_top.vhd(97): used implicit default value for signal \"in_strb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565666 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_done lab2_top.vhd(368) " "VHDL Signal Declaration warning at lab2_top.vhd(368): used implicit default value for signal \"out_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 368 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565666 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_strb lab2_top.vhd(373) " "VHDL Signal Declaration warning at lab2_top.vhd(373): used implicit default value for signal \"out_strb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 373 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565667 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_chnl_out lab2_top.vhd(384) " "Verilog HDL or VHDL warning at lab2_top.vhd(384): object \"adc_chnl_out\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565667 "|lab2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DOUT_data lab2_top.vhd(408) " "VHDL Signal Declaration warning at lab2_top.vhd(408): used implicit default value for signal \"DOUT_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 408 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565668 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data_out_1 lab2_top.vhd(412) " "Verilog HDL or VHDL warning at lab2_top.vhd(412): object \"reg_data_out_1\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565668 "|lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_data_in lab2_top.vhd(425) " "Verilog HDL or VHDL warning at lab2_top.vhd(425): object \"dac_data_in\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565669 "|lab2_top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin filter_out 1 15 " "Ignored chip_pin synthesis attribute for port \"filter_out\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 15 bit(s)" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1634288565669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch_logic rst_synch_logic:RSTSYNCH " "Elaborating entity \"rst_synch_logic\" for hierarchy \"rst_synch_logic:RSTSYNCH\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "RSTSYNCH" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLKDIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLKDIV\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "CLKDIV" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_dac121S101 pmod_dac121S101:dac_connection " "Elaborating entity \"pmod_dac121S101\" for hierarchy \"pmod_dac121S101:dac_connection\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "dac_connection" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_dual_mosi pmod_dac121S101:dac_connection\|spi_master_dual_mosi:spi_master_dual_mosi_0 " "Elaborating entity \"spi_master_dual_mosi\" for hierarchy \"pmod_dac121S101:dac_connection\|spi_master_dual_mosi:spi_master_dual_mosi_0\"" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "spi_master_dual_mosi_0" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:ADCREG " "Elaborating entity \"reg\" for hierarchy \"reg:ADCREG\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "ADCREG" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_module in_module:MY_INPUT " "Elaborating entity \"in_module\" for hierarchy \"in_module:MY_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "MY_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565806 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_data_sim_busy in_module.vhd(52) " "VHDL Signal Declaration warning at in_module.vhd(52): used implicit default value for signal \"adc_data_sim_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565829 "|lab2_top|in_module:MY_INPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_data_sim in_module.vhd(53) " "VHDL Signal Declaration warning at in_module.vhd(53): used implicit default value for signal \"adc_data_sim\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565830 "|lab2_top|in_module:MY_INPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CHAN_CONV_SIM in_module.vhd(60) " "VHDL Signal Declaration warning at in_module.vhd(60): used implicit default value for signal \"ADC_CHAN_CONV_SIM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288565830 "|lab2_top|in_module:MY_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_interface in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT " "Elaborating entity \"adc_qsys_interface\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "ADC_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRIDGE_CLK adc_qsys_interface.vhd(93) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(93): object \"BRIDGE_CLK\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565849 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_0_response_startofpacket adc_qsys_interface.vhd(102) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(102): object \"ADC_0_response_startofpacket\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565850 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_0_response_endofpacket adc_qsys_interface.vhd(103) " "Verilog HDL or VHDL warning at adc_qsys_interface.vhd(103): object \"ADC_0_response_endofpacket\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288565850 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT " "Elaborating entity \"adc_qsys\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "ADC_INPUT" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_6b92 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_6b92\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288565997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288566020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288566066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634288566086 "|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288566256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288566265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288566266 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634288566266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288566324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288568419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288568430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288568433 ""}  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634288568433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288568993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288568993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288569002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288569209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288569209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288569213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288569407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288569407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288569414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288569948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288569948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288569955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288570515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288570515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288570521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288571047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288571047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programmable_FIR_via_Registers_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers " "Elaborating entity \"Programmable_FIR_via_Registers_adc\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "u_Programmable_FIR_via_Registers" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "coeffs_registers_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_registers_adc:u_coeffs_registers A:rtl " "Elaborating entity \"coeffs_registers_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|coeffs_registers_adc:u_coeffs_registers\"" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "u_coeffs_registers" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Discrete_FIR_Filter_adc Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter A:rtl " "Elaborating entity \"Discrete_FIR_Filter_adc\" using architecture \"A:rtl\" for hierarchy \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\"" {  } { { "../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" "u_Discrete_FIR_Filter" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:generator_connection " "Elaborating entity \"generator\" for hierarchy \"generator:generator_connection\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "generator_connection" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288571427 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"in_module:MY_INPUT\|adc_qsys_interface:ADC_INPUT\|adc_qsys:ADC_INPUT\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd" 119 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd" 108 0 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288574847 "|LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634288574847 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634288574847 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult6\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult6" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult5\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult5" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult4\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult4" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 500 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult3\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult3" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 481 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult2\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult2" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 462 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult0\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult0" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 438 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|Mult1\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "Mult1" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 448 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288587432 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634288587432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6\"" {  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288587923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6 " "Instantiated megafunction \"Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers\|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634288587924 ""}  } { { "../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd" 538 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634288587924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634288588407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288588407 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../top/pmod_dac121S101/pmod_dac121S101.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd" 36 -1 0 } } { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 69 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../top/pmod_dac121S101/spi_master_dual_mosi.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd" 48 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634288591450 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634288591452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRIG_OUT GND " "Pin \"TRIG_OUT\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|TRIG_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRAME_SYNC GND " "Pin \"FRAME_SYNC\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|FRAME_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE1 VCC " "Pin \"SENSE1\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|SENSE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE3 GND " "Pin \"SENSE3\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|SENSE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SENSE4 GND " "Pin \"SENSE4\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|SENSE4"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_out GND " "Pin \"ce_out\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|ce_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[0\] GND " "Pin \"filter_out\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[1\] GND " "Pin \"filter_out\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[2\] GND " "Pin \"filter_out\[2\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[3\] GND " "Pin \"filter_out\[3\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[4\] GND " "Pin \"filter_out\[4\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[5\] GND " "Pin \"filter_out\[5\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[6\] GND " "Pin \"filter_out\[6\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[7\] GND " "Pin \"filter_out\[7\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[8\] GND " "Pin \"filter_out\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[9\] GND " "Pin \"filter_out\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[10\] GND " "Pin \"filter_out\[10\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[11\] GND " "Pin \"filter_out\[11\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[12\] GND " "Pin \"filter_out\[12\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[13\] GND " "Pin \"filter_out\[13\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_out\[14\] GND " "Pin \"filter_out\[14\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|filter_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[0\] GND " "Pin \"reg_data_out\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[1\] GND " "Pin \"reg_data_out\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[2\] GND " "Pin \"reg_data_out\[2\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[3\] GND " "Pin \"reg_data_out\[3\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[4\] GND " "Pin \"reg_data_out\[4\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[5\] GND " "Pin \"reg_data_out\[5\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[6\] GND " "Pin \"reg_data_out\[6\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[7\] GND " "Pin \"reg_data_out\[7\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[8\] GND " "Pin \"reg_data_out\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[9\] GND " "Pin \"reg_data_out\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[10\] GND " "Pin \"reg_data_out\[10\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data_out\[11\] GND " "Pin \"reg_data_out\[11\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|reg_data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[0\] GND " "Pin \"displays_7seg\[0\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[1\] GND " "Pin \"displays_7seg\[1\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[3\] VCC " "Pin \"displays_7seg\[3\]\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[8\] GND " "Pin \"displays_7seg\[8\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[9\] GND " "Pin \"displays_7seg\[9\]\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displays_7seg\[13\] VCC " "Pin \"displays_7seg\[13\]\" is stuck at VCC" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|displays_7seg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_strb GND " "Pin \"in_strb\" is stuck at GND" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634288594769 "|LAB2_TOP|in_strb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634288594769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634288595785 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634288601848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg " "Generated suppressed messages file C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288602805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634288605328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288605328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "single_step_in " "No output dependent on input pin \"single_step_in\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|single_step_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "one_step_in " "No output dependent on input pin \"one_step_in\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|one_step_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[0\] " "No output dependent on input pin \"nosin\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[1\] " "No output dependent on input pin \"nosin\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[2\] " "No output dependent on input pin \"nosin\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[3\] " "No output dependent on input pin \"nosin\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[4\] " "No output dependent on input pin \"nosin\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[5\] " "No output dependent on input pin \"nosin\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nosin\[6\] " "No output dependent on input pin \"nosin\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|nosin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "internalSource " "No output dependent on input pin \"internalSource\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|internalSource"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "strb_nos " "No output dependent on input pin \"strb_nos\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|strb_nos"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_enable " "No output dependent on input pin \"clk_enable\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|clk_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[0\] " "No output dependent on input pin \"coeffs_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[1\] " "No output dependent on input pin \"coeffs_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[2\] " "No output dependent on input pin \"coeffs_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[3\] " "No output dependent on input pin \"coeffs_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[4\] " "No output dependent on input pin \"coeffs_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[5\] " "No output dependent on input pin \"coeffs_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[6\] " "No output dependent on input pin \"coeffs_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[7\] " "No output dependent on input pin \"coeffs_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[8\] " "No output dependent on input pin \"coeffs_in\[8\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[9\] " "No output dependent on input pin \"coeffs_in\[9\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[10\] " "No output dependent on input pin \"coeffs_in\[10\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[11\] " "No output dependent on input pin \"coeffs_in\[11\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[12\] " "No output dependent on input pin \"coeffs_in\[12\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[13\] " "No output dependent on input pin \"coeffs_in\[13\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|coeffs_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[0\] " "No output dependent on input pin \"write_address\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[1\] " "No output dependent on input pin \"write_address\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[2\] " "No output dependent on input pin \"write_address\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[3\] " "No output dependent on input pin \"write_address\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[4\] " "No output dependent on input pin \"write_address\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[5\] " "No output dependent on input pin \"write_address\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[6\] " "No output dependent on input pin \"write_address\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_address\[7\] " "No output dependent on input pin \"write_address\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_done " "No output dependent on input pin \"write_done\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|write_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[0\] " "No output dependent on input pin \"filter_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[1\] " "No output dependent on input pin \"filter_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[2\] " "No output dependent on input pin \"filter_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[3\] " "No output dependent on input pin \"filter_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[4\] " "No output dependent on input pin \"filter_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[5\] " "No output dependent on input pin \"filter_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[6\] " "No output dependent on input pin \"filter_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[7\] " "No output dependent on input pin \"filter_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[8\] " "No output dependent on input pin \"filter_in\[8\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[9\] " "No output dependent on input pin \"filter_in\[9\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[10\] " "No output dependent on input pin \"filter_in\[10\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[11\] " "No output dependent on input pin \"filter_in\[11\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[12\] " "No output dependent on input pin \"filter_in\[12\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "filter_in\[13\] " "No output dependent on input pin \"filter_in\[13\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|filter_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[0\] " "No output dependent on input pin \"switch_in\[0\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[1\] " "No output dependent on input pin \"switch_in\[1\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[2\] " "No output dependent on input pin \"switch_in\[2\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[3\] " "No output dependent on input pin \"switch_in\[3\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[4\] " "No output dependent on input pin \"switch_in\[4\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[5\] " "No output dependent on input pin \"switch_in\[5\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[6\] " "No output dependent on input pin \"switch_in\[6\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_in\[7\] " "No output dependent on input pin \"switch_in\[7\]\"" {  } { { "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" "" { Text "C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634288606712 "|LAB2_TOP|switch_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634288606712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1323 " "Implemented 1323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634288606727 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634288606727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1177 " "Implemented 1177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634288606727 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1634288606727 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1634288606727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634288606727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634288606979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 17:03:26 2021 " "Processing ended: Fri Oct 15 17:03:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634288606979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634288606979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634288606979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288606979 ""}
