{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570182504700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570182504715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 06:48:24 2019 " "Processing started: Fri Oct 04 06:48:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570182504715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182504715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182504715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570182506137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570182506137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527443 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorConstante-arc_somadorConstante " "Found design unit 1: somadorConstante-arc_somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/somadorConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527454 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorConstante " "Found entity 1: somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/somadorConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-comportamentoMuxPc " "Found design unit 1: muxPC-comportamentoMuxPc" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MuxPC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527467 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MuxPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arc_ula " "Found design unit 1: ULA-arc_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UCarch " "Found design unit 1: UC-UCarch" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527486 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBancoReg-comportamentoMuxBancoReg " "Found design unit 1: muxBancoReg-comportamentoMuxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MUXBancoReg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527496 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxBancoReg " "Found entity 1: muxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MUXBancoReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527510 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/bancoRegistradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527520 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182527520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570182527671 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readEnable cpu.vhd(21) " "VHDL Signal Declaration warning at cpu.vhd(21): used implicit default value for signal \"readEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570182527672 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeEnable cpu.vhd(22) " "VHDL Signal Declaration warning at cpu.vhd(22): used implicit default value for signal \"writeEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570182527672 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR cpu.vhd(30) " "Verilog HDL or VHDL warning at cpu.vhd(30): object \"WR\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570182527673 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD cpu.vhd(30) " "Verilog HDL or VHDL warning at cpu.vhd(30): object \"RD\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570182527673 "|cpu"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 2 cpu.vhd(124) " "VHDL expression error at cpu.vhd(124): expression has 3 elements, but must have 2 elements" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 124 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1570182527675 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 9 cpu.vhd(125) " "VHDL expression error at cpu.vhd(125): expression has 8 elements, but must have 9 elements" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 125 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1570182527675 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 9 cpu.vhd(127) " "VHDL expression error at cpu.vhd(127): expression has 8 elements, but must have 9 elements" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 127 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1570182527675 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inA cpu.vhd(118) " "VHDL error at cpu.vhd(118): formal port or parameter \"inA\" must have actual or default value" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 118 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1570182527675 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel cpu.vhd(118) " "VHDL error at cpu.vhd(118): formal port or parameter \"sel\" must have actual or default value" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 118 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1570182527676 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 8 cpu.vhd(127) " "VHDL expression error at cpu.vhd(127): expression has 9 elements, but must have 8 elements" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 127 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1570182527676 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570182527676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570182527874 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 06:48:47 2019 " "Processing ended: Fri Oct 04 06:48:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570182527874 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570182527874 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570182527874 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182527874 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182528562 ""}
