{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.74473,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0279926,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0552655,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0515975,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0275775,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0515975,
	"finish__timing__setup__tns": -0.101837,
	"finish__timing__setup__ws": -0.0671951,
	"finish__clock__skew__setup": 0.159781,
	"finish__clock__skew__hold": 0.159781,
	"finish__timing__drv__max_slew_limit": 0.0863848,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0753541,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 3,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.700361,
	"finish__power__switching__total": 0.302382,
	"finish__power__leakage__total": 7.3836e-06,
	"finish__power__total": 1.00275,
	"finish__design__io": 47,
	"finish__design__die__area": 1.24939e+06,
	"finish__design__core__area": 1.23803e+06,
	"finish__design__instance__count": 62383,
	"finish__design__instance__area": 713444,
	"finish__design__instance__count__stdcell": 62383,
	"finish__design__instance__area__stdcell": 713444,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.576272,
	"finish__design__instance__utilization__stdcell": 0.576272
}