// Seed: 446136849
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7
    , id_10,
    input tri1 id_8
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_2 = 32'd93,
    parameter id_4 = 32'd5,
    parameter id_7 = 32'd21
) (
    input wor _id_0[id_0  +  1 : id_2],
    output wor id_1,
    output supply0 _id_2,
    output tri0 id_3,
    input supply0 _id_4,
    input tri id_5,
    output tri0 id_6,
    input supply0 _id_7
);
  wire id_9[id_0 : id_0];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_5
  );
  wire [~  id_4 : 1] id_10[id_7 : 1 'b0], id_11;
endmodule
