{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-627,-214",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/resetn_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port ddr4_0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD -left
preplace port ddr4_clk_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port ddr4_clk_1 -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port ddr4_1 -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD -left
preplace port axis_pcie_out -pg 1 -lvl 6 -x 1660 -y 670 -defaultsOSRD
preplace port axis_qsfp_out -pg 1 -lvl 6 -x 1660 -y 650 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port port-id_loopback_mode -pg 1 -lvl 6 -x 1660 -y 690 -defaultsOSRD -right
preplace port port-id_overflow_0 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD -left
preplace port port-id_overflow_1 -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD -left
preplace port port-id_ddr_calib_complete_0 -pg 1 -lvl 0 -x 0 -y 930 -defaultsOSRD -left
preplace port port-id_ddr_calib_complete_1 -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD -left
preplace port port-id_bad_packet_strb -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD -left
preplace port port-id_good_packet_strb -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD -left
preplace portBus hwm_0 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD -left
preplace portBus hwm_1 -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD -left
preplace inst channel_1 -pg 1 -lvl 3 -x 900 -y 630 -swap {0 1 2 3 4 5 6 7 23 9 10 11 12 13 14 15 16 17 18 19 20 21 22 8 24 25 30 28 27 32 26 31 29 33 34 35} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir ddr4 left -pinY ddr4 140L -pinDir ddr4_clk left -pinY ddr4_clk 100L -pinDir clk left -pinY clk 220L -pinDir resetn left -pinY resetn 200L -pinBusDir inflow_q left -pinBusY inflow_q 180L -pinDir ram_reader_idle right -pinY ram_reader_idle 60R -pinDir start_ram_reader left -pinY start_ram_reader 160L -pinDir has_data right -pinY has_data 40R -pinDir inflow_done right -pinY inflow_done 20R -pinBusDir high_water_mark left -pinBusY high_water_mark 240L -pinDir overflow left -pinY overflow 260L -pinDir ddr_init_calib_complete left -pinY ddr_init_calib_complete 280L
preplace inst channel_0 -pg 1 -lvl 3 -x 900 -y 60 -swap {23 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 8 24 25 33 30 28 29 35 32 31 26 27 34} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 120L -pinDir AXIS_OUT right -pinY AXIS_OUT 200R -pinDir ddr4 left -pinY ddr4 0L -pinDir ddr4_clk left -pinY ddr4_clk 20L -pinDir clk left -pinY clk 220L -pinDir resetn left -pinY resetn 200L -pinBusDir inflow_q left -pinBusY inflow_q 180L -pinDir ram_reader_idle right -pinY ram_reader_idle 220R -pinDir start_ram_reader left -pinY start_ram_reader 260L -pinDir has_data right -pinY has_data 260R -pinDir inflow_done right -pinY inflow_done 240R -pinBusDir high_water_mark left -pinBusY high_water_mark 140L -pinDir overflow left -pinY overflow 160L -pinDir ddr_init_calib_complete left -pinY ddr_init_calib_complete 240L
preplace inst switch_ctrl -pg 1 -lvl 3 -x 900 -y 430 -swap {9 2 1 3 7 4 8 5 6 0 10} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 40L -pinDir inflow_q left -pinY inflow_q 20L -pinDir has_data0 right -pinY has_data0 0R -pinDir has_data1 right -pinY has_data1 80R -pinDir inflow_done0 right -pinY inflow_done0 20R -pinDir inflow_done1 right -pinY inflow_done1 100R -pinDir ram_reader_idle0 right -pinY ram_reader_idle0 40R -pinDir ram_reader_idle1 right -pinY ram_reader_idle1 60R -pinDir ram_reader_start0 left -pinY ram_reader_start0 0L -pinDir ram_reader_start1 left -pinY ram_reader_start1 100L
preplace inst axis_mux -pg 1 -lvl 4 -x 1260 -y 260 -defaultsOSRD -pinDir axis0 left -pinY axis0 0L -pinDir axis1 left -pinY axis1 370L -pinDir axis_out right -pinY axis_out 390R -pinDir clk left -pinY clk 390L
preplace inst input_axis_switch -pg 1 -lvl 2 -x 500 -y 180 -defaultsOSRD -pinDir axis_in left -pinY axis_in 310L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 450R -pinDir clk left -pinY clk 450L -pinDir port_select right -pinY port_select 470R -pinDir packet_strb left -pinY packet_strb 470L
preplace inst output_axis_switch -pg 1 -lvl 5 -x 1510 -y 650 -swap {0 1 2 3 4 10 6 7 8 9 5 11 12 13 14 15 16 17} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out0 right -pinY axis_out0 20R -pinDir axis_out1 right -pinY axis_out1 0R -pinDir clk left -pinY clk 60L -pinDir port_select right -pinY port_select 40R -pinDir packet_strb right -pinY packet_strb 60R
preplace inst bad_packet_filter -pg 1 -lvl 1 -x 190 -y 490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 16 15 14} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 40L -pinDir bad_packet_strb left -pinY bad_packet_strb 20L
preplace netloc channel_0_ddr_init_calib_complete 1 0 3 NJ 930 NJ 930 700
preplace netloc channel_0_high_water_mark 1 0 3 NJ 100 NJ 100 720J
preplace netloc channel_0_overflow 1 0 3 NJ 120 NJ 120 640J
preplace netloc channel_0_ram_reader_idle 1 3 1 1120 280n
preplace netloc channel_1_ddr_init_calib_complete 1 0 3 NJ 910 NJ 910 NJ
preplace netloc channel_1_high_water_mark 1 0 3 NJ 870 NJ 870 NJ
preplace netloc channel_1_overflow 1 0 3 NJ 890 NJ 890 NJ
preplace netloc channel_1_ram_reader_idle 1 3 1 1120 490n
preplace netloc pcie_bridge_axi_aclk 1 0 5 20 630 360 750 680 370 1140 710 NJ
preplace netloc port_select_1 1 5 1 NJ 690
preplace netloc resetn_1 1 0 3 40 610 340 710 660
preplace netloc start_ram_reader_0 1 2 1 720 320n
preplace netloc start_ram_reader_1 1 2 1 720 530n
preplace netloc stream_to_ram_0_done 1 3 1 1100 300n
preplace netloc stream_to_ram_0_has_data 1 3 1 1080 320n
preplace netloc stream_to_ram_1_done 1 3 1 1080 530n
preplace netloc stream_to_ram_1_has_data 1 3 1 1100 510n
preplace netloc switch_ctrl_0_inflow_q 1 2 1 640 240n
preplace netloc bad_packet_filter_bad_packet_strb 1 0 1 N 510
preplace netloc input_axis_switch_packet_strb 1 0 2 N 650 N
preplace netloc Conn1 1 5 1 N 670
preplace netloc axis_in_1 1 0 1 N 490
preplace netloc axis_mux_axis_out1 1 4 1 NJ 650
preplace netloc axis_switch_axis_out0 1 2 1 N 180
preplace netloc axis_switch_axis_out1 1 2 1 N 630
preplace netloc bad_packet_filter_AXIS_OUT 1 1 1 N 490
preplace netloc channel_0_AXIS_OUT 1 3 1 N 260
preplace netloc channel_0_ddr4 1 0 3 NJ 60 NJ 60 N
preplace netloc channel_1_AXIS_OUT 1 3 1 N 630
preplace netloc channel_1_ddr4 1 0 3 NJ 770 NJ 770 N
preplace netloc ddr4_clk_0_1 1 0 3 NJ 80 NJ 80 N
preplace netloc ddr4_clk_1 1 0 3 NJ 730 NJ 730 N
preplace netloc output_axis_switch_axis_out1 1 5 1 N 650
levelinfo -pg 1 0 190 500 900 1260 1510 1660
pagesize -pg 1 -db -bbox -sgen -210 0 1830 960
",
   "No Loops_ScaleFactor":"0.739259",
   "No Loops_TopLeft":"-204,-3",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst axis_switch -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 150 -y 210 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 20 70n
preplace netloc data_gen_axis 1 0 1 NJ 50
levelinfo -pg 1 0 150 290
pagesize -pg 1 -db -bbox -sgen -100 0 290 280
"
}
0
