Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Cloud/Documents/P2/controladorserie/tb_shiftregister_isim_beh.exe -prj C:/Users/Cloud/Documents/P2/controladorserie/tb_shiftregister_beh.prj work.tb_shiftregister 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Cloud/Documents/P2/controladorserie/ShiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/Cloud/Documents/P2/controladorserie/tb_shiftregister.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ShiftRegister [shiftregister_default]
Compiling architecture behavior of entity tb_shiftregister
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Cloud/Documents/P2/controladorserie/tb_shiftregister_isim_beh.exe
Fuse Memory Usage: 29252 KB
Fuse CPU Usage: 1562 ms
