#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 23 15:25:48 2018
# Process ID: 9628
# Current directory: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1
# Command line: vivado.exe -log system_mipi_csi2_rx_subsystem_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mipi_csi2_rx_subsystem_0_1.tcl
# Log file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/system_mipi_csi2_rx_subsystem_0_1.vds
# Journal file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source system_mipi_csi2_rx_subsystem_0_1.tcl -notrace
Command: synth_design -top system_mipi_csi2_rx_subsystem_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 465.625 ; gain = 111.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_mipi_csi2_rx_subsystem_0_1' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/synth/system_mipi_csi2_rx_subsystem_0_1.vhd:103]
INFO: [Synth 8-3491] module 'bd_0ac3' declared at 'c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:11' bound to instance 'U0' of component 'bd_0ac3' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/synth/system_mipi_csi2_rx_subsystem_0_1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:62]
INFO: [Synth 8-3491] module 'bd_0ac3_phy_0' declared at 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_phy_0_stub.vhdl:5' bound to instance 'phy' of component 'bd_0ac3_phy_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:525]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3_phy_0' [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_phy_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'bd_0ac3_r_sync_0' declared at 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_r_sync_0_stub.vhdl:5' bound to instance 'r_sync' of component 'bd_0ac3_r_sync_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:604]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3_r_sync_0' [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_r_sync_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'bd_0ac3_rx_0' declared at 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_rx_0_stub.vhdl:5' bound to instance 'rx' of component 'bd_0ac3_rx_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:617]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3_rx_0' [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_rx_0_stub.vhdl:73]
INFO: [Synth 8-3491] module 'bd_0ac3_vfb_0_0' declared at 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_vfb_0_0_stub.vhdl:5' bound to instance 'vfb_0' of component 'bd_0ac3_vfb_0_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:682]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3_vfb_0_0' [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_vfb_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'bd_0ac3_xbar_0' declared at 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'bd_0ac3_xbar_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:707]
INFO: [Synth 8-638] synthesizing module 'bd_0ac3_xbar_0' [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/.Xil/Vivado-9628-DESKTOP-871TSOM/realtime/bd_0ac3_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'bd_0ac3' (1#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/synth/bd_0ac3.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'system_mipi_csi2_rx_subsystem_0_1' (2#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/synth/system_mipi_csi2_rx_subsystem_0_1.vhd:103]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 521.195 ; gain = 166.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 521.195 ; gain = 166.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 521.195 ; gain = 166.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_0/bd_0ac3_xbar_0/bd_0ac3_xbar_0_in_context.xdc] for cell 'U0/xbar'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_0/bd_0ac3_xbar_0/bd_0ac3_xbar_0_in_context.xdc] for cell 'U0/xbar'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_1/bd_0ac3_r_sync_0/bd_ca02_r_sync_0_in_context.xdc] for cell 'U0/r_sync'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_1/bd_0ac3_r_sync_0/bd_ca02_r_sync_0_in_context.xdc] for cell 'U0/r_sync'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_0ac3_rx_0/bd_0ac3_rx_0_in_context.xdc] for cell 'U0/rx'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_0ac3_rx_0/bd_0ac3_rx_0_in_context.xdc] for cell 'U0/rx'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc] for cell 'U0/phy'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc] for cell 'U0/phy'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_4/bd_0ac3_vfb_0_0/bd_0ac3_vfb_0_0_in_context.xdc] for cell 'U0/vfb_0'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_4/bd_0ac3_vfb_0_0/bd_0ac3_vfb_0_0_in_context.xdc] for cell 'U0/vfb_0'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/system_mipi_csi2_rx_subsystem_0_1_fixed_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/system_mipi_csi2_rx_subsystem_0_1_fixed_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 814.363 ; gain = 1.137
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 814.363 ; gain = 460.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 814.363 ; gain = 460.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/bd_0ac3_phy_0_in_context.xdc, line 14).
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/r_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/vfb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 814.363 ; gain = 460.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 814.363 ; gain = 460.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 814.363 ; gain = 460.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/phy/rxbyteclkhs' to pin 'U0/phy/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 849.574 ; gain = 495.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 849.648 ; gain = 495.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 850.008 ; gain = 495.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_0ac3_phy_0    |         1|
|2     |bd_0ac3_r_sync_0 |         1|
|3     |bd_0ac3_rx_0     |         1|
|4     |bd_0ac3_vfb_0_0  |         1|
|5     |bd_0ac3_xbar_0   |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |bd_0ac3_phy_0_bbox_0    |     1|
|2     |bd_0ac3_r_sync_0_bbox_1 |     1|
|3     |bd_0ac3_rx_0_bbox_2     |     1|
|4     |bd_0ac3_vfb_0_0_bbox_3  |     1|
|5     |bd_0ac3_xbar_0_bbox_4   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   576|
|2     |  U0     |bd_0ac3 |   576|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 850.945 ; gain = 203.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.945 ; gain = 496.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 877.090 ; gain = 525.250
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/system_mipi_csi2_rx_subsystem_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/system_mipi_csi2_rx_subsystem_0_1.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/system_mipi_csi2_rx_subsystem_0_1_synth_1/system_mipi_csi2_rx_subsystem_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_mipi_csi2_rx_subsystem_0_1_utilization_synth.rpt -pb system_mipi_csi2_rx_subsystem_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 877.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 15:26:19 2018...
