{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413748210572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413748210572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 21:50:10 2014 " "Processing started: Sun Oct 19 21:50:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413748210572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413748210572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413748210572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413748210784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/debounce/debounce_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dezctr/ioctrl/debounce/debounce_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behavioral " "Found design unit 1: debounce-behavioral" {  } { { "dezctr/ioctrl/debounce/debounce_struc.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/ioctrl/debounce/debounce_struc.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/debounce/debounce.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/ioctrl/debounce/debounce.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "dezctr/ioctrl/debounce/debounce.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/ioctrl/debounce/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/prescaler/prescaler_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dezctr/cntr/prescaler/prescaler_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behavioral " "Found design unit 1: prescaler-behavioral" {  } { { "dezctr/cntr/prescaler/prescaler_struc.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/cntr/prescaler/prescaler_struc.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/prescaler/prescaler.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/cntr/prescaler/prescaler.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "dezctr/cntr/prescaler/prescaler.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/cntr/prescaler/prescaler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/ioctrl_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dezctr/ioctrl/ioctrl_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioctrl-Behavioral " "Found design unit 1: ioctrl-Behavioral" {  } { { "dezctr/ioctrl/ioctrl_struc.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/ioctrl/ioctrl_struc.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/ioctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/ioctrl/ioctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ioctrl " "Found entity 1: ioctrl" {  } { { "dezctr/ioctrl/ioctrl.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/ioctrl/ioctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/cntr_struc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dezctr/cntr/cntr_struc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/cntr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/cntr/cntr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cntr " "Found entity 1: cntr" {  } { { "dezctr/cntr/cntr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/cntr/cntr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/dezctr_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dezctr/dezctr_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dezctr-behavioral " "Found design unit 1: dezctr-behavioral" {  } { { "dezctr/dezctr_struc.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr_struc.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/dezctr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/dezctr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dezctr " "Found entity 1: dezctr" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413748211185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413748211185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dezctr " "Elaborating entity \"dezctr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413748211210 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "dezctr " "Entity \"dezctr\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1413748211211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413748211707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211707 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50 " "No output dependent on input pin \"clk50\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|clk50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[0\] " "No output dependent on input pin \"sw_i\[0\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[1\] " "No output dependent on input pin \"sw_i\[1\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[2\] " "No output dependent on input pin \"sw_i\[2\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[3\] " "No output dependent on input pin \"sw_i\[3\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[4\] " "No output dependent on input pin \"sw_i\[4\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[5\] " "No output dependent on input pin \"sw_i\[5\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[6\] " "No output dependent on input pin \"sw_i\[6\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[7\] " "No output dependent on input pin \"sw_i\[7\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[8\] " "No output dependent on input pin \"sw_i\[8\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_i\[9\] " "No output dependent on input pin \"sw_i\[9\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|sw_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_i\[0\] " "No output dependent on input pin \"pb_i\[0\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|pb_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_i\[1\] " "No output dependent on input pin \"pb_i\[1\]\"" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413748211733 "|dezctr|pb_i[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413748211733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413748211734 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413748211734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413748211734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413748211756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 19 21:50:11 2014 " "Processing ended: Sun Oct 19 21:50:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413748211756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413748211756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413748211756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413748211756 ""}
