\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+tim\+\_\+ex.h File Reference}
\label{stm32g0xx__hal__tim__ex_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_tim\_ex.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_tim\_ex.h}}


Header file of TIM HAL Extended module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Hall sensor Configuration Structure definition. \end{DoxyCompactList}\item 
struct \textbf{ TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Break/\+Break2 input configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+GPIO}~0x00000000U                                 /$\ast$ !$<$ TIM1\+\_\+\+ETR is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD1}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})     /$\ast$ !$<$ TIM1\+\_\+\+ETR is connected to \textbf{ ADC1} AWD1 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD2}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}                           /$\ast$ !$<$ TIM1\+\_\+\+ETR is connected to \textbf{ ADC1} AWD2 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+AWD3}~(\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2} $\vert$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0})     /$\ast$ !$<$ TIM1\+\_\+\+ETR is connected to \textbf{ ADC1} AWD3 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUT\+\_\+\+BRK}~0x00000001U
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUT\+\_\+\+BRK2}~0x00000002U
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+BKIN}~0x00000001U                               /$\ast$ !$<$ An external source (GPIO) is connected to the BKIN pin  $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+DISABLE}~0x00000000U
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+ENABLE}~0x00000001U
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+POLARITY\+\_\+\+LOW}~0x00000001U
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+POLARITY\+\_\+\+HIGH}~0x00000000U
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM1\+\_\+\+TI1 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+TI2\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM1\+\_\+\+TI2 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM1\+\_\+\+TI3\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM1\+\_\+\+TI3 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+TI2\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM3\+\_\+\+TI2 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM3\+\_\+\+TI3\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM3\+\_\+\+TI3 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM14\+\_\+\+TI1\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM14\+\_\+\+TI1 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM14\+\_\+\+TI1\+\_\+\+RTC}~0x00000001U                       /$\ast$ !$<$ TIM14\+\_\+\+TI1 is connected to \textbf{ RTC} clock $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM14\+\_\+\+TI1\+\_\+\+HSE\+\_\+32}~0x00000002U                       /$\ast$ !$<$ TIM14\+\_\+\+TI1 is connected to HSE div 32 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM14\+\_\+\+TI1\+\_\+\+MCO}~0x00000003U                       /$\ast$ !$<$ TIM14\+\_\+\+TI1 is connected to MCO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM16\+\_\+\+TI1 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSI}~0x00000001U                       /$\ast$ !$<$ TIM16\+\_\+\+TI1 is connected to LSI $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSE}~0x00000002U                       /$\ast$ !$<$ TIM16\+\_\+\+TI1 is connected to LSE $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RTC\+\_\+\+WAKEUP}~0x00000003U                       /$\ast$ !$<$ TIM16\+\_\+\+TI1 is connected to TRC wakeup interrupt $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+GPIO}~0x00000000U                       /$\ast$ !$<$ TIM17\+\_\+\+TI1 is connected to GPIO $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+HSE\+\_\+32}~0x00000002U                       /$\ast$ !$<$ TIM17\+\_\+\+TI1 is connected to HSE div 32 $\ast$/
\item 
\#define \textbf{ TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+MCO}~0x00000003U                       /$\ast$ !$<$ TIM17\+\_\+\+TI1 is connected to MCO $\ast$/
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP}(\+\_\+\+\_\+\+REMAP\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+REMAP\+\_\+\+\_\+) \& 0x\+FFFC3\+FFFU) == 0x00000000U))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKINPUT}(\+\_\+\+\_\+\+BREAKINPUT\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKINPUTSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) == \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+BKIN})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+STATE}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+POLARITY}(\+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TISEL}(\+\_\+\+\_\+\+TISEL\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+TISEL\+\_\+\+\_\+) \& 0x\+F0\+F0\+F0\+F0U) == 0x00000000U))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} $\ast$s\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, const uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+OCN\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, const uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+PWMN\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+One\+Pulse\+N\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+One\+Pulse\+N\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+One\+Pulse\+N\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+One\+Pulse\+N\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Config\+Commut\+Event} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Config\+Commut\+Event\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Config\+Commut\+Event\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Master\+Config\+Synchronization} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Master\+Config\+Type\+Def} $\ast$s\+Master\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Config\+Break\+Dead\+Time} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, const \textbf{ TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def} $\ast$s\+Break\+Dead\+Time\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Config\+Break\+Input} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Break\+Input, const \textbf{ TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def} $\ast$s\+Break\+Input\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Group\+Channel5} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channels)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Remap\+Config} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Remap)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+TISelection} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t TISelection, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Disarm\+Break\+Input} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Break\+Input)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Re\+Arm\+Break\+Input} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Break\+Input)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Commut\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Commut\+Half\+Cplt\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Break\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Break2\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Hall\+Sensor\+\_\+\+Get\+State} (const \textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+Get\+Channel\+NState} (const \textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t ChannelN)
\item 
void \textbf{ TIMEx\+\_\+\+DMACommutation\+Cplt} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void \textbf{ TIMEx\+\_\+\+DMACommutation\+Half\+Cplt} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of TIM HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 