--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ee201l_detour_top.twx ee201l_detour_top.ncd -o
ee201l_detour_top.twr ee201l_detour_top.pcf -ucf ee201l_detour_top.ucf

Design file:              ee201l_detour_top.ncd
Physical constraint file: ee201l_detour_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 351 paths analyzed, 97 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.514ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_185/Q_0 (SLICE_X26Y21.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_13 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.257 - 0.267)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_13 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.447   XLXI_2/Q<15>
                                                       XLXI_2/Q_13
    SLICE_X23Y29.A1      net (fanout=2)        0.769   XLXI_2/Q<13>
    SLICE_X23Y29.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y27.A4      net (fanout=1)        0.643   XLXI_2/Mmux_TC1
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.331   n0001<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.296ns logic, 2.173ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_7 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_7 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.447   n0002<7>
                                                       XLXI_2/Q_7
    SLICE_X23Y27.A6      net (fanout=12)       0.733   n0002<7>
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y27.A1      net (fanout=1)        0.621   XLXI_2/Mmux_TC11
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.331   n0001<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.296ns logic, 2.115ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_12 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.257 - 0.267)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_12 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.447   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    SLICE_X23Y29.A2      net (fanout=2)        0.605   XLXI_2/Q<12>
    SLICE_X23Y29.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y27.A4      net (fanout=1)        0.643   XLXI_2/Mmux_TC1
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.331   n0001<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.296ns logic, 2.009ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_185/Q_1 (SLICE_X26Y21.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_13 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.257 - 0.267)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_13 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.447   XLXI_2/Q<15>
                                                       XLXI_2/Q_13
    SLICE_X23Y29.A1      net (fanout=2)        0.769   XLXI_2/Q<13>
    SLICE_X23Y29.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y27.A4      net (fanout=1)        0.643   XLXI_2/Mmux_TC1
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.276   n0001<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.241ns logic, 2.173ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_7 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_7 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.447   n0002<7>
                                                       XLXI_2/Q_7
    SLICE_X23Y27.A6      net (fanout=12)       0.733   n0002<7>
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y27.A1      net (fanout=1)        0.621   XLXI_2/Mmux_TC11
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.276   n0001<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.241ns logic, 2.115ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_12 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.257 - 0.267)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_12 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.447   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    SLICE_X23Y29.A2      net (fanout=2)        0.605   XLXI_2/Q<12>
    SLICE_X23Y29.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y27.A4      net (fanout=1)        0.643   XLXI_2/Mmux_TC1
    SLICE_X21Y27.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X26Y21.CE      net (fanout=1)        0.761   XLXN_522
    SLICE_X26Y21.CLK     Tceck                 0.276   n0001<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.241ns logic, 2.009ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Q_12 (SLICE_X22Y29.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_2 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.253 - 0.258)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_2 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_2
    SLICE_X21Y27.C3      net (fanout=2)        0.457   XLXI_1/Q<2>
    SLICE_X21Y27.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y27.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y27.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X22Y29.CE      net (fanout=5)        0.647   XLXN_1
    SLICE_X22Y29.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (1.257ns logic, 1.431ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_0 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.253 - 0.258)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_0 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_0
    SLICE_X21Y27.C2      net (fanout=2)        0.434   XLXI_1/Q<0>
    SLICE_X21Y27.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y27.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y27.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X22Y29.CE      net (fanout=5)        0.647   XLXN_1
    SLICE_X22Y29.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.257ns logic, 1.408ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_1 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.253 - 0.258)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_1 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_1
    SLICE_X21Y27.C4      net (fanout=2)        0.302   XLXI_1/Q<1>
    SLICE_X21Y27.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y27.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y27.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X22Y29.CE      net (fanout=5)        0.647   XLXN_1
    SLICE_X22Y29.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.257ns logic, 1.276ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q_7 (SLICE_X20Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_7 (FF)
  Destination:          XLXI_1/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_7 to XLXI_1/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_7
    SLICE_X20Y28.D6      net (fanout=2)        0.022   XLXI_1/Q<7>
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.237   XLXI_1/Q<7>
                                                       XLXI_1/Q<7>_rt
                                                       XLXI_1/Mcount_Q_xor<7>
                                                       XLXI_1/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q_5 (SLICE_X20Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_5 (FF)
  Destination:          XLXI_1/Q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_5 to XLXI_1/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_5
    SLICE_X20Y28.B5      net (fanout=2)        0.075   XLXI_1/Q<5>
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.234   XLXI_1/Q<7>
                                                       XLXI_1/Q<5>_rt
                                                       XLXI_1/Mcount_Q_xor<7>
                                                       XLXI_1/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Q_1 (SLICE_X20Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_1 (FF)
  Destination:          XLXI_1/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_1 to XLXI_1/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.200   XLXI_1/Q<3>
                                                       XLXI_1/Q_1
    SLICE_X20Y27.B5      net (fanout=2)        0.076   XLXI_1/Q<1>
    SLICE_X20Y27.CLK     Tah         (-Th)    -0.234   XLXI_1/Q<3>
                                                       XLXI_1/Q<1>_rt
                                                       XLXI_1/Mcount_Q_cy<3>
                                                       XLXI_1/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_5/BUFG/I0
  Logical resource: XLXI_5/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_5/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/Q<3>/CLK
  Logical resource: XLXI_1/Q_0/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: XLXI_1/Q<3>/SR
  Logical resource: XLXI_1/Q_0/SR
  Location pin: SLICE_X20Y27.SR
  Clock network: BtnC_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    3.514|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   3.514ns{1}   (Maximum frequency: 284.576MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 24 21:08:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 203 MB



