// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32nkbM.h"
#include "cnn_fmul_32ns_32nlbW.h"
#include "cnn_fcmp_32ns_32nmb6.h"
#include "cnn_mac_muladd_6nncg.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<32> > input_0_q0;
    sc_out< sc_lv<9> > input_0_address1;
    sc_out< sc_logic > input_0_ce1;
    sc_in< sc_lv<32> > input_0_q1;
    sc_out< sc_lv<9> > input_1_address0;
    sc_out< sc_logic > input_1_ce0;
    sc_in< sc_lv<32> > input_1_q0;
    sc_out< sc_lv<9> > input_1_address1;
    sc_out< sc_logic > input_1_ce1;
    sc_in< sc_lv<32> > input_1_q1;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_0_1_U;
    conv_1_conv_1_weidEe* conv_1_weights_0_2_U;
    conv_1_conv_1_weieOg* conv_1_weights_1_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_1_1_U;
    conv_1_conv_1_weig8j* conv_1_weights_1_2_U;
    conv_1_conv_1_weihbi* conv_1_weights_2_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_2_1_U;
    conv_1_conv_1_weijbC* conv_1_weights_2_2_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U1;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U2;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U3;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U4;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U5;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U6;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U7;
    cnn_fcmp_32ns_32nmb6<1,2,32,32,1>* cnn_fcmp_32ns_32nmb6_U8;
    cnn_mac_muladd_6nncg<1,1,6,5,5,10>* cnn_mac_muladd_6nncg_U9;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > conv_1_weights_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_0_1_address0;
    sc_signal< sc_logic > conv_1_weights_0_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_0_2_address0;
    sc_signal< sc_logic > conv_1_weights_0_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_1_address0;
    sc_signal< sc_logic > conv_1_weights_1_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_2_address0;
    sc_signal< sc_logic > conv_1_weights_1_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_1_address0;
    sc_signal< sc_logic > conv_1_weights_2_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_2_address0;
    sc_signal< sc_logic > conv_1_weights_2_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_q0;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<12> > indvar_flatten39_reg_417;
    sc_signal< sc_lv<5> > r_0_reg_428;
    sc_signal< sc_lv<8> > indvar_flatten_reg_439;
    sc_signal< sc_lv<5> > c_0_reg_450;
    sc_signal< sc_lv<3> > f_0_reg_461;
    sc_signal< sc_lv<32> > grp_fu_511_p3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state25_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter8;
    sc_signal< bool > ap_block_state31_pp0_stage2_iter9;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter10;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter11;
    sc_signal< bool > ap_block_state40_pp0_stage2_iter12;
    sc_signal< bool > ap_block_state43_pp0_stage2_iter13;
    sc_signal< bool > ap_block_state46_pp0_stage2_iter14;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state30_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter10;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter11;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter12;
    sc_signal< bool > ap_block_state42_pp0_stage1_iter13;
    sc_signal< bool > ap_block_state45_pp0_stage1_iter14;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_520_p3;
    sc_signal< sc_lv<32> > reg_543;
    sc_signal< sc_lv<32> > grp_fu_529_p3;
    sc_signal< sc_lv<1> > icmp_ln8_fu_592_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1102_pp0_iter14_reg;
    sc_signal< sc_lv<12> > add_ln8_fu_598_p2;
    sc_signal< sc_lv<12> > add_ln8_reg_1106;
    sc_signal< sc_lv<1> > icmp_ln11_fu_604_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1111;
    sc_signal< sc_lv<5> > select_ln30_1_fu_618_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1116;
    sc_signal< sc_lv<1> > trunc_ln30_fu_626_p1;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1122;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1122_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln30_2_fu_630_p3;
    sc_signal< sc_lv<4> > select_ln30_2_reg_1130;
    sc_signal< sc_lv<4> > select_ln30_3_fu_654_p3;
    sc_signal< sc_lv<4> > select_ln30_3_reg_1136;
    sc_signal< sc_lv<4> > zext_ln23_5_mid2_v_reg_1142;
    sc_signal< sc_lv<3> > select_ln30_7_fu_732_p3;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter5_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter6_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter7_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter8_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter9_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter10_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter11_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter12_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter13_reg;
    sc_signal< sc_lv<3> > select_ln30_7_reg_1148_pp0_iter14_reg;
    sc_signal< sc_lv<5> > select_ln30_8_fu_740_p3;
    sc_signal< sc_lv<5> > select_ln30_8_reg_1154;
    sc_signal< sc_lv<5> > select_ln30_9_fu_754_p3;
    sc_signal< sc_lv<5> > select_ln30_9_reg_1160;
    sc_signal< sc_lv<5> > select_ln30_10_fu_768_p3;
    sc_signal< sc_lv<5> > select_ln30_10_reg_1165;
    sc_signal< sc_lv<64> > zext_ln23_fu_776_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1170_pp0_iter12_reg;
    sc_signal< sc_lv<8> > add_ln11_fu_786_p2;
    sc_signal< sc_lv<8> > add_ln11_reg_1208;
    sc_signal< sc_lv<10> > sub_ln23_fu_814_p2;
    sc_signal< sc_lv<10> > sub_ln23_reg_1213;
    sc_signal< sc_lv<10> > sub_ln23_1_fu_842_p2;
    sc_signal< sc_lv<10> > sub_ln23_1_reg_1218;
    sc_signal< sc_lv<10> > zext_ln30_1_fu_848_p1;
    sc_signal< sc_lv<10> > zext_ln30_1_reg_1223;
    sc_signal< sc_lv<10> > zext_ln30_3_fu_875_p1;
    sc_signal< sc_lv<10> > zext_ln30_3_reg_1249;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_l_reg_1274;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_l_reg_1279;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_l_reg_1284;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_l_reg_1289;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_l_reg_1294;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_l_reg_1299;
    sc_signal< sc_lv<10> > add_ln23_10_fu_941_p2;
    sc_signal< sc_lv<10> > add_ln23_10_reg_1314;
    sc_signal< sc_lv<10> > add_ln23_14_fu_971_p2;
    sc_signal< sc_lv<10> > add_ln23_14_reg_1329;
    sc_signal< sc_lv<32> > select_ln23_4_fu_977_p3;
    sc_signal< sc_lv<32> > select_ln23_4_reg_1344;
    sc_signal< sc_lv<3> > f_fu_984_p2;
    sc_signal< sc_lv<3> > f_reg_1349;
    sc_signal< sc_lv<8> > select_ln11_fu_989_p3;
    sc_signal< sc_lv<8> > select_ln11_reg_1354;
    sc_signal< sc_lv<10> > grp_fu_1095_p3;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter3_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter4_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter5_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter6_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter7_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter8_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter9_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter10_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter11_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter12_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter13_reg;
    sc_signal< sc_lv<10> > add_ln30_1_reg_1359_pp0_iter14_reg;
    sc_signal< sc_lv<32> > grp_fu_490_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_1385;
    sc_signal< sc_lv<32> > grp_fu_494_p2;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1390;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1390_pp0_iter2_reg;
    sc_signal< sc_lv<32> > grp_fu_498_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1395;
    sc_signal< sc_lv<32> > tmp_1_reg_1395_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_reg_1395_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_reg_1395_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_reg_1395_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1415;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1415_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1415_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1420_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1425_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1450_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1455_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1460_pp0_iter11_reg;
    sc_signal< sc_lv<32> > grp_fu_472_p2;
    sc_signal< sc_lv<32> > w_sum_4_reg_1465;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_1470;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_1475;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > grp_fu_477_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_1480;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_1485;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_1490;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > grp_fu_481_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_1495;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<32> > w_sum_4_2_1_reg_1500;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<32> > w_sum_4_2_2_reg_1505;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<32> > grp_fu_485_p2;
    sc_signal< sc_lv<32> > w_sum_reg_1520;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten39_phi_fu_421_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_432_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_443_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_454_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_465_p4;
    sc_signal< sc_lv<64> > zext_ln23_7_fu_857_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_869_p1;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_884_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_896_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_935_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_954_p1;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_965_p1;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_998_p1;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_1003_p1;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_1041_p1;
    sc_signal< sc_lv<32> > grp_fu_472_p0;
    sc_signal< sc_lv<32> > grp_fu_472_p1;
    sc_signal< sc_lv<32> > grp_fu_477_p0;
    sc_signal< sc_lv<32> > grp_fu_477_p1;
    sc_signal< sc_lv<32> > grp_fu_481_p0;
    sc_signal< sc_lv<32> > grp_fu_481_p1;
    sc_signal< sc_lv<32> > grp_fu_490_p0;
    sc_signal< sc_lv<32> > grp_fu_490_p1;
    sc_signal< sc_lv<32> > grp_fu_494_p0;
    sc_signal< sc_lv<32> > grp_fu_494_p1;
    sc_signal< sc_lv<32> > grp_fu_498_p0;
    sc_signal< sc_lv<32> > grp_fu_498_p1;
    sc_signal< sc_lv<1> > grp_fu_511_p0;
    sc_signal< sc_lv<1> > grp_fu_520_p0;
    sc_signal< sc_lv<5> > r_fu_564_p2;
    sc_signal< sc_lv<4> > lshr_ln23_1_fu_570_p4;
    sc_signal< sc_lv<4> > lshr_ln_fu_554_p4;
    sc_signal< sc_lv<5> > add_ln23_fu_638_p2;
    sc_signal< sc_lv<4> > lshr_ln23_1_mid1_fu_644_p4;
    sc_signal< sc_lv<5> > select_ln30_4_fu_662_p3;
    sc_signal< sc_lv<5> > add_ln30_fu_670_p2;
    sc_signal< sc_lv<5> > c_fu_580_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_708_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_702_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_610_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_714_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_726_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_720_p2;
    sc_signal< sc_lv<5> > add_ln23_7_fu_748_p2;
    sc_signal< sc_lv<5> > select_ln30_5_fu_686_p3;
    sc_signal< sc_lv<5> > add_ln23_11_fu_762_p2;
    sc_signal< sc_lv<5> > select_ln30_6_fu_694_p3;
    sc_signal< sc_lv<9> > tmp_11_fu_792_p3;
    sc_signal< sc_lv<6> > tmp_12_fu_803_p3;
    sc_signal< sc_lv<10> > zext_ln23_1_fu_799_p1;
    sc_signal< sc_lv<10> > zext_ln23_2_fu_810_p1;
    sc_signal< sc_lv<9> > tmp_13_fu_820_p3;
    sc_signal< sc_lv<6> > tmp_14_fu_831_p3;
    sc_signal< sc_lv<10> > zext_ln23_3_fu_827_p1;
    sc_signal< sc_lv<10> > zext_ln23_4_fu_838_p1;
    sc_signal< sc_lv<10> > add_ln23_4_fu_851_p2;
    sc_signal< sc_lv<10> > add_ln23_5_fu_863_p2;
    sc_signal< sc_lv<10> > add_ln23_8_fu_878_p2;
    sc_signal< sc_lv<10> > add_ln23_9_fu_890_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_902_p3;
    sc_signal< sc_lv<6> > tmp_10_fu_913_p3;
    sc_signal< sc_lv<10> > zext_ln23_5_fu_909_p1;
    sc_signal< sc_lv<10> > zext_ln23_6_fu_920_p1;
    sc_signal< sc_lv<10> > sub_ln23_2_fu_924_p2;
    sc_signal< sc_lv<10> > add_ln23_6_fu_930_p2;
    sc_signal< sc_lv<10> > zext_ln30_4_fu_946_p1;
    sc_signal< sc_lv<10> > add_ln23_12_fu_949_p2;
    sc_signal< sc_lv<10> > add_ln23_13_fu_960_p2;
    sc_signal< sc_lv<11> > tmp_15_fu_1015_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1008_p3;
    sc_signal< sc_lv<13> > zext_ln30_2_fu_1022_p1;
    sc_signal< sc_lv<13> > sub_ln30_fu_1026_p2;
    sc_signal< sc_lv<13> > zext_ln30_5_fu_1032_p1;
    sc_signal< sc_lv<13> > add_ln30_2_fu_1035_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_1046_p1;
    sc_signal< sc_lv<8> > tmp_fu_1049_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_1059_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_1069_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_1063_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_1075_p2;
    sc_signal< sc_lv<1> > grp_fu_505_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_1081_p2;
    sc_signal< sc_lv<6> > grp_fu_1095_p0;
    sc_signal< sc_lv<5> > grp_fu_1095_p1;
    sc_signal< sc_lv<5> > grp_fu_1095_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_1095_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_state47;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<12> ap_const_lv12_FD8;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_9C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_786_p2();
    void thread_add_ln23_10_fu_941_p2();
    void thread_add_ln23_11_fu_762_p2();
    void thread_add_ln23_12_fu_949_p2();
    void thread_add_ln23_13_fu_960_p2();
    void thread_add_ln23_14_fu_971_p2();
    void thread_add_ln23_1_fu_586_p2();
    void thread_add_ln23_3_fu_720_p2();
    void thread_add_ln23_4_fu_851_p2();
    void thread_add_ln23_5_fu_863_p2();
    void thread_add_ln23_6_fu_930_p2();
    void thread_add_ln23_7_fu_748_p2();
    void thread_add_ln23_8_fu_878_p2();
    void thread_add_ln23_9_fu_890_p2();
    void thread_add_ln23_fu_638_p2();
    void thread_add_ln30_2_fu_1035_p2();
    void thread_add_ln30_fu_670_p2();
    void thread_add_ln8_fu_598_p2();
    void thread_and_ln29_fu_1081_p2();
    void thread_and_ln30_fu_714_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state47();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state10_pp0_stage2_iter2();
    void thread_ap_block_state11_pp0_stage0_iter3();
    void thread_ap_block_state12_pp0_stage1_iter3();
    void thread_ap_block_state13_pp0_stage2_iter3();
    void thread_ap_block_state14_pp0_stage0_iter4();
    void thread_ap_block_state15_pp0_stage1_iter4();
    void thread_ap_block_state16_pp0_stage2_iter4();
    void thread_ap_block_state17_pp0_stage0_iter5();
    void thread_ap_block_state18_pp0_stage1_iter5();
    void thread_ap_block_state19_pp0_stage2_iter5();
    void thread_ap_block_state20_pp0_stage0_iter6();
    void thread_ap_block_state21_pp0_stage1_iter6();
    void thread_ap_block_state22_pp0_stage2_iter6();
    void thread_ap_block_state23_pp0_stage0_iter7();
    void thread_ap_block_state24_pp0_stage1_iter7();
    void thread_ap_block_state25_pp0_stage2_iter7();
    void thread_ap_block_state26_pp0_stage0_iter8();
    void thread_ap_block_state27_pp0_stage1_iter8();
    void thread_ap_block_state28_pp0_stage2_iter8();
    void thread_ap_block_state29_pp0_stage0_iter9();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage1_iter9();
    void thread_ap_block_state31_pp0_stage2_iter9();
    void thread_ap_block_state32_pp0_stage0_iter10();
    void thread_ap_block_state33_pp0_stage1_iter10();
    void thread_ap_block_state34_pp0_stage2_iter10();
    void thread_ap_block_state35_pp0_stage0_iter11();
    void thread_ap_block_state36_pp0_stage1_iter11();
    void thread_ap_block_state37_pp0_stage2_iter11();
    void thread_ap_block_state38_pp0_stage0_iter12();
    void thread_ap_block_state39_pp0_stage1_iter12();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage2_iter12();
    void thread_ap_block_state41_pp0_stage0_iter13();
    void thread_ap_block_state42_pp0_stage1_iter13();
    void thread_ap_block_state43_pp0_stage2_iter13();
    void thread_ap_block_state44_pp0_stage0_iter14();
    void thread_ap_block_state45_pp0_stage1_iter14();
    void thread_ap_block_state46_pp0_stage2_iter14();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_454_p4();
    void thread_ap_phi_mux_f_0_phi_fu_465_p4();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_421_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_443_p4();
    void thread_ap_phi_mux_r_0_phi_fu_432_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_fu_1046_p1();
    void thread_c_fu_580_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_address0();
    void thread_conv_1_weights_0_0_ce0();
    void thread_conv_1_weights_0_1_address0();
    void thread_conv_1_weights_0_1_ce0();
    void thread_conv_1_weights_0_2_address0();
    void thread_conv_1_weights_0_2_ce0();
    void thread_conv_1_weights_1_0_address0();
    void thread_conv_1_weights_1_0_ce0();
    void thread_conv_1_weights_1_1_address0();
    void thread_conv_1_weights_1_1_ce0();
    void thread_conv_1_weights_1_2_address0();
    void thread_conv_1_weights_1_2_ce0();
    void thread_conv_1_weights_2_0_address0();
    void thread_conv_1_weights_2_0_ce0();
    void thread_conv_1_weights_2_1_address0();
    void thread_conv_1_weights_2_1_ce0();
    void thread_conv_1_weights_2_2_address0();
    void thread_conv_1_weights_2_2_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_984_p2();
    void thread_grp_fu_1095_p0();
    void thread_grp_fu_1095_p1();
    void thread_grp_fu_1095_p10();
    void thread_grp_fu_1095_p2();
    void thread_grp_fu_472_p0();
    void thread_grp_fu_472_p1();
    void thread_grp_fu_477_p0();
    void thread_grp_fu_477_p1();
    void thread_grp_fu_481_p0();
    void thread_grp_fu_481_p1();
    void thread_grp_fu_490_p0();
    void thread_grp_fu_490_p1();
    void thread_grp_fu_494_p0();
    void thread_grp_fu_494_p1();
    void thread_grp_fu_498_p0();
    void thread_grp_fu_498_p1();
    void thread_grp_fu_511_p0();
    void thread_grp_fu_511_p3();
    void thread_grp_fu_520_p0();
    void thread_grp_fu_520_p3();
    void thread_grp_fu_529_p3();
    void thread_icmp_ln11_fu_604_p2();
    void thread_icmp_ln14_fu_708_p2();
    void thread_icmp_ln29_7_fu_1069_p2();
    void thread_icmp_ln29_fu_1063_p2();
    void thread_icmp_ln8_fu_592_p2();
    void thread_input_0_address0();
    void thread_input_0_address1();
    void thread_input_0_ce0();
    void thread_input_0_ce1();
    void thread_input_1_address0();
    void thread_input_1_address1();
    void thread_input_1_ce0();
    void thread_input_1_ce1();
    void thread_lshr_ln23_1_fu_570_p4();
    void thread_lshr_ln23_1_mid1_fu_644_p4();
    void thread_lshr_ln_fu_554_p4();
    void thread_or_ln29_fu_1075_p2();
    void thread_or_ln30_fu_726_p2();
    void thread_p_shl_cast_fu_1008_p3();
    void thread_r_fu_564_p2();
    void thread_select_ln11_fu_989_p3();
    void thread_select_ln23_4_fu_977_p3();
    void thread_select_ln30_10_fu_768_p3();
    void thread_select_ln30_1_fu_618_p3();
    void thread_select_ln30_2_fu_630_p3();
    void thread_select_ln30_3_fu_654_p3();
    void thread_select_ln30_4_fu_662_p3();
    void thread_select_ln30_5_fu_686_p3();
    void thread_select_ln30_6_fu_694_p3();
    void thread_select_ln30_7_fu_732_p3();
    void thread_select_ln30_8_fu_740_p3();
    void thread_select_ln30_9_fu_754_p3();
    void thread_select_ln30_fu_610_p3();
    void thread_sext_ln23_1_fu_998_p1();
    void thread_sext_ln23_fu_935_p1();
    void thread_sub_ln23_1_fu_842_p2();
    void thread_sub_ln23_2_fu_924_p2();
    void thread_sub_ln23_fu_814_p2();
    void thread_sub_ln30_fu_1026_p2();
    void thread_tmp_10_fu_913_p3();
    void thread_tmp_11_fu_792_p3();
    void thread_tmp_12_fu_803_p3();
    void thread_tmp_13_fu_820_p3();
    void thread_tmp_14_fu_831_p3();
    void thread_tmp_15_fu_1015_p3();
    void thread_tmp_9_fu_902_p3();
    void thread_tmp_fu_1049_p4();
    void thread_trunc_ln29_fu_1059_p1();
    void thread_trunc_ln30_fu_626_p1();
    void thread_xor_ln30_fu_702_p2();
    void thread_zext_ln23_10_fu_896_p1();
    void thread_zext_ln23_11_fu_954_p1();
    void thread_zext_ln23_12_fu_965_p1();
    void thread_zext_ln23_13_fu_1003_p1();
    void thread_zext_ln23_1_fu_799_p1();
    void thread_zext_ln23_2_fu_810_p1();
    void thread_zext_ln23_3_fu_827_p1();
    void thread_zext_ln23_4_fu_838_p1();
    void thread_zext_ln23_5_fu_909_p1();
    void thread_zext_ln23_6_fu_920_p1();
    void thread_zext_ln23_7_fu_857_p1();
    void thread_zext_ln23_8_fu_869_p1();
    void thread_zext_ln23_9_fu_884_p1();
    void thread_zext_ln23_fu_776_p1();
    void thread_zext_ln30_1_fu_848_p1();
    void thread_zext_ln30_2_fu_1022_p1();
    void thread_zext_ln30_3_fu_875_p1();
    void thread_zext_ln30_4_fu_946_p1();
    void thread_zext_ln30_5_fu_1032_p1();
    void thread_zext_ln30_6_fu_1041_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
