{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616571686305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616571686306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 10:41:25 2021 " "Processing started: Wed Mar 24 10:41:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616571686306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1616571686306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off max10 -c max10_50 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off max10 -c max10_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1616571686306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1616571686980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1616571686981 ""}
{ "Info" "ISTA_SDC_FOUND" "max10_50.sdc " "Reading SDC File: 'max10_50.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1616571687918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 45 inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at max10_50.sdc(45): inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 45 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at max10_50.sdc(45): inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687932 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock max10_50.sdc 45 Argument <targets> is an empty collection " "Ignored create_generated_clock at max10_50.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLK100MHZ\} \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLK100MHZ\} \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571687933 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock max10_50.sdc 45 Argument -source is an empty collection " "Ignored create_generated_clock at max10_50.sdc(45): Argument -source is an empty collection" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 58 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at max10_50.sdc(58): inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 58 Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571687935 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 58 Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 59 Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571687935 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 59 Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 60 Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571687936 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 60 Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 61 Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571687937 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 61 Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616571687938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:display_inst\|hvsync:u_hvsync\|hsync " "Node: display:display_inst\|hvsync:u_hvsync\|hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] display:display_inst\|hvsync:u_hvsync\|hsync " "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] is being clocked by display:display_inst\|hvsync:u_hvsync\|hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616571687943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1616571687943 "|hdmi_leds|display:display_inst|hvsync:u_hvsync|hsync"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571687952 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571687952 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1616571687952 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Rise) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571687953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Fall) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571687953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1616571687953 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1616571687991 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1616571688000 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1616571688069 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1616571689679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1616571689917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1616571691016 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "13.524 millions of transitions / sec " "Average toggle rate for this design is 13.524 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1616571695046 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "90.57 mW " "Total thermal power estimate for the design is 90.57 mW" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Report_Window_01.qrpt" "" { Report "/opt/intelFPGA/20.1.1lite/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1616571695225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616571695847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 10:41:35 2021 " "Processing ended: Wed Mar 24 10:41:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616571695847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616571695847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616571695847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1616571695847 ""}
