#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: HELL-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\tach_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\timebase.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module mss
@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":727:7:727:9|Synthesizing module CCC

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v":5:7:5:23|Synthesizing module mss_sb_CCC_0_FCCC

@W: CG775 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|No assignment to wire IA_PRDATA

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO

	FAMILY=32'b00000000000000000000000000001111
	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0100000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z2

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":456:0:456:5|Pruning register xhdl1.GEN_BITS[1].APB_32.edge_both[1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Pruning register xhdl1.GEN_BITS[1].APB_32.edge_neg[1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Pruning register xhdl1.GEN_BITS[1].APB_32.edge_pos[1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":456:0:456:5|Pruning register xhdl1.GEN_BITS[0].APB_32.edge_both[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Pruning register xhdl1.GEN_BITS[0].APB_32.edge_neg[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Pruning register xhdl1.GEN_BITS[0].APB_32.edge_pos[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":310:12:310:17|Pruning register xhdl1.GEN_BITS[0].gpin3[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Pruning register xhdl1.GEN_BITS[0].gpin1_7[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Pruning register xhdl1.GEN_BITS[0].gpin2_7[0] 

@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":476:0:476:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":476:0:476:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":476:0:476:5|Pruning register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":476:0:476:5|Pruning register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":31:7:31:13|Synthesizing module COREI2C

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000001
	BAUD_RATE_VALUE=32'b00000000000000000000000000000011
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000100
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000001
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000001000010
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	I2C_NUM=32'b00000000000000000000000000000001
	serADR0_ID=5'b01100
	serADR0_RV=8'b00000000
	serADR1_ID=5'b11100
	serADR1_RV=8'b00000000
   Generated name = COREI2C_Z3

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":85:7:85:17|Synthesizing module COREI2CREAL

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000001
	BAUD_RATE_VALUE=32'b00000000000000000000000000000011
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000100
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000001
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000001000010
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	DELLONGINX=32'b00000000000000000000000000000100
	INFILTERDELAY=4'b0110
	MST_TX_SLV_RX=1'b0
	SLAVE_ONLY_EN=1'b0
	serCON_ID=5'b00000
	serCON_RV=8'b00000000
	serSTA_ID=5'b00100
	serSTA_RV=8'b11111000
	serDAT_ID=5'b01000
	serDAT_RV=8'b00000000
	serSMB_ID=5'b10000
	serSMB_RV=8'b01x1x000
	serADR0_ID=5'b01100
	serADR0_RV=8'b00000000
	serADR1_ID=5'b11100
	serADR1_RV=8'b00000000
	FSMSTA08=5'b00000
	FSMSTA10=5'b00001
	FSMSTAE0=5'b11101
	FSMSTA18=5'b00010
	FSMSTA20=5'b00011
	FSMSTA28=5'b00100
	FSMSTA30=5'b00101
	FSMSTA38=5'b00110
	FSMSTA40=5'b00111
	FSMSTA48=5'b01000
	FSMSTA50=5'b01001
	FSMSTA58=5'b01010
	FSMSTA60=5'b01011
	FSMSTA68=5'b01100
	FSMSTA70=5'b01101
	FSMSTA78=5'b01110
	FSMSTA80=5'b01111
	FSMSTA88=5'b10000
	FSMSTA90=5'b10001
	FSMSTA98=5'b10010
	FSMSTAA0=5'b10011
	FSMSTAA8=5'b10100
	FSMSTAB0=5'b10101
	FSMSTAB8=5'b10110
	FSMSTAC0=5'b10111
	FSMSTAC8=5'b11000
	FSMSTAF8=5'b11001
	FSMSTA00=5'b11010
	FSMSTAD0=5'b11011
	FSMSTAD8=5'b11100
	FSMDET0=3'b000
	FSMDET1=3'b001
	FSMDET2=3'b010
	FSMDET3=3'b011
	FSMDET4=3'b100
	FSMDET5=3'b101
	FSMDET6=3'b110
	FSMSYNC0=3'b000
	FSMSYNC1=3'b001
	FSMSYNC2=3'b010
	FSMSYNC3=3'b011
	FSMSYNC4=3'b100
	FSMSYNC5=3'b101
	FSMSYNC6=3'b110
	FSMSYNC7=3'b111
	FSMMOD0=3'b000
	FSMMOD1=3'b001
	FSMMOD2=3'b010
	FSMMOD3=3'b011
	FSMMOD4=3'b100
	FSMMOD5=3'b101
	FSMMOD6=3'b110
	DATAWIDTH=32'b00000000000000000000000000001000
	ADDRWIDTH=32'b00000000000000000000000000000111
   Generated name = COREI2CREAL_Z4

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":319:14:319:20|No assignment to sersmb7
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":320:14:320:20|No assignment to sersmb6
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":322:14:322:20|No assignment to sersmb4
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":324:14:324:20|No assignment to sersmb2
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":325:14:325:20|No assignment to sersmb1
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":326:14:326:20|No assignment to sersmb0
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":347:8:347:18|No assignment to SMBSUS_NI_d
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":347:20:347:31|No assignment to SMBSUS_NI_d2
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":348:8:348:20|No assignment to SMBALERT_NI_d
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":348:22:348:35|No assignment to SMBALERT_NI_d2
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":3294:2:3294:7|Pruning register term_cnt_3ms_reg[3:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":3268:2:3268:7|Pruning register term_cnt_25ms_reg[6:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":3237:2:3237:7|Pruning register term_cnt_35ms_reg[7:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1145:6:1145:11|Pruning register smbus_mst_reset_ff0 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1145:6:1145:11|Pruning register smbus_mst_reset_ff1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1145:6:1145:11|Pruning register smbus_mst_reset_ff2 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":2659:3:2659:8|Pruning register set_int 

@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":2659:3:2659:8|Optimizing register bit ens1_pre to a constant 1
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":2659:3:2659:8|Pruning register ens1_pre 

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":109:12:109:21|No assignment to seradr0apb
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":111:12:111:21|No assignment to seradr1apb
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":145:0:145:5|Pruning register BCLK_ff0 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":145:0:145:5|Pruning register BCLK_ff 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":120:0:120:5|Pruning register term_cnt_215us_reg[12:0] 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":26:7:26:13|Synthesizing module corepwm

	FAMILY=32'b00000000000000000000000000001111
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000001010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z5

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":26:7:26:12|Synthesizing module reg_if

	PWM_NUM=32'b00000000000000000000000000001010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z6

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":235:0:235:5|Pruning register prescale_reg[15:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":235:0:235:5|Pruning register pwm_enable_reg[16:1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[10].pwm_posedge_reg[160:145] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[10].pwm_negedge_reg[160:145] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[9].pwm_posedge_reg[144:129] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[9].pwm_negedge_reg[144:129] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[8].pwm_posedge_reg[128:113] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[8].pwm_negedge_reg[128:113] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[7].pwm_posedge_reg[112:97] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[7].pwm_negedge_reg[112:97] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[6].pwm_posedge_reg[96:81] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[6].pwm_negedge_reg[96:81] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[5].pwm_posedge_reg[80:65] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[5].pwm_negedge_reg[80:65] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[4].pwm_posedge_reg[64:49] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[4].pwm_negedge_reg[64:49] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[3].pwm_posedge_reg[48:33] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[3].pwm_negedge_reg[48:33] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[2].pwm_posedge_reg[32:17] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[2].pwm_negedge_reg[32:17] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[1].pwm_posedge_reg[16:1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":163:0:163:5|Pruning register gen_pos_neg_regs[1].pwm_negedge_reg[16:1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[10].psh_posedge_reg[160:145] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[9].psh_posedge_reg[144:129] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[8].psh_posedge_reg[128:113] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[7].psh_posedge_reg[112:97] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[6].psh_posedge_reg[96:81] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[5].psh_posedge_reg[80:65] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[4].psh_posedge_reg[64:49] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[3].psh_posedge_reg[48:33] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[2].psh_posedge_reg[32:17] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":115:0:115:5|Pruning register gen_pos_neg_shregs[1].psh_posedge_reg[16:1] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":88:0:88:5|Pruning register psh_prescale_reg[15:0] 

@W: CL271 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v":88:0:88:5|Pruning bits 16 to 11 of psh_enable_reg2[16:9] -- not in use ...

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\timebase.v":26:7:26:14|Synthesizing module timebase

	APB_DWIDTH=32'b00000000000000000000000000010000
   Generated name = timebase_16s

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":26:7:26:13|Synthesizing module pwm_gen

	PWM_NUM=32'b00000000000000000000000000001010
	APB_DWIDTH=32'b00000000000000000000000000010000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_10s_16s_0

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":43:31:43:33|No assignment to acc
@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":181:7:181:13|No assignment to wire TACHINT

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":193:11:193:21|No assignment to PRDATA_TACH
@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":194:19:194:39|No assignment to wire PWM_STRETCH_VALUE_int

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":195:20:195:28|No assignment to wire TACH_EDGE

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":196:5:196:16|No assignment to wire tachint_mask

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":197:10:197:21|No assignment to TACHPRESCALE
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":198:19:198:29|No assignment to PWM_STRETCH
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":199:19:199:29|No assignment to TACHIRQMASK
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":200:19:200:26|No assignment to TACHMODE
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":202:11:202:27|No assignment to tach_prescale_cnt
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":203:11:203:29|No assignment to tach_prescale_value
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":204:11:204:31|No assignment to prescale_decode_value
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":205:10:205:21|No assignment to tach_cnt_clk
@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":207:20:207:32|No assignment to wire update_status

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":1173:7:1173:7|No assignment to t
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":419:0:419:5|Pruning register gen_tachstatus[0].TACHSTATUS[0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":419:0:419:5|Pruning register gen_tachstatus[0].status_clear[0] 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z7

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning register count_ddr[13:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning register count_sdif3[12:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning register count_sdif2[12:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning register count_sdif1[12:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning register count_sdif0[12:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_rcosc 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_rcosc 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_rcosc 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_rcosc 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_rcosc 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning register count_sdif3_enable 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning register count_sdif2_enable 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning register count_sdif1_enable 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning register count_sdif0_enable 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register count_ddr_enable 

@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register release_ext_reset 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register EXT_RESET_OUT_int 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register sm2_state[2:0] 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_q1 

@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_clk_base 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v":38:7:38:38|Synthesizing module mss_sb_CoreUARTapb_2_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_Clock_gen_0s

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v":31:7:31:37|Synthesizing module mss_sb_CoreUARTapb_2_0_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = mss_sb_CoreUARTapb_2_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v":349:21:349:29|Removing redundant assignment
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":30:7:30:37|Synthesizing module mss_sb_CoreUARTapb_2_0_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = mss_sb_CoreUARTapb_2_0_Rx_async_1s_0s_1s_2s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":243:23:243:35|Removing redundant assignment
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":459:0:459:5|Sharing sequential element clear_framing_error_en.
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":459:0:459:5|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":459:0:459:5|Pruning register receive_full_int 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v":31:7:31:37|Synthesizing module mss_sb_CoreUARTapb_2_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v":374:22:374:33|Removing redundant assignment
@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":228:7:228:9|Synthesizing module INV

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":455:7:455:14|Synthesizing module RAM64x18

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":221:7:221:41|Synthesizing module mss_sb_CoreUARTapb_2_0_ram128x8_pa4

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":72:7:72:42|Synthesizing module mss_sb_CoreUARTapb_2_0_fifo_ctrl_128

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":210:22:210:29|Removing redundant assignment
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":33:7:33:39|Synthesizing module mss_sb_CoreUARTapb_2_0_fifo_256x8

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":47:6:47:11|No assignment to wire AEMPTY

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":47:14:47:18|No assignment to wire AFULL

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v":135:8:135:17|No assignment to data_ready
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v":335:0:335:5|Pruning register rx_dout_reg_empty_q 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:40|Synthesizing module mss_sb_CoreUARTapb_2_0_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":249:31:249:41|Removing redundant assignment
@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":270:31:270:41|Removing redundant assignment
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":157:20:157:30|No assignment to controlReg3
@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":168:7:168:9|Synthesizing module OR3

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v":38:7:38:38|Synthesizing module mss_sb_CoreUARTapb_2_1_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_Clock_gen_0s

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v":31:7:31:37|Synthesizing module mss_sb_CoreUARTapb_2_1_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = mss_sb_CoreUARTapb_2_1_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v":349:21:349:29|Removing redundant assignment
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":30:7:30:37|Synthesizing module mss_sb_CoreUARTapb_2_1_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = mss_sb_CoreUARTapb_2_1_Rx_async_1s_0s_1s_2s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":243:23:243:35|Removing redundant assignment
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":459:0:459:5|Sharing sequential element clear_framing_error_en.
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":459:0:459:5|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":459:0:459:5|Pruning register receive_full_int 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v":31:7:31:37|Synthesizing module mss_sb_CoreUARTapb_2_1_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v":374:22:374:33|Removing redundant assignment
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":221:7:221:41|Synthesizing module mss_sb_CoreUARTapb_2_1_ram128x8_pa4

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":72:7:72:42|Synthesizing module mss_sb_CoreUARTapb_2_1_fifo_ctrl_128

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":210:22:210:29|Removing redundant assignment
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":33:7:33:39|Synthesizing module mss_sb_CoreUARTapb_2_1_fifo_256x8

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":47:6:47:11|No assignment to wire AEMPTY

@W: CG360 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":47:14:47:18|No assignment to wire AFULL

@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v":135:8:135:17|No assignment to data_ready
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v":335:0:335:5|Pruning register rx_dout_reg_empty_q 

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":59:7:59:40|Synthesizing module mss_sb_CoreUARTapb_2_1_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s

@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":249:31:249:41|Removing redundant assignment
@N: CG179 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":270:31:270:41|Removing redundant assignment
@W: CG133 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":157:20:157:30|No assignment to controlReg3
@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":5:7:5:25|Synthesizing module mss_sb_FABOSC_0_OSC

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v":9:7:9:16|Synthesizing module mss_sb_MSS

@N: CG364 :"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v":718:7:718:14|Synthesizing module SYSRESET

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v":9:7:9:12|Synthesizing module mss_sb

@N: CG364 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v":9:7:9:9|Synthesizing module mss

@W: CL157 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused
@W: CL246 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":103:20:103:24|Input port bits 1 to 0 of PADDR[4:0] are unused

@A: CL153 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v":157:20:157:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":35:6:35:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v":287:0:287:5|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":255:0:255:5|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":255:0:255:5|Pruning register overflow_int 

@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":198:0:198:5|Optimizing register bit overflow to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":198:0:198:5|Pruning register overflow 

@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":255:0:255:5|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v":61:8:61:19|Input read_rx_byte is unused
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v":112:0:112:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v":41:6:41:17|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v":42:11:42:21|Input tx_hold_reg is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v":50:15:50:31|Input BAUD_VAL_FRACTION is unused
@W: CL246 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":103:20:103:24|Input port bits 1 to 0 of PADDR[4:0] are unused

@A: CL153 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v":157:20:157:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":35:6:35:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v":287:0:287:5|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":255:0:255:5|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":255:0:255:5|Pruning register overflow_int 

@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":198:0:198:5|Optimizing register bit overflow to a constant 0
@W: CL169 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":198:0:198:5|Pruning register overflow 

@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":255:0:255:5|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v":61:8:61:19|Input read_rx_byte is unused
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v":112:0:112:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v":41:6:41:17|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v":42:11:42:21|Input tx_hold_reg is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v":50:15:50:31|Input BAUD_VAL_FRACTION is unused
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL177 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2.
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused
@W: CL246 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":174:13:174:17|Input port bits 1 to 0 of PADDR[7:0] are unused

@A: CL153 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":198:19:198:29|*Unassigned bits of PWM_STRETCH[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":181:7:181:13|*Output TACHINT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":180:21:180:26|Input TACHIN is unused
@W: CL190 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1396:3:1396:8|Optimizing register bit indelay[3] to a constant 0
@W: CL260 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1396:3:1396:8|Pruning register bit 3 of indelay[3:0] 

@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":3173:3:3173:8|Trying to extract state machine for register fsmmod
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":2902:3:2902:8|Trying to extract state machine for register fsmdet
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":1946:3:1946:8|Trying to extract state machine for register fsmsync
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":101:7:101:17|Input pulse_215us is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":104:7:104:17|Input seradr1apb0 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":109:7:109:11|Input BCLKe is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":124:7:124:17|Input SMBALERT_NI is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v":127:7:127:15|Input SMBSUS_NI is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v":51:7:51:10|Input BCLK is unused
@W: CL246 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":181:26:181:31|Input port bits 31 to 2 of PWDATA[31:0] are unused

@W: CL247 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":185:26:185:32|Input port bit 0 of GPIO_IN[1:0] is unused

@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 88MB peak: 101MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Feb 16 23:04:03 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 16 23:04:04 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Tue Feb 16 23:04:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 16 23:04:06 2016

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss_scck.rpt 
Printing clock  summary report in "C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance mss_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z7(verilog) because there are no references to its outputs 
syn_allowed_resources : blockrams=21  set on top level netlist mss

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Summary
*****************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
System                                                    100.0 MHz     10.000        system       system_clkgroup    
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1
======================================================================================================================

@W: MT530 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":494:0:494:5|Found inferred clock mss_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 776 sequential elements including mss_sb_0.CoreGPIO_0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 75MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 16 23:04:09 2016

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":181:7:181:13|Tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z5) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :|Tristate driver corepwm_0_0_TACHINT_t on net corepwm_0_0_TACHINT has its enable tied to GND (module mss_sb) 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance mss_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N: FA239 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N: MO106 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|Found ROM, 'sersta_write_proc\.sersta_2[4:0]', 29 words by 5 bits 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Encoding state machine fsmmod[6:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine fsmsync[7:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine fsmdet[6:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":69:0:69:5|Found counter in view:work.timebase_16s(verilog) inst period_cnt[15:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Found counter in view:work.timebase_16s(verilog) inst prescale_cnt[15:0]
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[3\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[4\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[7\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[8\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[5\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[6\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[9\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[10\]\.genblk1\.un1_period_cnt_1'
Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z7(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\coreuart.v":287:0:287:5|No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\clock_gen.v":275:6:275:11|Found counter in view:work.mss_sb_CoreUARTapb_2_0_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_0_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\coreuart.v":287:0:287:5|No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\clock_gen.v":275:6:275:11|Found counter in view:work.mss_sb_CoreUARTapb_2_1_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_1_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_1_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 174MB peak: 175MB)

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 175MB)

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register mss_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register mss_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":1946:3:1946:8|Removing sequential instance mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 175MB)

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[8] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[9] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[10] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[11] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[12] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[13] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[14] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[15] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -2.10ns		1366 /       704
   2		0h:00m:07s		    -2.10ns		1275 /       704
   3		0h:00m:07s		    -2.07ns		1276 /       704



   4		0h:00m:11s		    -2.07ns		1268 /       704


   5		0h:00m:11s		    -2.07ns		1268 /       704
@N: FP130 |Promoting Net un1_mss_sb_0_3 on CLKINT  I_134 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 213MB peak: 216MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 216MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 713 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                     
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       mss_sb_0.CCC_0.GL0_INST     CLKINT                 713        mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 216MB)

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 209MB peak: 216MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 210MB peak: 216MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 216MB)

@W: MT246 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\ccc_0\mss_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"

@W: MT420 |Found inferred clock mss_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 16 23:04:26 2016
#


Top view:               mss
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.708

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     93.4 MHz      10.000        10.708        -0.708     inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_1
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mss_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                                    Arrival           
Instance                                 Reference                                    Type        Pin                Net                                             Time        Slack 
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.652       -0.708
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.580       -0.673
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                  3.576       -0.588
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                  3.657       -0.522
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                  3.746       -0.486
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                  3.560       -0.444
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.488       -0.191
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                  3.576       -0.144
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                  3.593       -0.127
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                  3.597       -0.053
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                      Required           
Instance                                 Reference                                    Type        Pin                 Net                                              Time         Slack 
                                         Clock                                                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]      9.551        -0.708
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]      9.393        -0.642
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]      9.459        -0.577
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]      9.629        -0.555
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[6]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]      9.590        -0.446
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[2]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]      9.655        -0.269
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7]      9.722        -0.191
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[5]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5]      9.615        0.308 
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9]      9.522        0.440 
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[13]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13]     9.577        0.495 
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                        Pin                Pin               Arrival     No. of    
Name                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_ADDR[14]     Out     3.652     3.652       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]               Net         -                  -       1.129     -           4         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        A                  In      -         4.781       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        Y                  Out     0.100     4.881       -         
CoreAPB3_0_APBmslave0_PSELx_2                             Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        D                  In      -         5.511       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        Y                  Out     0.470     5.981       -         
CoreAPB3_0_APBmslave0_PSELx                               Net         -                  -       0.900     -           14        
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        D                  In      -         6.881       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        Y                  Out     0.470     7.351       -         
PRDATA_0_iv_2_a0[0]                                       Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        D                  In      -         7.907       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        Y                  Out     0.470     8.376       -         
PRDATA_0_iv_3[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        C                  In      -         8.932       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        Y                  Out     0.210     9.142       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]               Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_RDATA[0]     In      -         10.259      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.708 is 5.820(54.4%) logic and 4.888(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                        Pin                Pin               Arrival     No. of    
Name                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_ADDR[15]     Out     3.580     3.580       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]               Net         -                  -       1.123     -           2         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        B                  In      -         4.703       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        Y                  Out     0.143     4.846       -         
CoreAPB3_0_APBmslave0_PSELx_2                             Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        D                  In      -         5.476       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        Y                  Out     0.470     5.946       -         
CoreAPB3_0_APBmslave0_PSELx                               Net         -                  -       0.900     -           14        
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        D                  In      -         6.846       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        Y                  Out     0.470     7.316       -         
PRDATA_0_iv_2_a0[0]                                       Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        D                  In      -         7.872       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        Y                  Out     0.470     8.341       -         
PRDATA_0_iv_3[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        C                  In      -         8.897       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        Y                  Out     0.210     9.107       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]               Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_RDATA[0]     In      -         10.224      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.673 is 5.791(54.3%) logic and 4.882(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.643

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                         Pin                Pin               Arrival     No. of    
Name                                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_ADDR[14]     Out     3.652     3.652       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]                                                Net         -                  -       1.129     -           4         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        A                  In      -         4.781       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        Y                  Out     0.100     4.881       -         
CoreAPB3_0_APBmslave0_PSELx_2                                                              Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        D                  In      -         5.511       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        Y                  Out     0.470     5.981       -         
CoreAPB3_0_APBmslave0_PSELx                                                                Net         -                  -       0.900     -           14        
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        A                  In      -         6.881       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        Y                  Out     0.087     6.968       -         
CoreAPB3_0_APBmslave0_PRDATA_m_2[7]                                                        Net         -                  -       0.715     -           4         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        C                  In      -         7.684       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        Y                  Out     0.210     7.893       -         
CoreAPB3_0_APBmslave0_PRDATA_m[3]                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        D                  In      -         8.449       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        Y                  Out     0.470     8.918       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                                                Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_RDATA[3]     In      -         10.036      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 10.643 is 5.595(52.6%) logic and 5.047(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.001
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.607

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                         Pin                Pin               Arrival     No. of    
Name                                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_ADDR[15]     Out     3.580     3.580       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]                                                Net         -                  -       1.123     -           2         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        B                  In      -         4.703       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        Y                  Out     0.143     4.846       -         
CoreAPB3_0_APBmslave0_PSELx_2                                                              Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        D                  In      -         5.476       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        Y                  Out     0.470     5.946       -         
CoreAPB3_0_APBmslave0_PSELx                                                                Net         -                  -       0.900     -           14        
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        A                  In      -         6.846       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        Y                  Out     0.087     6.934       -         
CoreAPB3_0_APBmslave0_PRDATA_m_2[7]                                                        Net         -                  -       0.715     -           4         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        C                  In      -         7.649       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        Y                  Out     0.210     7.858       -         
CoreAPB3_0_APBmslave0_PRDATA_m[3]                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        D                  In      -         8.414       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        Y                  Out     0.470     8.883       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                                                Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_RDATA[3]     In      -         10.001      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 10.608 is 5.566(52.5%) logic and 5.041(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.588

    Number of logic level(s):                6
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                Pin                Pin               Arrival     No. of    
Name                                                              Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                              MSS_010     F_HM0_ADDR[3]      Out     3.576     3.576       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                    Net         -                  -       1.157     -           115       
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO_0[0]     CFG4        D                  In      -         4.733       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO_0[0]     CFG4        Y                  Out     0.472     5.206       -         
PRDATA_regif_10_1[0]                                              Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO[0]       CFG4        C                  In      -         5.761       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO[0]       CFG4        Y                  Out     0.230     5.991       -         
N_764                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14[0]           CFG3        A                  In      -         6.547       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14[0]           CFG3        Y                  Out     0.087     6.634       -         
N_818                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_15[0]           CFG3        A                  In      -         7.190       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_15[0]           CFG3        Y                  Out     0.087     7.277       -         
N_835                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif[0]              CFG4        B                  In      -         7.832       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif[0]              CFG4        Y                  Out     0.164     7.997       -         
CoreAPB3_0_APBmslave4_PRDATA[0]                                   Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]                  CFG4        D                  In      -         8.552       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]                  CFG4        Y                  Out     0.470     9.022       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]                       Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                              MSS_010     F_HM0_RDATA[0]     In      -         10.139      -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 10.588 is 5.536(52.3%) logic and 5.053(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 208MB peak: 216MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 208MB peak: 216MB)

---------------------------------------
Resource Usage Report for mss 

Mapping to part: m2s010stq144std
Cell usage:
CCC             1 use
CLKINT          2 uses
INV             4 uses
MSS_010         1 use
OR3             6 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           25 uses
CFG2           147 uses
CFG3           351 uses
CFG4           510 uses

Carry primitives used for arithmetic functions:
ARI1           241 uses


Sequential Cells: 
SLE            704 uses

DSP Blocks:    0

I/O ports: 21
I/O primitives: 19
BIBUF          2 uses
INBUF          3 uses
OUTBUF         14 uses


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM64x18) : 4

Total LUTs:    1274

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  704 + 144 + 0 + 0 = 848;
Total number of LUTs after P&R:  1274 + 144 + 0 + 0 = 1418;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 56MB peak: 216MB)

Process took 0h:00m:16s realtime, 0h:00m:14s cputime
# Tue Feb 16 23:04:26 2016

###########################################################]
