library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity converter is port(
  input : std_logic_vector (7 downto 0);
  output : std_logic_vector (7 downto 0));
end converter;

architecture behav of converter is
  signal i : signed (7 downto 0);

  begin
  i <= signed(input) - 48;
  output <= std_logic_vector(i);
end architecture;