Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 28 13:39:59 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 2 -cells pulpino_wrap_i -file reports/pulpino_utilization_hier.rpt
| Design       : pulpemu_top
| Device       : 7z020clg484-1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+-------------+------------+------------+---------+------+------+--------+--------+--------------+
|       Instance       |    Module   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------+-------------+------------+------------+---------+------+------+--------+--------+--------------+
| pulpino_wrap_i       |     pulpino |      13329 |      13327 |       0 |    2 | 9250 |     16 |      0 |            8 |
|   pulpino_wrap_i     |     pulpino |      13329 |      13327 |       0 |    2 | 9250 |     16 |      0 |            8 |
|     (pulpino_wrap_i) |     pulpino |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     pulpino_i        | pulpino_top |      13329 |      13327 |       0 |    2 | 9250 |     16 |      0 |            8 |
+----------------------+-------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


