<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='396' type='void llvm::SITargetLowering::AdjustInstrPostInstrSelection(llvm::MachineInstr &amp; MI, llvm::SDNode * Node) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4510' c='_ZNK4llvm14TargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11072' ll='11151' type='void llvm::SITargetLowering::AdjustInstrPostInstrSelection(llvm::MachineInstr &amp; MI, llvm::SDNode * Node) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11070'>/// Assign the register class depending on the number of
/// bits set in the writemask</doc>
