// Seed: 559918347
module module_0 (
    output wand id_0,
    output wire id_1
);
  wire id_3;
  id_4(
      .id_0(id_1), .id_1(id_0), .id_2(1), .id_3(1'b0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5
    , id_72,
    input tri0 id_6,
    input tri1 id_7,
    output wor id_8,
    input tri id_9,
    output uwire id_10,
    output tri0 id_11,
    input wand id_12
    , id_73,
    output tri0 id_13,
    output supply0 id_14,
    output wand id_15,
    input wire id_16,
    input tri0 id_17,
    output wire id_18,
    output supply0 id_19,
    input tri1 id_20,
    input wand id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wor id_24,
    input supply1 id_25,
    output supply0 id_26
    , id_74,
    input tri0 id_27,
    output supply1 id_28,
    input tri0 id_29,
    output tri id_30,
    input tri1 id_31,
    output logic id_32
    , id_75,
    input tri0 id_33,
    input uwire id_34,
    output tri1 id_35,
    input wor id_36,
    input tri0 id_37,
    input wire id_38,
    output wor id_39,
    input tri0 id_40,
    input supply1 id_41,
    input tri1 id_42,
    input uwire id_43,
    input tri id_44,
    input tri0 id_45,
    input tri id_46,
    input wire id_47,
    output tri0 id_48,
    input tri1 id_49,
    input wire id_50,
    input wand id_51
    , id_76,
    input tri id_52,
    input tri id_53,
    output wire id_54,
    input uwire id_55,
    input wor id_56,
    output wor id_57,
    input tri id_58,
    input uwire id_59,
    input tri0 id_60,
    input wor id_61,
    output tri1 id_62,
    input supply1 id_63,
    input uwire id_64,
    output wor id_65,
    output wor id_66
    , id_77,
    output wand id_67,
    output supply1 id_68,
    input wor id_69,
    input supply1 id_70
);
  always id_32 <= 1'b0;
  module_0(
      id_35, id_26
  );
endmodule
