--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CoreAndRAM.twx CoreAndRAM.ncd -o CoreAndRAM.twr
CoreAndRAM.pcf -ucf CoreAndRAM.ucf

Design file:              CoreAndRAM.ncd
Physical constraint file: CoreAndRAM.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ExternalClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DoutB<0>    |        16.405(R)|      SLOW  |         4.514(R)|      FAST  |clk               |   0.000|
DoutB<1>    |        17.823(R)|      SLOW  |         4.859(R)|      FAST  |clk               |   0.000|
DoutB<2>    |        16.793(R)|      SLOW  |         4.639(R)|      FAST  |clk               |   0.000|
DoutB<3>    |        17.906(R)|      SLOW  |         5.105(R)|      FAST  |clk               |   0.000|
DoutB<4>    |        17.394(R)|      SLOW  |         5.067(R)|      FAST  |clk               |   0.000|
DoutB<5>    |        17.785(R)|      SLOW  |         4.682(R)|      FAST  |clk               |   0.000|
DoutB<6>    |        16.917(R)|      SLOW  |         4.668(R)|      FAST  |clk               |   0.000|
DoutB<7>    |        17.911(R)|      SLOW  |         4.582(R)|      FAST  |clk               |   0.000|
DoutB<8>    |        17.109(R)|      SLOW  |         4.772(R)|      FAST  |clk               |   0.000|
DoutB<9>    |        16.788(R)|      SLOW  |         4.501(R)|      FAST  |clk               |   0.000|
DoutB<10>   |        16.533(R)|      SLOW  |         4.747(R)|      FAST  |clk               |   0.000|
DoutB<11>   |        16.699(R)|      SLOW  |         4.571(R)|      FAST  |clk               |   0.000|
DoutB<12>   |        16.999(R)|      SLOW  |         4.655(R)|      FAST  |clk               |   0.000|
DoutB<13>   |        17.089(R)|      SLOW  |         4.923(R)|      FAST  |clk               |   0.000|
DoutB<14>   |        17.089(R)|      SLOW  |         4.900(R)|      FAST  |clk               |   0.000|
DoutB<15>   |        17.198(R)|      SLOW  |         4.764(R)|      FAST  |clk               |   0.000|
R1Out<0>    |         7.794(R)|      SLOW  |         4.139(R)|      FAST  |clk               |   0.000|
R1Out<1>    |         7.581(R)|      SLOW  |         3.991(R)|      FAST  |clk               |   0.000|
R1Out<2>    |         7.844(R)|      SLOW  |         4.195(R)|      FAST  |clk               |   0.000|
R1Out<3>    |         7.786(R)|      SLOW  |         4.163(R)|      FAST  |clk               |   0.000|
R1Out<4>    |         7.757(R)|      SLOW  |         4.106(R)|      FAST  |clk               |   0.000|
R1Out<5>    |         7.864(R)|      SLOW  |         4.183(R)|      FAST  |clk               |   0.000|
R1Out<6>    |         7.647(R)|      SLOW  |         4.090(R)|      FAST  |clk               |   0.000|
R1Out<7>    |         7.875(R)|      SLOW  |         4.183(R)|      FAST  |clk               |   0.000|
R1Out<8>    |         7.698(R)|      SLOW  |         4.039(R)|      FAST  |clk               |   0.000|
R1Out<9>    |         8.286(R)|      SLOW  |         4.559(R)|      FAST  |clk               |   0.000|
R1Out<10>   |         7.813(R)|      SLOW  |         4.103(R)|      FAST  |clk               |   0.000|
R1Out<11>   |         7.631(R)|      SLOW  |         4.087(R)|      FAST  |clk               |   0.000|
R1Out<12>   |         7.542(R)|      SLOW  |         3.985(R)|      FAST  |clk               |   0.000|
R1Out<13>   |         7.538(R)|      SLOW  |         3.981(R)|      FAST  |clk               |   0.000|
R1Out<14>   |         7.480(R)|      SLOW  |         3.963(R)|      FAST  |clk               |   0.000|
R1Out<15>   |         7.422(R)|      SLOW  |         3.874(R)|      FAST  |clk               |   0.000|
R2Out<0>    |         7.333(R)|      SLOW  |         3.800(R)|      FAST  |clk               |   0.000|
R2Out<1>    |         7.198(R)|      SLOW  |         3.717(R)|      FAST  |clk               |   0.000|
R2Out<2>    |         7.246(R)|      SLOW  |         3.798(R)|      FAST  |clk               |   0.000|
R2Out<3>    |         7.223(R)|      SLOW  |         3.754(R)|      FAST  |clk               |   0.000|
R2Out<4>    |         7.357(R)|      SLOW  |         3.812(R)|      FAST  |clk               |   0.000|
R2Out<5>    |         7.222(R)|      SLOW  |         3.736(R)|      FAST  |clk               |   0.000|
R2Out<6>    |         7.426(R)|      SLOW  |         3.889(R)|      FAST  |clk               |   0.000|
R2Out<7>    |         7.662(R)|      SLOW  |         4.049(R)|      FAST  |clk               |   0.000|
R2Out<8>    |         7.575(R)|      SLOW  |         4.069(R)|      FAST  |clk               |   0.000|
R2Out<9>    |         7.550(R)|      SLOW  |         4.040(R)|      FAST  |clk               |   0.000|
R2Out<10>   |         7.655(R)|      SLOW  |         4.116(R)|      FAST  |clk               |   0.000|
R2Out<11>   |         7.699(R)|      SLOW  |         4.120(R)|      FAST  |clk               |   0.000|
R2Out<12>   |         7.362(R)|      SLOW  |         3.926(R)|      FAST  |clk               |   0.000|
R2Out<13>   |         6.927(R)|      SLOW  |         3.681(R)|      FAST  |clk               |   0.000|
R2Out<14>   |         6.793(R)|      SLOW  |         3.509(R)|      FAST  |clk               |   0.000|
R2Out<15>   |         6.762(R)|      SLOW  |         3.464(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ExternalClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ExternalClk    |   13.812|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 30 18:54:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



