// Seed: 297138506
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10,
    output wand id_11,
    input tri0 id_12,
    input tri id_13
);
  assign id_11 = 1 == id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd73
) (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_11,
    output supply0 id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 _id_9
);
  logic id_12 = id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_2,
      id_7,
      id_8,
      id_8,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [1 : id_9] id_13;
endmodule
