
*** Running vivado
    with args -log dbu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbu.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dbu.tcl -notrace
Command: synth_design -top dbu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.773 ; gain = 236.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_one_circle' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
INFO: [Synth 8-6157] synthesizing module 'dist_instruction_memory_256x32' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.runs/synth_1/.Xil/Vivado-10144-DESKTOP-CK1FK5P/realtime/dist_instruction_memory_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_instruction_memory_256x32' (2#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.runs/synth_1/.Xil/Vivado-10144-DESKTOP-CK1FK5P/realtime/dist_instruction_memory_256x32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:108]
INFO: [Synth 8-6157] synthesizing module 'dist_memory_256x32' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.runs/synth_1/.Xil/Vivado-10144-DESKTOP-CK1FK5P/realtime/dist_memory_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_memory_256x32' (5#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.runs/synth_1/.Xil/Vivado-10144-DESKTOP-CK1FK5P/realtime/dist_memory_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'dist_memory_256x32' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:112]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_one_circle' (7#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v:72]
WARNING: [Synth 8-5788] Register cnt_1000HZ_reg in module nixietube is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v:45]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v:83]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[9]
WARNING: [Synth 8-3331] design cpu_one_circle has unconnected port dbu_mem_rf_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1076.367 ; gain = 308.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.367 ; gain = 308.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.367 ; gain = 308.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1076.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32/dist_memory_256x32_in_context.xdc] for cell 'cpu_one_circle/memory'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32/dist_memory_256x32_in_context.xdc] for cell 'cpu_one_circle/memory'
Parsing XDC File [d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32/dist_instruction_memory_256x32_in_context.xdc] for cell 'cpu_one_circle/instr_memory'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32/dist_instruction_memory_256x32_in_context.xdc] for cell 'cpu_one_circle/instr_memory'
Parsing XDC File [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1180.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_one_circle/memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_one_circle/instr_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'nixietube'
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE8 |                               01 |                         00000000
                 iSTATE7 |                               10 |                         11111111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'one-hot' in module 'nixietube'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dbu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module edge_taker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module cpu_one_circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module nixietube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dbu has unconnected port mem_rf
INFO: [Synth 8-3886] merging instance 'nixietube/digit_reg[0]' (FDCE) to 'nixietube/digit_reg[3]'
INFO: [Synth 8-3886] merging instance 'nixietube/digit_reg[1]' (FDCE) to 'nixietube/digit_reg[3]'
INFO: [Synth 8-3886] merging instance 'nixietube/digit_reg[2]' (FDCE) to 'nixietube/digit_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/digit_reg[3] )
WARNING: [Synth 8-3332] Sequential element (nixietube/FSM_onehot_an_reg[0]) is unused and will be removed from module dbu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1180.617 ; gain = 413.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1188.926 ; gain = 421.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |dist_instruction_memory_256x32 |         1|
|2     |dist_memory_256x32             |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |dist_instruction_memory_256x32 |     1|
|2     |dist_memory_256x32             |     1|
|3     |BUFG                           |     1|
|4     |CARRY4                         |    33|
|5     |LUT1                           |     2|
|6     |LUT2                           |    95|
|7     |LUT3                           |    62|
|8     |LUT4                           |    80|
|9     |LUT5                           |   124|
|10    |LUT6                           |   593|
|11    |MUXF7                          |   256|
|12    |MUXF8                          |     2|
|13    |FDCE                           |  1045|
|14    |FDPE                           |    33|
|15    |FDRE                           |     6|
|16    |LDC                            |    32|
|17    |IBUF                           |     9|
|18    |OBUF                           |    28|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |  2497|
|2     |  cpu_one_circle  |cpu_one_circle |  2165|
|3     |    ALU           |ALU            |    88|
|4     |    register_file |register_file  |  1932|
|5     |  dec_edge_taker  |edge_taker     |     3|
|6     |  inc_edge_taker  |edge_taker_0   |    18|
|7     |  nixietube       |nixietube      |   254|
|8     |  step_edge_taker |edge_taker_1   |     4|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1193.379 ; gain = 321.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1193.379 ; gain = 425.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1204.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1204.406 ; gain = 722.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1204.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.runs/synth_1/dbu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dbu_utilization_synth.rpt -pb dbu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 22 14:29:46 2020...
