// Seed: 3530745676
module module_0 (
    input supply1 id_0,
    output uwire id_1
    , id_17,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    input tri0 id_12,
    input wire id_13,
    output wor id_14,
    input wire id_15
);
  assign id_1  = 1;
  assign id_1  = -1'h0;
  assign id_17 = (~1'h0);
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output logic id_12,
    output supply1 id_13,
    output wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wand id_17,
    input tri id_18
);
  always begin : LABEL_0
    id_12 <= id_17;
  end
  module_0 modCall_1 (
      id_4,
      id_13,
      id_7,
      id_9,
      id_0,
      id_3,
      id_4,
      id_9,
      id_5,
      id_5,
      id_9,
      id_13,
      id_18,
      id_10,
      id_5,
      id_10
  );
  assign modCall_1.id_8 = 0;
endmodule
