Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 27487a3b62c247ce8013a612ecaeb022 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBenchMIPSMulticiclo_behav xil_defaultlib.TestBenchMIPSMulticiclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'modo' has no actual or default value [C:/Users/Osurac/Downloads/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion/ficheros/MIPSMulticiclo.vhd:11]
ERROR: [VRFC 10-3353] formal port 'siguiente' has no actual or default value [C:/Users/Osurac/Downloads/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion/ficheros/MIPSMulticiclo.vhd:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
