#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 11 01:39:11 2022
# Process ID: 145606
# Current directory: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1
# Command line: vivado -log nn_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nn_wrapper.tcl -notrace
# Log file: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper.vdi
# Journal file: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source nn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top nn_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_bram_ctrl_0_0/nn_axi_bram_ctrl_0_0.dcp' for cell 'nn_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_bram_ctrl_1_1/nn_axi_bram_ctrl_1_1.dcp' for cell 'nn_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.dcp' for cell 'nn_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_1/nn_conv_combined_0_1.dcp' for cell 'nn_i/conv_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_bram_0/nn_conv_combined_0_bram_0.dcp' for cell 'nn_i/conv_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_bram_0_0/nn_conv_combined_0_bram_0_0.dcp' for cell 'nn_i/conv_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0_1/nn_fcc_combined_0_0.dcp' for cell 'nn_i/fcc_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_0/nn_fcc_combined_0_bram_0.dcp' for cell 'nn_i/fcc_dx'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_0_0/nn_fcc_combined_0_bram_0_0.dcp' for cell 'nn_i/fcc_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_1_0/nn_fcc_combined_0_bram_1_0.dcp' for cell 'nn_i/fcc_x'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_bram_2_0/nn_fcc_combined_0_bram_2_0.dcp' for cell 'nn_i/fcc_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.dcp' for cell 'nn_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_0_1/nn_relu_combined_0_0.dcp' for cell 'nn_i/relu_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_bram_0/nn_relu_combined_0_bram_0.dcp' for cell 'nn_i/relu_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_relu_combined_0_bram_0_0/nn_relu_combined_0_bram_0_0.dcp' for cell 'nn_i/relu_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.dcp' for cell 'nn_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_xbar_0_1/nn_xbar_0.dcp' for cell 'nn_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0.dcp' for cell 'nn_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0.dcp' for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1.dcp' for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0.dcp' for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1.dcp' for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2.dcp' for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_xbar_1_1/nn_xbar_1.dcp' for cell 'nn_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_1_1/nn_auto_pc_1.dcp' for cell 'nn_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 20645 ; free virtual = 27814
INFO: [Netlist 29-17] Analyzing 1288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0_1/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0_1/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.xdc] for cell 'nn_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_axi_cdma_0_0/nn_axi_cdma_0_0.xdc] for cell 'nn_i/axi_cdma_0/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 20517 ; free virtual = 27685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 29 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.070 ; gain = 344.168 ; free physical = 20517 ; free virtual = 27685
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 20504 ; free virtual = 27673

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d54fe081

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2829.945 ; gain = 127.875 ; free physical = 20092 ; free virtual = 27262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a6af1545

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19958 ; free virtual = 27127
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 165 cells
INFO: [Opt 31-1021] In phase Retarget, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 48 load pin(s).
Phase 2 Constant propagation | Checksum: d8368c2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19958 ; free virtual = 27127
INFO: [Opt 31-389] Phase Constant propagation created 1329 cells and removed 3009 cells
INFO: [Opt 31-1021] In phase Constant propagation, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b9832b88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19955 ; free virtual = 27124
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1085 cells
INFO: [Opt 31-1021] In phase Sweep, 288 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b9832b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19956 ; free virtual = 27126
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b9832b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19956 ; free virtual = 27126
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b9832b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19956 ; free virtual = 27126
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             165  |                                             72  |
|  Constant propagation         |            1329  |            3009  |                                             72  |
|  Sweep                        |               0  |            1085  |                                            288  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19956 ; free virtual = 27126
Ending Logic Optimization Task | Checksum: fb15acf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.852 ; gain = 0.000 ; free physical = 19956 ; free virtual = 27126

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 82 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 6 Total Ports: 164
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 20e3604b2

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19893 ; free virtual = 27062
Ending Power Optimization Task | Checksum: 20e3604b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3483.180 ; gain = 472.328 ; free physical = 19921 ; free virtual = 27090

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 142bd18bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19929 ; free virtual = 27098
Ending Final Cleanup Task | Checksum: 142bd18bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19933 ; free virtual = 27103

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19933 ; free virtual = 27103
Ending Netlist Obfuscation Task | Checksum: 142bd18bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19933 ; free virtual = 27103
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3483.180 ; gain = 781.109 ; free physical = 19933 ; free virtual = 27103
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19931 ; free virtual = 27102
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
Command: report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19822 ; free virtual = 26999
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b45de5e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19822 ; free virtual = 26999
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19822 ; free virtual = 26999

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b994dfef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19855 ; free virtual = 27032

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15007b388

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19845 ; free virtual = 27022

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15007b388

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19845 ; free virtual = 27022
Phase 1 Placer Initialization | Checksum: 15007b388

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19843 ; free virtual = 27020

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18a68f36a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19814 ; free virtual = 26991

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d53693b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19815 ; free virtual = 26991

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 38 LUTNM shape to break, 1332 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 21, total 38, new lutff created 3
INFO: [Physopt 32-775] End 1 Pass. Optimized 552 nets or cells. Created 38 new cells, deleted 514 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19781 ; free virtual = 26957

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           38  |            514  |                   552  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           38  |            514  |                   552  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14d8f74f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19772 ; free virtual = 26953
Phase 2.3 Global Placement Core | Checksum: 245283a5e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19769 ; free virtual = 26950
Phase 2 Global Placement | Checksum: 245283a5e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19777 ; free virtual = 26958

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189551194

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19778 ; free virtual = 26960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26b3f1398

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19775 ; free virtual = 26955

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22db9b01b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19775 ; free virtual = 26956

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20f455833

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19775 ; free virtual = 26956

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 201686a97

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19775 ; free virtual = 26955

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14fcc1a24

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19759 ; free virtual = 26939

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12b2f5207

Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19759 ; free virtual = 26940

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ef97a8b9

Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19759 ; free virtual = 26940

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d5c51c2c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19751 ; free virtual = 26931
Phase 3 Detail Placement | Checksum: 1d5c51c2c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19750 ; free virtual = 26931

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2689f34d5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.676 | TNS=-321.246 |
Phase 1 Physical Synthesis Initialization | Checksum: 205f3d36b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19738 ; free virtual = 26919
INFO: [Place 46-33] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2237af177

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19738 ; free virtual = 26919
Phase 4.1.1.1 BUFG Insertion | Checksum: 2689f34d5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19738 ; free virtual = 26919
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.633. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896
Phase 4.1 Post Commit Optimization | Checksum: 1919f6b05

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1919f6b05

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19709 ; free virtual = 26896

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1919f6b05

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19709 ; free virtual = 26896
Phase 4.3 Placer Reporting | Checksum: 1919f6b05

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19709 ; free virtual = 26896

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 174c09cb2

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896
Ending Placer Task | Checksum: e3bca049

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19708 ; free virtual = 26896
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19744 ; free virtual = 26932
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19691 ; free virtual = 26916
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nn_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19722 ; free virtual = 26922
INFO: [runtcl-4] Executing : report_utilization -file nn_wrapper_utilization_placed.rpt -pb nn_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19730 ; free virtual = 26930
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19701 ; free virtual = 26900

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-32.492 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e387340

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19688 ; free virtual = 26888
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-32.492 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15e387340

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19688 ; free virtual = 26887

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-32.492 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-32.164 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-31.836 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-31.508 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-31.180 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[4].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-30.899 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[5].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-30.618 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[6].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-30.337 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[7].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-30.056 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-29.768 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-29.480 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-29.192 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[4].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-28.908 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[5].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-28.624 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[6].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-28.340 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[7].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-28.056 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[16].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[16]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-27.958 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[17].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[17]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-27.860 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[18].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[18]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-27.762 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[19].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[19]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-27.664 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[24].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[24]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-27.386 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[25]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-27.231 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[26].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[26]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-27.076 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[27].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[27]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-26.921 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[1].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-26.865 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[2].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-26.809 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[3].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.538 | TNS=-26.753 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[10].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.538 | TNS=-26.706 |
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[11].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-21.405 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-21.386 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-21.368 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[8]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.450 | TNS=-21.350 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-21.332 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[12].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[12]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-21.317 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[13].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[13]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-21.312 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[14].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[14]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-21.307 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[15].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[15]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.302 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[20].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[20]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.298 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[21].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[21]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.294 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.294 |
Phase 3 Critical Path Optimization | Checksum: 15e387340

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19696 ; free virtual = 26894

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.294 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[22].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[22]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-21.290 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[23].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[23]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.442 | TNS=-21.286 |
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[13].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[13]
INFO: [Physopt 32-702] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-710] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]. Critical path length was reduced through logic transformation on cell nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/align_len[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-9.833 |
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[11].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-710] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]. Critical path length was reduced through logic transformation on cell nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/align_len[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-0.912 |
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/wreq_throttle/p_0_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/A[0].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/p_0_out_carry_i_1
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/A[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-0.851 |
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5_n_0.  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop.  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.awaddr_buf[31]_i_1
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.701 |
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/A[0].  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/p_0_out_carry_i_1
INFO: [Physopt 32-702] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/throttl_cnt1.  Did not re-place instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/p_0_out_carry_i_5
INFO: [Physopt 32-710] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/A[0]. Critical path length was reduced through logic transformation on cell nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/p_0_out_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/throttl_cnt1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.642 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[55].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[56]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.592 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[56].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[57]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.542 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[57].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[58]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.491 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[58].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[59]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.441 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[59].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[60]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.391 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[60].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.341 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/fifo_wreq_data[62].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[62]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/fifo_wreq_data[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.291 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/fifo_wreq_data[63].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/fifo_wreq_data[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.241 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[31].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[32]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.211 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[32].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[33]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.181 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[33].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[34]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.151 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[34].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[35]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.120 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[35].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[36]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.090 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[36].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[37]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.060 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[37].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[38]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.030 |
INFO: [Physopt 32-663] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[38].  Re-placed instance nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[39]
INFO: [Physopt 32-735] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.017 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.017 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 15e387340

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19692 ; free virtual = 26889
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19694 ; free virtual = 26891
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.017 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.650  |         32.492  |            0  |              0  |                    61  |           0  |           2  |  00:00:02  |
|  Total          |          0.650  |         32.492  |            0  |              0  |                    61  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19694 ; free virtual = 26891
Ending Physical Synthesis Task | Checksum: 1e17f0f90

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19694 ; free virtual = 26891
INFO: [Common 17-83] Releasing license: Implementation
325 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19706 ; free virtual = 26903
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19655 ; free virtual = 26888
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9be1ab7a ConstDB: 0 ShapeSum: 9e709cf9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ba8d08a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19589 ; free virtual = 26792
Post Restoration Checksum: NetGraph: ed59d0ae NumContArr: 1e4effdc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ba8d08a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19591 ; free virtual = 26794

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ba8d08a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19556 ; free virtual = 26759

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ba8d08a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19556 ; free virtual = 26759
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 209cea450

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19538 ; free virtual = 26741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.251  | TNS=0.000  | WHS=-0.343 | THS=-276.322|

Phase 2 Router Initialization | Checksum: 24da8decf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19535 ; free virtual = 26738

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24382
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24382
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24da8decf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3483.180 ; gain = 0.000 ; free physical = 19531 ; free virtual = 26734
Phase 3 Initial Routing | Checksum: 1d8de2602

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19527 ; free virtual = 26730
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |nn_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1902
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.150 | TNS=-7.606 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1de77032d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19534 ; free virtual = 26733

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.267 | TNS=-0.509 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a6ed4173

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19535 ; free virtual = 26734
Phase 4 Rip-up And Reroute | Checksum: 1a6ed4173

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19535 ; free virtual = 26734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a33552f9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19534 ; free virtual = 26733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.136 | TNS=-3.167 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 106632fac

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19532 ; free virtual = 26731

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 106632fac

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19532 ; free virtual = 26731
Phase 5 Delay and Skew Optimization | Checksum: 106632fac

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19532 ; free virtual = 26731

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b5d35157

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19532 ; free virtual = 26731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-1.184 | WHS=-0.032 | THS=-0.032 |

Phase 6.1 Hold Fix Iter | Checksum: 27af2f14f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19528 ; free virtual = 26727
Phase 6 Post Hold Fix | Checksum: 27b5ee1c9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19528 ; free virtual = 26727

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.66273 %
  Global Horizontal Routing Utilization  = 7.97574 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d3ddc88f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19528 ; free virtual = 26727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d3ddc88f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3493.168 ; gain = 9.988 ; free physical = 19527 ; free virtual = 26726

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fd26c18c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3525.184 ; gain = 42.004 ; free physical = 19525 ; free virtual = 26724

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 13ba9b64a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3525.184 ; gain = 42.004 ; free physical = 19527 ; free virtual = 26726
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.082 | TNS=-1.184 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13ba9b64a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3525.184 ; gain = 42.004 ; free physical = 19527 ; free virtual = 26726
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3525.184 ; gain = 42.004 ; free physical = 19579 ; free virtual = 26778

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
344 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3525.184 ; gain = 42.004 ; free physical = 19579 ; free virtual = 26778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3525.184 ; gain = 0.000 ; free physical = 19515 ; free virtual = 26759
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
Command: report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
Command: report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
356 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_wrapper_route_status.rpt -pb nn_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nn_wrapper_timing_summary_routed.rpt -pb nn_wrapper_timing_summary_routed.pb -rpx nn_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_wrapper_bus_skew_routed.rpt -pb nn_wrapper_bus_skew_routed.pb -rpx nn_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 11 01:41:46 2022...
