<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="CheelAccessControl.xsl"?>
<AccessControl xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CheelAccessControl.xsd">
  <!-- generated 2015-02-19 13:21:01.734000 -->
  <!-- from flatfile md5sum 9d831c6503826c20762a9cd6c0499f1a -->
  <VMIDmap>
    <vm id="0" name="NO_ACCESS" function=""/>
    <vm id="1" name="RPM" function=""/>
    <vm id="2" name="TZ" function=""/>
    <vm id="3" name="AP" function=""/>
    <vm id="4" name="MSS" function=""/>
    <vm id="5" name="LPASS" function=""/>
    <vm id="6" name="WLAN" function=""/>
    <vm id="7" name="CP" function=""/>
    <vm id="8" name="VIDEO" function=""/>
    <vm id="9" name="DEHR" function=""/>
    <vm id="10" name="OCMEM_DM" function=""/>
    <vm id="11" name="AP_CPU" function=""/>
    <vm id="19" name="IPA_AP_ALIAS" function=""/>
    <vm id="20" name="IPA_MSS_ALIAS" function=""/>
    <vm id="21" name="IPA_UC" function=""/>
  </VMIDmap>
  <HWConfigDefaults>
    <RGIndices>
      <RGIndex name="TZBSP_GENERIC_INDEX0" index="0"/>
      <RGIndex name="TZBSP_GENERIC_INDEX1" index="1"/>
      <RGIndex name="TZBSP_GENERIC_INDEX2" index="2"/>
      <RGIndex name="TZBSP_GENERIC_INDEX3" index="3"/>
      <RGIndex name="TZBSP_GENERIC_INDEX4" index="4"/>
      <RGIndex name="TZBSP_GENERIC_INDEX5" index="5"/>
      <RGIndex name="TZBSP_GENERIC_INDEX6" index="6"/>
      <RGIndex name="TZBSP_GENERIC_INDEX7" index="7"/>
      <RGIndex name="TZBSP_GENERIC_INDEX8" index="8"/>
      <RGIndex name="TZBSP_GENERIC_INDEX9" index="9"/>
      <RGIndex name="TZBSP_GENERIC_INDEX10" index="10"/>
      <RGIndex name="TZBSP_GENERIC_INDEX11" index="11"/>
      <RGIndex name="TZBSP_GENERIC_INDEX12" index="12"/>
      <RGIndex name="TZBSP_GENERIC_INDEX13" index="13"/>
      <RGIndex name="TZBSP_GENERIC_INDEX14" index="14"/>
      <RGIndex name="TZBSP_GENERIC_INDEX15" index="15"/>
      <RGIndex name="TZBSP_GENERIC_INDEX16" index="16"/>
      <RGIndex name="TZBSP_GENERIC_INDEX17" index="17"/>
      <RGIndex name="TZBSP_GENERIC_INDEX18" index="18"/>
      <RGIndex name="TZBSP_GENERIC_INDEX19" index="19"/>
      <RGIndex name="TZBSP_GENERIC_INDEX20" index="20"/>
      <RGIndex name="TZBSP_GENERIC_INDEX21" index="21"/>
      <RGIndex name="TZBSP_GENERIC_INDEX22" index="22"/>
      <RGIndex name="TZBSP_GENERIC_INDEX23" index="23"/>
      <RGIndex name="TZBSP_GENERIC_INDEX24" index="24"/>
      <RGIndex name="TZBSP_GENERIC_INDEX25" index="25"/>
      <RGIndex name="TZBSP_GENERIC_INDEX26" index="26"/>
      <RGIndex name="TZBSP_GENERIC_INDEX27" index="27"/>
      <RGIndex name="TZBSP_GENERIC_INDEX28" index="28"/>
      <RGIndex name="TZBSP_GENERIC_INDEX29" index="29"/>
      <RGIndex name="TZBSP_GENERIC_INDEX30" index="30"/>
      <RGIndex name="TZBSP_GENERIC_INDEX31" index="31"/>
      <RGIndex name="TZBSP_GENERIC_INDEX32" index="32"/>
      <RGIndex name="TZBSP_GENERIC_INDEX33" index="33"/>
      <RGIndex name="TZBSP_GENERIC_INDEX34" index="34"/>
      <RGIndex name="TZBSP_GENERIC_INDEX35" index="35"/>
      <RGIndex name="TZBSP_GENERIC_INDEX36" index="36"/>
      <RGIndex name="TZBSP_GENERIC_INDEX37" index="37"/>
      <RGIndex name="TZBSP_GENERIC_INDEX38" index="38"/>
      <RGIndex name="TZBSP_GENERIC_INDEX39" index="39"/>
      <RGIndex name="TZBSP_GENERIC_INDEX40" index="40"/>
      <RGIndex name="TZBSP_GENERIC_INDEX41" index="41"/>
      <RGIndex name="TZBSP_GENERIC_INDEX42" index="42"/>
      <RGIndex name="TZBSP_GENERIC_INDEX43" index="43"/>
      <RGIndex name="TZBSP_GENERIC_INDEX44" index="44"/>
      <RGIndex name="TZBSP_GENERIC_INDEX45" index="45"/>
      <RGIndex name="TZBSP_GENERIC_INDEX46" index="46"/>
      <RGIndex name="TZBSP_GENERIC_INDEX47" index="47"/>
      <RGIndex name="TZBSP_GENERIC_INDEX48" index="48"/>
      <RGIndex name="TZBSP_GENERIC_INDEX49" index="49"/>
      <RGIndex name="TZBSP_GENERIC_INDEX50" index="50"/>
      <RGIndex name="TZBSP_GENERIC_INDEX51" index="51"/>
      <RGIndex name="TZBSP_GENERIC_INDEX52" index="52"/>
      <RGIndex name="TZBSP_GENERIC_INDEX53" index="53"/>
      <RGIndex name="TZBSP_GENERIC_INDEX54" index="54"/>
      <RGIndex name="TZBSP_GENERIC_INDEX55" index="55"/>
      <RGIndex name="TZBSP_GENERIC_INDEX56" index="56"/>
      <RGIndex name="TZBSP_GENERIC_INDEX57" index="57"/>
      <RGIndex name="TZBSP_GENERIC_INDEX58" index="58"/>
      <RGIndex name="TZBSP_GENERIC_INDEX59" index="59"/>
      <RGIndex name="TZBSP_GENERIC_INDEX60" index="60"/>
      <RGIndex name="TZBSP_GENERIC_INDEX61" index="61"/>
      <RGIndex name="TZBSP_GENERIC_INDEX62" index="62"/>
      <RGIndex name="TZBSP_GENERIC_INDEX63" index="63"/>
      <RGIndex name="TZBSP_GENERIC_INDEX64" index="64"/>
      <RGIndex name="TZBSP_GENERIC_INDEX65" index="65"/>
      <RGIndex name="TZBSP_GENERIC_INDEX66" index="66"/>
      <RGIndex name="TZBSP_GENERIC_INDEX67" index="67"/>
      <RGIndex name="TZBSP_GENERIC_INDEX68" index="68"/>
      <RGIndex name="TZBSP_GENERIC_INDEX69" index="69"/>
      <RGIndex name="TZBSP_GENERIC_INDEX70" index="70"/>
      <RGIndex name="TZBSP_GENERIC_INDEX71" index="71"/>
      <RGIndex name="TZBSP_GENERIC_INDEX72" index="72"/>
      <RGIndex name="TZBSP_GENERIC_INDEX73" index="73"/>
      <RGIndex name="TZBSP_GENERIC_INDEX74" index="74"/>
      <RGIndex name="TZBSP_GENERIC_INDEX75" index="75"/>
      <RGIndex name="TZBSP_GENERIC_INDEX76" index="76"/>
      <RGIndex name="TZBSP_GENERIC_INDEX77" index="77"/>
      <RGIndex name="TZBSP_GENERIC_INDEX78" index="78"/>
      <RGIndex name="TZBSP_GENERIC_INDEX79" index="79"/>
      <RGIndex name="TZBSP_GENERIC_INDEX80" index="80"/>
      <RGIndex name="TZBSP_GENERIC_INDEX81" index="81"/>
      <RGIndex name="TZBSP_GENERIC_INDEX82" index="82"/>
      <RGIndex name="TZBSP_GENERIC_INDEX83" index="83"/>
      <RGIndex name="TZBSP_GENERIC_INDEX84" index="84"/>
      <RGIndex name="TZBSP_GENERIC_INDEX85" index="85"/>
      <RGIndex name="TZBSP_GENERIC_INDEX86" index="86"/>
      <RGIndex name="TZBSP_GENERIC_INDEX87" index="87"/>
      <RGIndex name="TZBSP_GENERIC_INDEX88" index="88"/>
      <RGIndex name="TZBSP_GENERIC_INDEX89" index="89"/>
      <RGIndex name="TZBSP_GENERIC_INDEX90" index="90"/>
      <RGIndex name="TZBSP_GENERIC_INDEX91" index="91"/>
      <RGIndex name="TZBSP_GENERIC_INDEX92" index="92"/>
      <RGIndex name="TZBSP_GENERIC_INDEX93" index="93"/>
      <RGIndex name="TZBSP_GENERIC_INDEX94" index="94"/>
      <RGIndex name="TZBSP_GENERIC_INDEX95" index="95"/>
      <RGIndex name="TZBSP_GENERIC_INDEX96" index="96"/>
      <RGIndex name="TZBSP_GENERIC_INDEX97" index="97"/>
      <RGIndex name="TZBSP_GENERIC_INDEX98" index="98"/>
      <RGIndex name="TZBSP_GENERIC_INDEX99" index="99"/>
      <RGIndex name="TZBSP_GENERIC_INDEX100" index="100"/>
      <RGIndex name="TZBSP_GENERIC_INDEX101" index="101"/>
      <RGIndex name="TZBSP_GENERIC_INDEX102" index="102"/>
      <RGIndex name="TZBSP_GENERIC_INDEX103" index="103"/>
      <RGIndex name="TZBSP_GENERIC_INDEX104" index="104"/>
      <RGIndex name="TZBSP_GENERIC_INDEX105" index="105"/>
      <RGIndex name="TZBSP_GENERIC_INDEX106" index="106"/>
      <RGIndex name="TZBSP_GENERIC_INDEX107" index="107"/>
      <RGIndex name="TZBSP_GENERIC_INDEX108" index="108"/>
      <RGIndex name="TZBSP_GENERIC_INDEX109" index="109"/>
      <RGIndex name="TZBSP_GENERIC_INDEX110" index="110"/>
      <RGIndex name="TZBSP_GENERIC_INDEX111" index="111"/>
      <RGIndex name="TZBSP_GENERIC_INDEX112" index="112"/>
      <RGIndex name="TZBSP_GENERIC_INDEX113" index="113"/>
      <RGIndex name="TZBSP_GENERIC_INDEX114" index="114"/>
      <RGIndex name="TZBSP_GENERIC_INDEX115" index="115"/>
      <RGIndex name="TZBSP_GENERIC_INDEX116" index="116"/>
      <RGIndex name="TZBSP_GENERIC_INDEX117" index="117"/>
      <RGIndex name="TZBSP_GENERIC_INDEX118" index="118"/>
      <RGIndex name="TZBSP_GENERIC_INDEX119" index="119"/>
      <RGIndex name="TZBSP_GENERIC_INDEX120" index="120"/>
      <RGIndex name="TZBSP_GENERIC_INDEX121" index="121"/>
      <RGIndex name="TZBSP_GENERIC_INDEX122" index="122"/>
      <RGIndex name="TZBSP_GENERIC_INDEX123" index="123"/>
      <RGIndex name="TZBSP_GENERIC_INDEX124" index="124"/>
      <RGIndex name="TZBSP_GENERIC_INDEX125" index="125"/>
      <RGIndex name="TZBSP_GENERIC_INDEX126" index="126"/>
      <RGIndex name="TZBSP_GENERIC_INDEX127" index="127"/>
      <RGIndex name="TZBSP_GENERIC_INDEX128" index="128"/>
      <RGIndex name="TZBSP_GENERIC_INDEX129" index="129"/>
      <RGIndex name="TZBSP_GENERIC_INDEX130" index="130"/>
      <RGIndex name="TZBSP_GENERIC_INDEX131" index="131"/>
      <RGIndex name="TZBSP_GENERIC_INDEX132" index="132"/>
      <RGIndex name="TZBSP_GENERIC_INDEX133" index="133"/>
      <RGIndex name="TZBSP_GENERIC_INDEX134" index="134"/>
      <RGIndex name="TZBSP_GENERIC_INDEX135" index="135"/>
      <RGIndex name="TZBSP_GENERIC_INDEX136" index="136"/>
      <RGIndex name="TZBSP_GENERIC_INDEX137" index="137"/>
      <RGIndex name="TZBSP_GENERIC_INDEX138" index="138"/>
      <RGIndex name="TZBSP_GENERIC_INDEX139" index="139"/>
      <RGIndex name="TZBSP_GENERIC_INDEX140" index="140"/>
      <RGIndex name="TZBSP_GENERIC_INDEX141" index="141"/>
      <RGIndex name="TZBSP_GENERIC_INDEX142" index="142"/>
      <RGIndex name="TZBSP_GENERIC_INDEX143" index="143"/>
      <RGIndex name="TZBSP_GENERIC_INDEX144" index="144"/>
      <RGIndex name="TZBSP_GENERIC_INDEX145" index="145"/>
      <RGIndex name="TZBSP_GENERIC_INDEX146" index="146"/>
      <RGIndex name="TZBSP_GENERIC_INDEX147" index="147"/>
      <RGIndex name="TZBSP_GENERIC_INDEX148" index="148"/>
      <RGIndex name="TZBSP_GENERIC_INDEX149" index="149"/>
      <RGIndex name="TZBSP_GENERIC_INDEX150" index="150"/>
      <RGIndex name="TZBSP_GENERIC_INDEX151" index="151"/>
      <RGIndex name="TZBSP_GENERIC_INDEX152" index="152"/>
      <RGIndex name="TZBSP_GENERIC_INDEX153" index="153"/>
      <RGIndex name="TZBSP_GENERIC_INDEX154" index="154"/>
      <RGIndex name="TZBSP_GENERIC_INDEX155" index="155"/>
      <RGIndex name="TZBSP_GENERIC_INDEX156" index="156"/>
      <RGIndex name="TZBSP_GENERIC_INDEX157" index="157"/>
      <RGIndex name="TZBSP_GENERIC_INDEX158" index="158"/>
      <RGIndex name="TZBSP_GENERIC_INDEX159" index="159"/>
      <RGIndex name="TZBSP_GENERIC_INDEX160" index="160"/>
      <RGIndex name="TZBSP_GENERIC_INDEX161" index="161"/>
      <RGIndex name="TZBSP_GENERIC_INDEX162" index="162"/>
      <RGIndex name="TZBSP_GENERIC_INDEX163" index="163"/>
      <RGIndex name="TZBSP_GENERIC_INDEX164" index="164"/>
      <RGIndex name="TZBSP_GENERIC_INDEX165" index="165"/>
      <RGIndex name="TZBSP_GENERIC_INDEX166" index="166"/>
      <RGIndex name="TZBSP_GENERIC_INDEX167" index="167"/>
      <RGIndex name="TZBSP_GENERIC_INDEX168" index="168"/>
      <RGIndex name="TZBSP_GENERIC_INDEX169" index="169"/>
      <RGIndex name="TZBSP_GENERIC_INDEX170" index="170"/>
      <RGIndex name="TZBSP_GENERIC_INDEX171" index="171"/>
      <RGIndex name="TZBSP_GENERIC_INDEX172" index="172"/>
      <RGIndex name="TZBSP_GENERIC_INDEX173" index="173"/>
      <RGIndex name="TZBSP_GENERIC_INDEX174" index="174"/>
      <RGIndex name="TZBSP_GENERIC_INDEX175" index="175"/>
      <RGIndex name="TZBSP_GENERIC_INDEX176" index="176"/>
      <RGIndex name="TZBSP_GENERIC_INDEX177" index="177"/>
      <RGIndex name="TZBSP_GENERIC_INDEX178" index="178"/>
      <RGIndex name="TZBSP_GENERIC_INDEX179" index="179"/>
      <RGIndex name="TZBSP_GENERIC_INDEX180" index="180"/>
      <RGIndex name="TZBSP_GENERIC_INDEX181" index="181"/>
      <RGIndex name="TZBSP_GENERIC_INDEX182" index="182"/>
      <RGIndex name="TZBSP_GENERIC_INDEX183" index="183"/>
      <RGIndex name="TZBSP_GENERIC_INDEX184" index="184"/>
      <RGIndex name="TZBSP_GENERIC_INDEX185" index="185"/>
      <RGIndex name="TZBSP_GENERIC_INDEX186" index="186"/>
      <RGIndex name="TZBSP_GENERIC_INDEX187" index="187"/>
      <RGIndex name="TZBSP_GENERIC_INDEX188" index="188"/>
      <RGIndex name="TZBSP_GENERIC_INDEX189" index="189"/>
      <RGIndex name="TZBSP_GENERIC_INDEX190" index="190"/>
      <RGIndex name="TZBSP_GENERIC_INDEX191" index="191"/>
      <RGIndex name="TZBSP_GENERIC_INDEX192" index="192"/>
      <RGIndex name="TZBSP_GENERIC_INDEX193" index="193"/>
      <RGIndex name="TZBSP_GENERIC_INDEX194" index="194"/>
      <RGIndex name="TZBSP_GENERIC_INDEX195" index="195"/>
      <RGIndex name="TZBSP_GENERIC_INDEX196" index="196"/>
      <RGIndex name="TZBSP_GENERIC_INDEX197" index="197"/>
      <RGIndex name="TZBSP_GENERIC_INDEX198" index="198"/>
      <RGIndex name="TZBSP_GENERIC_INDEX199" index="199"/>
      <RGIndex name="TZBSP_GENERIC_INDEX200" index="200"/>
      <RGIndex name="TZBSP_GENERIC_INDEX201" index="201"/>
      <RGIndex name="TZBSP_GENERIC_INDEX202" index="202"/>
      <RGIndex name="TZBSP_GENERIC_INDEX203" index="203"/>
      <RGIndex name="TZBSP_GENERIC_INDEX204" index="204"/>
      <RGIndex name="TZBSP_GENERIC_INDEX205" index="205"/>
      <RGIndex name="TZBSP_GENERIC_INDEX206" index="206"/>
      <RGIndex name="TZBSP_GENERIC_INDEX207" index="207"/>
      <RGIndex name="TZBSP_GENERIC_INDEX208" index="208"/>
      <RGIndex name="TZBSP_GENERIC_INDEX209" index="209"/>
      <RGIndex name="TZBSP_GENERIC_INDEX210" index="210"/>
      <RGIndex name="TZBSP_GENERIC_INDEX211" index="211"/>
      <RGIndex name="TZBSP_GENERIC_INDEX212" index="212"/>
      <RGIndex name="TZBSP_GENERIC_INDEX213" index="213"/>
      <RGIndex name="TZBSP_GENERIC_INDEX214" index="214"/>
      <RGIndex name="TZBSP_GENERIC_INDEX215" index="215"/>
      <RGIndex name="TZBSP_GENERIC_INDEX216" index="216"/>
      <RGIndex name="TZBSP_GENERIC_INDEX217" index="217"/>
      <RGIndex name="TZBSP_GENERIC_INDEX218" index="218"/>
      <RGIndex name="TZBSP_GENERIC_INDEX219" index="219"/>
      <RGIndex name="TZBSP_GENERIC_INDEX220" index="220"/>
      <RGIndex name="TZBSP_GENERIC_INDEX221" index="221"/>
      <RGIndex name="TZBSP_GENERIC_INDEX222" index="222"/>
      <RGIndex name="TZBSP_GENERIC_INDEX223" index="223"/>
      <RGIndex name="TZBSP_GENERIC_INDEX224" index="224"/>
      <RGIndex name="TZBSP_GENERIC_INDEX225" index="225"/>
      <RGIndex name="TZBSP_GENERIC_INDEX226" index="226"/>
      <RGIndex name="TZBSP_GENERIC_INDEX227" index="227"/>
      <RGIndex name="TZBSP_GENERIC_INDEX228" index="228"/>
      <RGIndex name="TZBSP_GENERIC_INDEX229" index="229"/>
      <RGIndex name="TZBSP_GENERIC_INDEX230" index="230"/>
      <RGIndex name="TZBSP_GENERIC_INDEX231" index="231"/>
      <RGIndex name="TZBSP_GENERIC_INDEX232" index="232"/>
      <RGIndex name="TZBSP_GENERIC_INDEX233" index="233"/>
      <RGIndex name="TZBSP_GENERIC_INDEX234" index="234"/>
      <RGIndex name="TZBSP_GENERIC_INDEX235" index="235"/>
      <RGIndex name="TZBSP_GENERIC_INDEX236" index="236"/>
      <RGIndex name="TZBSP_GENERIC_INDEX237" index="237"/>
      <RGIndex name="TZBSP_GENERIC_INDEX238" index="238"/>
      <RGIndex name="TZBSP_GENERIC_INDEX239" index="239"/>
      <RGIndex name="TZBSP_GENERIC_INDEX240" index="240"/>
      <RGIndex name="TZBSP_GENERIC_INDEX241" index="241"/>
      <RGIndex name="TZBSP_GENERIC_INDEX242" index="242"/>
      <RGIndex name="TZBSP_GENERIC_INDEX243" index="243"/>
      <RGIndex name="TZBSP_GENERIC_INDEX244" index="244"/>
      <RGIndex name="TZBSP_GENERIC_INDEX245" index="245"/>
      <RGIndex name="TZBSP_GENERIC_INDEX246" index="246"/>
      <RGIndex name="TZBSP_GENERIC_INDEX247" index="247"/>
      <RGIndex name="TZBSP_GENERIC_INDEX248" index="248"/>
      <RGIndex name="TZBSP_GENERIC_INDEX249" index="249"/>
      <RGIndex name="TZBSP_GENERIC_INDEX250" index="250"/>
      <RGIndex name="TZBSP_GENERIC_INDEX251" index="251"/>
      <RGIndex name="TZBSP_GENERIC_INDEX252" index="252"/>
      <RGIndex name="TZBSP_GENERIC_INDEX253" index="253"/>
      <RGIndex name="TZBSP_GENERIC_INDEX254" index="254"/>
      <RGIndex name="TZBSP_GENERIC_INDEX255" index="255"/>
      <RGIndex name="TZBSP_GENERIC_INDEX256" index="256"/>
      <RGIndex name="TZBSP_GENERIC_INDEX257" index="257"/>
      <RGIndex name="TZBSP_GENERIC_INDEX258" index="258"/>
      <RGIndex name="TZBSP_GENERIC_INDEX259" index="259"/>
      <RGIndex name="TZBSP_GENERIC_INDEX260" index="260"/>
      <RGIndex name="TZBSP_GENERIC_INDEX261" index="261"/>
      <RGIndex name="TZBSP_GENERIC_INDEX262" index="262"/>
      <RGIndex name="TZBSP_GENERIC_INDEX263" index="263"/>
      <RGIndex name="TZBSP_GENERIC_INDEX264" index="264"/>
      <RGIndex name="TZBSP_GENERIC_INDEX265" index="265"/>
      <RGIndex name="TZBSP_GENERIC_INDEX266" index="266"/>
      <RGIndex name="TZBSP_GENERIC_INDEX267" index="267"/>
      <RGIndex name="TZBSP_GENERIC_INDEX268" index="268"/>
      <RGIndex name="TZBSP_GENERIC_INDEX269" index="269"/>
      <RGIndex name="TZBSP_GENERIC_INDEX270" index="270"/>
      <RGIndex name="TZBSP_GENERIC_INDEX271" index="271"/>
      <RGIndex name="TZBSP_GENERIC_INDEX272" index="272"/>
      <RGIndex name="TZBSP_GENERIC_INDEX273" index="273"/>
      <RGIndex name="TZBSP_GENERIC_INDEX274" index="274"/>
      <RGIndex name="TZBSP_GENERIC_INDEX275" index="275"/>
      <RGIndex name="TZBSP_GENERIC_INDEX276" index="276"/>
      <RGIndex name="TZBSP_GENERIC_INDEX277" index="277"/>
      <RGIndex name="TZBSP_GENERIC_INDEX278" index="278"/>
      <RGIndex name="TZBSP_GENERIC_INDEX279" index="279"/>
      <RGIndex name="TZBSP_GENERIC_INDEX280" index="280"/>
      <RGIndex name="TZBSP_GENERIC_INDEX281" index="281"/>
      <RGIndex name="TZBSP_GENERIC_INDEX282" index="282"/>
      <RGIndex name="TZBSP_GENERIC_INDEX283" index="283"/>
      <RGIndex name="TZBSP_GENERIC_INDEX284" index="284"/>
      <RGIndex name="TZBSP_GENERIC_INDEX285" index="285"/>
      <RGIndex name="TZBSP_GENERIC_INDEX286" index="286"/>
      <RGIndex name="TZBSP_GENERIC_INDEX287" index="287"/>
      <RGIndex name="TZBSP_GENERIC_INDEX288" index="288"/>
      <RGIndex name="TZBSP_GENERIC_INDEX289" index="289"/>
      <RGIndex name="TZBSP_GENERIC_INDEX290" index="290"/>
      <RGIndex name="TZBSP_GENERIC_INDEX291" index="291"/>
      <RGIndex name="TZBSP_GENERIC_INDEX292" index="292"/>
      <RGIndex name="TZBSP_GENERIC_INDEX293" index="293"/>
      <RGIndex name="TZBSP_GENERIC_INDEX294" index="294"/>
      <RGIndex name="TZBSP_GENERIC_INDEX295" index="295"/>
      <RGIndex name="TZBSP_GENERIC_INDEX296" index="296"/>
      <RGIndex name="TZBSP_GENERIC_INDEX297" index="297"/>
      <RGIndex name="TZBSP_GENERIC_INDEX298" index="298"/>
      <RGIndex name="TZBSP_GENERIC_INDEX299" index="299"/>
      <RGIndex name="TZBSP_GENERIC_INDEX300" index="300"/>
      <RGIndex name="TZBSP_GENERIC_INDEX301" index="301"/>
      <RGIndex name="TZBSP_GENERIC_INDEX302" index="302"/>
      <RGIndex name="TZBSP_GENERIC_INDEX303" index="303"/>
      <RGIndex name="TZBSP_GENERIC_INDEX304" index="304"/>
      <RGIndex name="TZBSP_GENERIC_INDEX305" index="305"/>
      <RGIndex name="TZBSP_GENERIC_INDEX306" index="306"/>
      <RGIndex name="TZBSP_GENERIC_INDEX307" index="307"/>
      <RGIndex name="TZBSP_GENERIC_INDEX308" index="308"/>
      <RGIndex name="TZBSP_GENERIC_INDEX309" index="309"/>
      <RGIndex name="TZBSP_GENERIC_INDEX310" index="310"/>
      <RGIndex name="TZBSP_GENERIC_INDEX311" index="311"/>
      <RGIndex name="TZBSP_GENERIC_INDEX312" index="312"/>
      <RGIndex name="TZBSP_GENERIC_INDEX313" index="313"/>
      <RGIndex name="TZBSP_GENERIC_INDEX314" index="314"/>
      <RGIndex name="TZBSP_GENERIC_INDEX315" index="315"/>
      <RGIndex name="TZBSP_GENERIC_INDEX316" index="316"/>
      <RGIndex name="TZBSP_GENERIC_INDEX317" index="317"/>
      <RGIndex name="TZBSP_GENERIC_INDEX318" index="318"/>
      <RGIndex name="TZBSP_GENERIC_INDEX319" index="319"/>
      <RGIndex name="TZBSP_GENERIC_INDEX320" index="320"/>
      <RGIndex name="TZBSP_GENERIC_INDEX321" index="321"/>
      <RGIndex name="TZBSP_GENERIC_INDEX322" index="322"/>
      <RGIndex name="TZBSP_GENERIC_INDEX323" index="323"/>
      <RGIndex name="TZBSP_GENERIC_INDEX324" index="324"/>
      <RGIndex name="TZBSP_GENERIC_INDEX325" index="325"/>
      <RGIndex name="TZBSP_GENERIC_INDEX326" index="326"/>
      <RGIndex name="TZBSP_GENERIC_INDEX327" index="327"/>
      <RGIndex name="TZBSP_GENERIC_INDEX328" index="328"/>
      <RGIndex name="TZBSP_GENERIC_INDEX329" index="329"/>
      <RGIndex name="TZBSP_GENERIC_INDEX330" index="330"/>
      <RGIndex name="TZBSP_GENERIC_INDEX331" index="331"/>
      <RGIndex name="TZBSP_GENERIC_INDEX332" index="332"/>
      <RGIndex name="TZBSP_GENERIC_INDEX333" index="333"/>
      <RGIndex name="TZBSP_GENERIC_INDEX334" index="334"/>
      <RGIndex name="TZBSP_GENERIC_INDEX335" index="335"/>
      <RGIndex name="TZBSP_GENERIC_INDEX336" index="336"/>
      <RGIndex name="TZBSP_GENERIC_INDEX337" index="337"/>
      <RGIndex name="TZBSP_GENERIC_INDEX338" index="338"/>
      <RGIndex name="TZBSP_GENERIC_INDEX339" index="339"/>
      <RGIndex name="TZBSP_GENERIC_INDEX340" index="340"/>
      <RGIndex name="TZBSP_GENERIC_INDEX341" index="341"/>
      <RGIndex name="TZBSP_GENERIC_INDEX342" index="342"/>
      <RGIndex name="TZBSP_GENERIC_INDEX343" index="343"/>
      <RGIndex name="TZBSP_GENERIC_INDEX344" index="344"/>
      <RGIndex name="TZBSP_GENERIC_INDEX345" index="345"/>
      <RGIndex name="TZBSP_GENERIC_INDEX346" index="346"/>
      <RGIndex name="TZBSP_GENERIC_INDEX347" index="347"/>
      <RGIndex name="TZBSP_GENERIC_INDEX348" index="348"/>
      <RGIndex name="TZBSP_GENERIC_INDEX349" index="349"/>
      <RGIndex name="TZBSP_GENERIC_INDEX350" index="350"/>
      <RGIndex name="TZBSP_GENERIC_INDEX351" index="351"/>
      <RGIndex name="TZBSP_GENERIC_INDEX352" index="352"/>
      <RGIndex name="TZBSP_GENERIC_INDEX353" index="353"/>
      <RGIndex name="TZBSP_GENERIC_INDEX354" index="354"/>
      <RGIndex name="TZBSP_GENERIC_INDEX355" index="355"/>
      <RGIndex name="TZBSP_GENERIC_INDEX356" index="356"/>
      <RGIndex name="TZBSP_GENERIC_INDEX357" index="357"/>
      <RGIndex name="TZBSP_GENERIC_INDEX358" index="358"/>
      <RGIndex name="TZBSP_GENERIC_INDEX359" index="359"/>
      <RGIndex name="TZBSP_GENERIC_INDEX360" index="360"/>
      <RGIndex name="TZBSP_GENERIC_INDEX361" index="361"/>
      <RGIndex name="TZBSP_GENERIC_INDEX362" index="362"/>
      <RGIndex name="TZBSP_GENERIC_INDEX363" index="363"/>
      <RGIndex name="TZBSP_GENERIC_INDEX364" index="364"/>
      <RGIndex name="TZBSP_GENERIC_INDEX365" index="365"/>
      <RGIndex name="TZBSP_GENERIC_INDEX366" index="366"/>
      <RGIndex name="TZBSP_GENERIC_INDEX367" index="367"/>
      <RGIndex name="TZBSP_GENERIC_INDEX368" index="368"/>
      <RGIndex name="TZBSP_GENERIC_INDEX369" index="369"/>
      <RGIndex name="TZBSP_GENERIC_INDEX370" index="370"/>
      <RGIndex name="TZBSP_GENERIC_INDEX371" index="371"/>
      <RGIndex name="TZBSP_GENERIC_INDEX372" index="372"/>
      <RGIndex name="TZBSP_GENERIC_INDEX373" index="373"/>
      <RGIndex name="TZBSP_GENERIC_INDEX374" index="374"/>
      <RGIndex name="TZBSP_GENERIC_INDEX375" index="375"/>
      <RGIndex name="TZBSP_GENERIC_INDEX376" index="376"/>
      <RGIndex name="TZBSP_GENERIC_INDEX377" index="377"/>
      <RGIndex name="TZBSP_GENERIC_INDEX378" index="378"/>
      <RGIndex name="TZBSP_GENERIC_INDEX379" index="379"/>
      <RGIndex name="TZBSP_GENERIC_INDEX380" index="380"/>
      <RGIndex name="TZBSP_GENERIC_INDEX381" index="381"/>
      <RGIndex name="TZBSP_GENERIC_INDEX382" index="382"/>
      <RGIndex name="TZBSP_GENERIC_INDEX383" index="383"/>
      <RGIndex name="TZBSP_GENERIC_INDEX384" index="384"/>
      <RGIndex name="TZBSP_GENERIC_INDEX385" index="385"/>
      <RGIndex name="TZBSP_GENERIC_INDEX386" index="386"/>
      <RGIndex name="TZBSP_GENERIC_INDEX387" index="387"/>
      <RGIndex name="TZBSP_GENERIC_INDEX388" index="388"/>
      <RGIndex name="TZBSP_GENERIC_INDEX389" index="389"/>
      <RGIndex name="TZBSP_GENERIC_INDEX390" index="390"/>
      <RGIndex name="TZBSP_GENERIC_INDEX391" index="391"/>
      <RGIndex name="TZBSP_GENERIC_INDEX392" index="392"/>
      <RGIndex name="TZBSP_GENERIC_INDEX393" index="393"/>
      <RGIndex name="TZBSP_GENERIC_INDEX394" index="394"/>
      <RGIndex name="TZBSP_GENERIC_INDEX395" index="395"/>
      <RGIndex name="TZBSP_GENERIC_INDEX396" index="396"/>
      <RGIndex name="TZBSP_GENERIC_INDEX397" index="397"/>
      <RGIndex name="TZBSP_GENERIC_INDEX398" index="398"/>
      <RGIndex name="TZBSP_GENERIC_INDEX399" index="399"/>
      <RGIndex name="TZBSP_GENERIC_INDEX400" index="400"/>
      <RGIndex name="TZBSP_GENERIC_INDEX401" index="401"/>
      <RGIndex name="TZBSP_GENERIC_INDEX402" index="402"/>
      <RGIndex name="TZBSP_GENERIC_INDEX403" index="403"/>
      <RGIndex name="TZBSP_GENERIC_INDEX404" index="404"/>
      <RGIndex name="TZBSP_GENERIC_INDEX405" index="405"/>
      <RGIndex name="TZBSP_GENERIC_INDEX406" index="406"/>
      <RGIndex name="TZBSP_GENERIC_INDEX407" index="407"/>
      <RGIndex name="TZBSP_GENERIC_INDEX408" index="408"/>
      <RGIndex name="TZBSP_GENERIC_INDEX409" index="409"/>
      <RGIndex name="TZBSP_GENERIC_INDEX410" index="410"/>
      <RGIndex name="TZBSP_GENERIC_INDEX411" index="411"/>
      <RGIndex name="TZBSP_GENERIC_INDEX412" index="412"/>
      <RGIndex name="TZBSP_GENERIC_INDEX413" index="413"/>
      <RGIndex name="TZBSP_GENERIC_INDEX414" index="414"/>
      <RGIndex name="TZBSP_GENERIC_INDEX415" index="415"/>
      <RGIndex name="TZBSP_GENERIC_INDEX416" index="416"/>
      <RGIndex name="TZBSP_GENERIC_INDEX417" index="417"/>
      <RGIndex name="TZBSP_GENERIC_INDEX418" index="418"/>
      <RGIndex name="TZBSP_GENERIC_INDEX419" index="419"/>
      <RGIndex name="TZBSP_GENERIC_INDEX420" index="420"/>
      <RGIndex name="TZBSP_GENERIC_INDEX421" index="421"/>
      <RGIndex name="TZBSP_GENERIC_INDEX422" index="422"/>
      <RGIndex name="TZBSP_GENERIC_INDEX423" index="423"/>
      <RGIndex name="TZBSP_GENERIC_INDEX424" index="424"/>
      <RGIndex name="TZBSP_GENERIC_INDEX425" index="425"/>
      <RGIndex name="TZBSP_GENERIC_INDEX426" index="426"/>
      <RGIndex name="TZBSP_GENERIC_INDEX427" index="427"/>
      <RGIndex name="TZBSP_GENERIC_INDEX428" index="428"/>
      <RGIndex name="TZBSP_GENERIC_INDEX429" index="429"/>
      <RGIndex name="TZBSP_GENERIC_INDEX430" index="430"/>
      <RGIndex name="TZBSP_GENERIC_INDEX431" index="431"/>
      <RGIndex name="TZBSP_GENERIC_INDEX432" index="432"/>
      <RGIndex name="TZBSP_GENERIC_INDEX433" index="433"/>
      <RGIndex name="TZBSP_GENERIC_INDEX434" index="434"/>
      <RGIndex name="TZBSP_GENERIC_INDEX435" index="435"/>
      <RGIndex name="TZBSP_GENERIC_INDEX436" index="436"/>
      <RGIndex name="TZBSP_GENERIC_INDEX437" index="437"/>
      <RGIndex name="TZBSP_GENERIC_INDEX438" index="438"/>
      <RGIndex name="TZBSP_GENERIC_INDEX439" index="439"/>
      <RGIndex name="TZBSP_GENERIC_INDEX440" index="440"/>
      <RGIndex name="TZBSP_GENERIC_INDEX441" index="441"/>
      <RGIndex name="TZBSP_GENERIC_INDEX442" index="442"/>
      <RGIndex name="TZBSP_GENERIC_INDEX443" index="443"/>
      <RGIndex name="TZBSP_GENERIC_INDEX444" index="444"/>
      <RGIndex name="TZBSP_GENERIC_INDEX445" index="445"/>
      <RGIndex name="TZBSP_GENERIC_INDEX446" index="446"/>
      <RGIndex name="TZBSP_GENERIC_INDEX447" index="447"/>
      <RGIndex name="TZBSP_GENERIC_INDEX448" index="448"/>
      <RGIndex name="TZBSP_GENERIC_INDEX449" index="449"/>
      <RGIndex name="TZBSP_GENERIC_INDEX450" index="450"/>
      <RGIndex name="TZBSP_GENERIC_INDEX451" index="451"/>
      <RGIndex name="TZBSP_GENERIC_INDEX452" index="452"/>
      <RGIndex name="TZBSP_GENERIC_INDEX453" index="453"/>
      <RGIndex name="TZBSP_GENERIC_INDEX454" index="454"/>
      <RGIndex name="TZBSP_GENERIC_INDEX455" index="455"/>
      <RGIndex name="TZBSP_GENERIC_INDEX456" index="456"/>
      <RGIndex name="TZBSP_GENERIC_INDEX457" index="457"/>
      <RGIndex name="TZBSP_GENERIC_INDEX458" index="458"/>
      <RGIndex name="TZBSP_GENERIC_INDEX459" index="459"/>
      <RGIndex name="TZBSP_GENERIC_INDEX460" index="460"/>
      <RGIndex name="TZBSP_GENERIC_INDEX461" index="461"/>
      <RGIndex name="TZBSP_GENERIC_INDEX462" index="462"/>
      <RGIndex name="TZBSP_GENERIC_INDEX463" index="463"/>
      <RGIndex name="TZBSP_GENERIC_INDEX464" index="464"/>
      <RGIndex name="TZBSP_GENERIC_INDEX465" index="465"/>
      <RGIndex name="TZBSP_GENERIC_INDEX466" index="466"/>
      <RGIndex name="TZBSP_GENERIC_INDEX467" index="467"/>
      <RGIndex name="TZBSP_GENERIC_INDEX468" index="468"/>
      <RGIndex name="TZBSP_GENERIC_INDEX469" index="469"/>
      <RGIndex name="TZBSP_GENERIC_INDEX470" index="470"/>
      <RGIndex name="TZBSP_GENERIC_INDEX471" index="471"/>
      <RGIndex name="TZBSP_GENERIC_INDEX472" index="472"/>
      <RGIndex name="TZBSP_GENERIC_INDEX473" index="473"/>
      <RGIndex name="TZBSP_GENERIC_INDEX474" index="474"/>
      <RGIndex name="TZBSP_GENERIC_INDEX475" index="475"/>
      <RGIndex name="TZBSP_GENERIC_INDEX476" index="476"/>
      <RGIndex name="TZBSP_GENERIC_INDEX477" index="477"/>
      <RGIndex name="TZBSP_GENERIC_INDEX478" index="478"/>
      <RGIndex name="TZBSP_GENERIC_INDEX479" index="479"/>
      <RGIndex name="TZBSP_GENERIC_INDEX480" index="480"/>
      <RGIndex name="TZBSP_GENERIC_INDEX481" index="481"/>
      <RGIndex name="TZBSP_GENERIC_INDEX482" index="482"/>
      <RGIndex name="TZBSP_GENERIC_INDEX483" index="483"/>
      <RGIndex name="TZBSP_GENERIC_INDEX484" index="484"/>
      <RGIndex name="TZBSP_GENERIC_INDEX485" index="485"/>
      <RGIndex name="TZBSP_GENERIC_INDEX486" index="486"/>
      <RGIndex name="TZBSP_GENERIC_INDEX487" index="487"/>
      <RGIndex name="TZBSP_GENERIC_INDEX488" index="488"/>
      <RGIndex name="TZBSP_GENERIC_INDEX489" index="489"/>
      <RGIndex name="TZBSP_GENERIC_INDEX490" index="490"/>
      <RGIndex name="TZBSP_GENERIC_INDEX491" index="491"/>
      <RGIndex name="TZBSP_GENERIC_INDEX492" index="492"/>
      <RGIndex name="TZBSP_GENERIC_INDEX493" index="493"/>
      <RGIndex name="TZBSP_GENERIC_INDEX494" index="494"/>
      <RGIndex name="TZBSP_GENERIC_INDEX495" index="495"/>
      <RGIndex name="TZBSP_GENERIC_INDEX496" index="496"/>
      <RGIndex name="TZBSP_GENERIC_INDEX497" index="497"/>
      <RGIndex name="TZBSP_GENERIC_INDEX498" index="498"/>
      <RGIndex name="TZBSP_GENERIC_INDEX499" index="499"/>
      <RGIndex name="TZBSP_GENERIC_INDEX500" index="500"/>
      <RGIndex name="TZBSP_GENERIC_INDEX501" index="501"/>
      <RGIndex name="TZBSP_GENERIC_INDEX502" index="502"/>
      <RGIndex name="TZBSP_GENERIC_INDEX503" index="503"/>
      <RGIndex name="TZBSP_GENERIC_INDEX504" index="504"/>
      <RGIndex name="TZBSP_GENERIC_INDEX505" index="505"/>
      <RGIndex name="TZBSP_GENERIC_INDEX506" index="506"/>
      <RGIndex name="TZBSP_GENERIC_INDEX507" index="507"/>
      <RGIndex name="TZBSP_GENERIC_INDEX508" index="508"/>
      <RGIndex name="TZBSP_GENERIC_INDEX509" index="509"/>
      <RGIndex name="TZBSP_GENERIC_INDEX510" index="510"/>
      <RGIndex name="TZBSP_GENERIC_INDEX511" index="511"/>
    </RGIndices>
    <XPUHWIntegrationDefaults>
      <XPU_REV MAJOR="0x2" MINOR="0x006" STEP="0x0000"/>
    </XPUHWIntegrationDefaults>
  </HWConfigDefaults>
  <SWConfigDefaults>
    <!-- XPU top level flags and register defaults -->
    <XPU_FLAGS enabled="true" owner="TZ"/>
    <XPU_SCR SCLEIE="false" SCFGEIE="false" DYNAMIC_CLK_EN="true" NSRGCLEE="false" NSCFGE="true" SDCDEE="true" SEIE="true" SCLERE="true" SCFGERE="true" XPUNSE="true"/>
    <XPU_SWDR SCFGWD="false"/>
    <XPU_MCR CLEIE="false" CFGEIE="false" DYNAMIC_CLK_EN="true" DCDEE="false" EIE="false" CLERE="true" CFGERE="true" XPUMSAE="false"/>
    <XPU_CR AMT_MSACLROE="false" AMT_MSACLRWE="false" MSAE="false" AMT_2MGE="false" CLEIE="false" CFGEIE="false" DYNAMIC_CLK_EN="true" AMTE="false" DCDEE="true" EIE="true" CLERE="true" CFGERE="true" XPUVMIDE="true"/>
    <XPU_UMR_ACR rvmids="" wvmids=""/>
    <XPU_UMR_CNTL MSACLROE="false" MSACLRWE="false"/>
    <!-- XPU partition/resource group flags and register defaults -->
    <XPU_RGn_FLAGS enabled="true" static="true" owner="TZ"/>
    <XPU_RGn_SCR SCLROE="false" VMIDCLROE="false" MSACLROE="false" VMIDCLRWE="false" MSACLRWE="false"/>
    <XPU_RGn_MCR MSACLROE="false" VMIDCLROE="false" SCLROE="false" VMIDCLE="false" SCLE="false"/>
  </SWConfigDefaults>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20SNOC%20CFG%20MPU1132%204%20M19L12%20AHB%20BASE.XPU%20CFG%20SNOC%20CFG%20MPU1132%204%20M19L12%20AHB -->
  <MPU name="CHEEL.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB" flatFileInstanceName="CHEEL.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB" xpuPhysicalAddress="0x0002D000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="19"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="4"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="ALL" wvmids="ALL"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0x00580000" end="0x00587000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ controlled error log and control registers. Region also contains SNOC IP related parameters, checksum etc. Providing access to TZ makes sure that the logging of the traffic and observability is secured. Also contains performance monitoring registerson the interconnectwhich are dedicated to TZ and can not be observed by non-trusted entities. Contains transaction, address, opcode filtering per port. Sensitive assets as they provide visibility to all transactions crossing the interconnect from all the ports.Secure partition need not have TZ vmid based access.
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20SNOC%20CFG%20MPU1132%204%20M19L12%20AHB%20BASE.XPU%20CFG%20SNOC%20CFG%20MPU1132%204%20M19L12%20AHB
NB error RG1
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" start="0x00587000" end="0x00589000" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Quality of Service related registers for the Modem. determines relative priority of the port and must be controlled by MSS. Two read-only registers for Core and Revision ID and single priority register Quality of Service related registers for the Modem. determines relative priority of the port and must be controlled by NAV Two read-only registers for Core and Revision ID and single priority register
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" start="0x0058b000" end="0x00593000" rvmids="AP,AP_CPU,RPM,WLAN" wvmids="AP,AP_CPU,RPM,WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
The purpose of this partition is to block MSA=1 traffic. Master side SMMU/MMU further breaks down this partition for each master.
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20PCNOC%20CFG%20MPU1132%204%20M19L12%20AHB%20BASE.XPU%20CFG%20PCNOC%20CFG%20MPU1132%204%20M19L12%20AHB -->
  <MPU name="CHEEL.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB" flatFileInstanceName="CHEEL.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB" xpuPhysicalAddress="0x0002E000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="19"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="4"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="ALL" wvmids="ALL"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0x00500000" end="0x00501000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Observation and error logging Only enabled for TZ access
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0x00501000" end="0x00507000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Profiling information
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
seansw
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20PRNG%20CFG%20APU1132%201%20BASE.XPU%20CFG%20PRNG%20CFG%20APU1132%201 -->
  <APU name="CHEEL.XPU_CFG_PRNG_CFG_APU1132_1_BASE.XPU_CFG_PRNG_CFG_APU1132_1" flatFileInstanceName="CHEEL.XPU_CFG_PRNG_CFG_APU1132_1_BASE.XPU_CFG_PRNG_CFG_APU1132_1" xpuPhysicalAddress="0x0002F000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="1"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
All masters in the SoC need READ access to the PRNG. Only writable by TrustZone Osman: Changed to confirmed as no change on this from Badger. Confirmed by Yongjin
</SecurityRationale>
          <SecurityRationalePoC>
vineeto,goels, yongjink
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00022000" end="0x00023000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20RPM%20CFG%20MPU1132%202%20M21L12%20AHB%20BASE.XPU%20CFG%20RPM%20CFG%20MPU1132%202%20M21L12%20AHB -->
  <MPU name="CHEEL.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB" flatFileInstanceName="CHEEL.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB" xpuPhysicalAddress="0x00033000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="21"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="2"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="" wvmids=""/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" start="0x00280000" end="0x00289000" rvmids="RPM" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM CSR, Timers, APU
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.XPU%20CFG%20RPM%20CFG%20MPU1132%202%20M21L12%20AHB%20BASE.XPU%20CFG%20RPM%20CFG%20MPU1132%202%20M21L12%20AHB
NB error RG1
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS,RPM
NB error wvmids: RPM
-->
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" start="0x00290000" end="0x002a0000" rvmids="AP,AP_CPU,MSS,RPM" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM data ram
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU -->
  <MPU name="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_TCU_MPU" flatFileInstanceName="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_TCU_MPU" xpuPhysicalAddress="0x00034000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="20"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="16"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="ALL" wvmids="ALL"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0x01e00000" end="0x01e20000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
aTCU global registers. Initially locked to TZ once hypervisor is in place, the inherent protection is to be used for secure assets and hypervisor would own this address space
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0x01e20000" end="0x01e22000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
CB0 and CB1 Stage 2 context Banks. Programmed by TZ but they are not "Secure Context Banks" in SMMU HW.
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0x01e30000" end="0x01e38000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
CB16~23 Stage-1 context banks controlled by TZ but they are not "Secure Context Banks" in SMMU HW.
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0x01ef0000" end="0x01ef1000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMMU Secure registers including interrupt selection, various override controls, CATS controls, PTW VMID. It is assumed that there is no confidentiality issue in providing read access to other masters.
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0x01ef1000" end="0x01ef2000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Initially locked to TZ but can be given to hypervisor as well, the assets here belong to hypervisor.
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="false" msa="true" start="0x01ef3000" end="0x01ef4000" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
Modem owned SMMU assets that controls the enforcement of VA=PA for all three TBUs in Modem SS
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" start="0x01ef4000" end="0x01efe000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SID2VMID for JPEG, VFE, MDP, VENUS, Pronto, Dime, GPS, QDSP, GFX. To configure the assignment of VMIDs per stream
</SecurityRationale>
          <SecurityRationalePoC>
okoyuncu, satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" start="0x01f00000" end="0x01f08000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
gTCU global registers. Initially locked to TZ once hypervisor is in place, the inherent protection is to be used for secure assets and hypervisor would own this address space
</SecurityRationale>
          <SecurityRationalePoC>
ykundu,satyakim
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" start="0x01f08000" end="0x01f09000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZowned GFXcontext bank (CB0). This is stage-2 CBmanaged by TZ. If later, we decide that stage-2 are purely HYP assets, we can remove the RG and protect them by S2 page tables.
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG9
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG10
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX10" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG11
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX11" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG12
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG13
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX13" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG14
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX14" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20TCU%20MPU
NB info RG15
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX15" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
ykundu, satyakim, sasbe
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20DIME%20MPU -->
  <MPU name="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_DIME_MPU" flatFileInstanceName="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_DIME_MPU" xpuPhysicalAddress="0x00035000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="31"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="10"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="MSS,AP,AP_CPU" wvmids="MSS,AP,AP_CPU"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0x00000000" end="0x80000000" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Modem is excluded to access fromentire MSM register address space and can only access to DDR with MSA=1
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20GPS%20MPU -->
  <MPU name="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_GPS_MPU" flatFileInstanceName="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_GPS_MPU" xpuPhysicalAddress="0x00036000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="31"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="10"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="MSS" wvmids="MSS"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0x00000000" end="0x80000000" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
GPSand CEare excluded from accessingto the entire MSM register address space and can only access to DDR with MSA=1
</SecurityRationale>
          <SecurityRationalePoC>
tzeng, okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU -->
  <MPU name="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_QDSP_MPU" flatFileInstanceName="CHEEL.SMMU_500_MPU_WRAPPER.SMMU_SS_QDSP_MPU" xpuPhysicalAddress="0x00037000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="31"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="10"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="MSS" wvmids="MSS"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG0
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rwe="true" start="0x04800000" end="0x80000000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Following address spaces are the ones excluded from Q6's memory view. This is a master side MPU that achieves exclusion of all address spaces which are specified as a partition and inclusion of all unmapped partitions. This partition is for64bit CATS 128bit CATS A53SS WCSS QDSS STM SNOC_BUS_TIMEOUT IMEMGMEM APSS L2/TCM USB BLSP SDC1/2 ULTAUDIO (accessed w/ msa=0)
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG1
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" rwe="true" start="0x01980000" end="0x01ef3000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMMU500_WRAPPER OXILICAMERA MDSS
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG2
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" rwe="true" start="0x01ef4000" end="0x02000000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Remaining SMMU 500_WRAPPER Registers
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG3
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" rwe="true" start="0x01820000" end="0x01900000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
GCC resources not protected by RPU
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG4
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" rwe="true" start="0x0040e000" end="0x004a0000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
EBI1 Phy Cfg + BIMCCFG (Modem will access BIMCCFGspace with MSA=1 attribute). Only the relevant Modem partitions will be visible to Modem with MSA=1 and the rest will be excluded by RG 4 and 5 of this MPU
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG5
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" rwe="true" start="0x00200000" end="0x0040c000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Remaining BIMC_Mxxx_PROF/MPORT RPM
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG6
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" rwe="true" start="0x00062000" end="0x00068000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM MSG RAM non modem Channels
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG7
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" rwe="true" start="0x00060000" end="0x00061000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM MSG RAM non modem Channels
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SMMU%20500%20MPU%20WRAPPER.SMMU%20SS%20QDSP%20MPU
NB error RG8
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" rwe="true" start="0x00023000" end="0x00058000" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="SCR.=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
OCIMEM CSR RBCPR SPDM SMMU_500_MPU WRAPPER PCNOC_0~9_BUS_TIMEOUT XPU CFG
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
UNUSEDPARTITION
</SecurityRationale>
          <SecurityRationalePoC>
tzeng,okoyuncu
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU -->
  <MPU name="CHEEL.OCIMEM_WRAPPER_CSR.MPU" flatFileInstanceName="CHEEL.OCIMEM_WRAPPER_CSR.MPU" xpuPhysicalAddress="0x00053000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="10"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="20"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="8"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="" wvmids=""/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" start="0x08603800" end="0x08604000" rvmids="AP,AP_CPU,NO_ACCESS" wvmids="AP,AP_CPU,NO_ACCESS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
2KB USB Trace Pipe, added R/W access to NO_ACCESS - CR670770
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0x08601000" end="0x08603800" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
10KB TrustZone (SEE) memory
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" start="0x08600000" end="0x08601000" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
4KB Shared Memory
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU
NB info RG3
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition Disabled
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU
NB info RG4
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition Disabled
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU
NB info RG5
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition Disabled
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU
NB info RG6
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition Disabled
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.OCIMEM%20WRAPPER%20CSR.MPU
NB info RG7
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition Disabled
</SecurityRationale>
          <SecurityRationalePoC>
gbhat,spuliven,goels
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.SECURITY%20CONTROL.APU1132%2010 -->
  <APU name="CHEEL.SECURITY_CONTROL.APU1132_10" flatFileInstanceName="CHEEL.SECURITY_CONTROL.APU1132_10" xpuPhysicalAddress="0x0005F000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="10"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Fuses Covered by this RG: Memory Configuration, Calibration, OEM PK Hash, QC Secure Boot, OEM Secure Boot, Feature Config, OEM Config, VID/PID, Anti-Rollback #2 (Root Cert APP Index), Anti-Rollback #1, RD/WR Permissions, JTAG ID, Feature ID, Serial Number, PTERegisters Covered by this RG:ACC_IR/DR,SEC_CTRL_HW_VERSIONFEATURE_CONFIG0FEATURE_CONFIG1FEATURE_CONFIG2FEATURE_CONFIG3FEATURE_CONFIG4FEATURE_CONFIG5OEM_CONFIG0OEM_CONFIG1OEM_CONFIG2OEM_CONFIG3BOOT_CONFIGSECURE_BOOTn, n=[1..8]OVERRIDE_0OVERRIDE_1OVERRIDE_2OVERRIDE_3
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00058000" end="0x00058024" RGIndex="0" RG=""/>
            <Range start="0x00058030" end="0x00058054" RGIndex="0" RG=""/>
            <Range start="0x00058098" end="0x00058114" RGIndex="0" RG=""/>
            <Range start="0x0005c000" end="0x0005c024" RGIndex="0" RG=""/>
            <Range start="0x0005c030" end="0x0005c054" RGIndex="0" RG=""/>
            <Range start="0x0005c098" end="0x0005c114" RGIndex="0" RG=""/>
            <Range start="0x0005e000" end="0x0005e064" RGIndex="0" RG=""/>
            <Range start="0x0005e06c" end="0x0005e06c" RGIndex="0" RG=""/>
            <Range start="0x0005e07c" end="0x0005e084" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Fuses Covered by this RG:Boot ROM Patch,Secondary KDKRegisters Covered by this RG:APP_PROC_CFG,SPDM_DYN_SECURE_MODE
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00058078" end="0x00058094" RGIndex="1" RG=""/>
            <Range start="0x00058118" end="0x000581d4" RGIndex="1" RG=""/>
            <Range start="0x0005c078" end="0x0005c094" RGIndex="1" RG=""/>
            <Range start="0x0005c118" end="0x0005c1d4" RGIndex="1" RG=""/>
            <Range start="0x0005e070" end="0x0005e070" RGIndex="1" RG=""/>
            <Range start="0x0005e088" end="0x0005e088" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="false" msa="true" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Fuses Covered by this RG:Primary KDK (Read/Write locked by fuse)Registers Covered by this RG:OVERRIDE_4Removing MSS VMID since this should be solely controlled by MSA bit
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito, mmiranda
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00058058" end="0x00058074" RGIndex="2" RG=""/>
            <Range start="0x0005c058" end="0x0005c074" RGIndex="2" RG=""/>
            <Range start="0x0005e068" end="0x0005e068" RGIndex="2" RG=""/>
            <Range start="0x0005e074" end="0x0005e074" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="true" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Fuses Covered by this RG:Anti-Rollback #3.This region is used for Root Certificate Modem IndexAlthough no clear usecase identified for granting READ access to ALL, there is no confidential information and kept such access for SW compatibility
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito, mmiranda
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00058028" end="0x0005802c" RGIndex="3" RG=""/>
            <Range start="0x0005c028" end="0x0005c02c" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.SECURITY%20CONTROL.APU1132%2010
NB error RG4
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLRWE="true" MSACLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Registers Covered by this RG:QFPROM_CLK_CTL,ACC_VERIDACC_FEATSETn, n=[0..7]ACC_STATEQFPROM_BLOW_TIMERQFPROM_TEST_CTRLQFPROM_ACCELQFPROM_BLOW_STATUSQFPROM_ROM_ERRORQFPROM_BIST_CTRLQFPROM_BIST_ERRORQFPROM_HASH_SIGNATUREn, n=[0..7]HW_KEY_STATUSRESET_JDR_STATUSFEC_ESRFEC_EAROsmanChanged to confirmed: needs Dhaval's confirmation
</SecurityRationale>
          <SecurityRationalePoC>
dhavalp,mmiranda
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0005a000" end="0x0005affc" RGIndex="4" RG=""/>
            <Range start="0x0005e078" end="0x0005e078" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Spare region 15, OEMs choose permissions. Currently locked to TZ
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x000581d8" end="0x000581dc" RGIndex="5" RG=""/>
            <Range start="0x0005c1d8" end="0x0005c1dc" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Spare region 16, OEMs choose permissions.Currently locked to TZ
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x000581e0" end="0x000581e4" RGIndex="6" RG=""/>
            <Range start="0x0005c1e0" end="0x0005c1e4" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Spare region 17, OEMs choose permissions.Currently locked to TZ
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x000581e8" end="0x000581ec" RGIndex="7" RG=""/>
            <Range start="0x0005c18e" end="0x0005c1ec" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Spare region 18, OEMs choose permissions.Currently locked to TZ
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x000581f0" end="0x000581f4" RGIndex="8" RG=""/>
            <Range start="0x0005c1f0" end="0x0005c1f4" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Spare region 19, OEMs choose permissions.Currently locked to TZ
</SecurityRationale>
          <SecurityRationalePoC>
bhadrik, mdivito
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x000581f8" end="0x000581fc" RGIndex="9" RG=""/>
            <Range start="0x0005c1f8" end="0x0005c1fc" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.BOOT%20ROM.BOOT%20ROM%20MPU1032%203%20M20L12%20AHB -->
  <MPU name="CHEEL.BOOT_ROM.BOOT_ROM_MPU1032_3_M20L12_AHB" flatFileInstanceName="CHEEL.BOOT_ROM.BOOT_ROM_MPU1032_3_M20L12_AHB" xpuPhysicalAddress="0x001FF000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="20"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="3"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="" wvmids=""/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="true" start="0x00118000" end="0x00124000" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Modem Only Modem PBL.
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda, yanrul,okoyuncu, goels, taaran, spuliven
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0x00100000" end="0x00118000" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
It is only readable by NS=0
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda, okoyuncu, yanrul, goels, taaran, spuliven
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BOOT%20ROM.BOOT%20ROM%20MPU1032%203%20M20L12%20AHB
NB info RG0
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Unused partition
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda, okoyuncu, yanrul, goels, taaran, spuliven
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.RPM.APU -->
  <APU name="CHEEL.RPM.APU" flatFileInstanceName="CHEEL.RPM.APU" xpuPhysicalAddress="0x00287000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="2"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rvmids="RPM" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
This address is same as original code RAM. APPs (SBL NS=0) will have R/W access during boot. RPM will have R/W access to this portion of memory.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi,hemang,yanrul,okoyuncu,
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00200000" end="0x00220000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rvmids="RPM" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
This range is new and for DDR purpose. Mission mode: RPM only have read and execution access to the top 16KB, no write access. For debug/bring up only (internal only), TZ can optionally open the RPM write access to the top 16KB. (Based on Yanru's email response.) Also agreed by Osman, Tom Wang, Qing, Yanru, Dhaval in the meeting happened on 10/23/2013. However there are still concerns on buffer required by RPM and other thing. by default TZ will have access to non-secure partitions
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi,hemang,yanrul,okoyuncu,
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00220000" end="0x00224000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0 -->
  <MPU name="CHEEL.BIMC.BIMC_S_DDR0" flatFileInstanceName="CHEEL.BIMC.BIMC_S_DDR0" xpuPhysicalAddress="0x0044A000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="1"/>
        <Parameter name="ASYNC_MODE" value="1"/>
        <Parameter name="BLED" value="1"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="1"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="13"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="31"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="25"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="1"/>
        <Parameter name="SAVERESTORE_HW_EN" value="1"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="AP,AP_CPU,WLAN,VIDEO" wvmids="AP,AP_CPU,WLAN,VIDEO"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" start="0x8ef00000" end="0x8f500000" rvmids="VIDEO" wvmids="VIDEO">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Venus Firmware (6MB)
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" start="0x8ea00000" end="0x8ef00000" rvmids="WLAN" wvmids="WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
WLANFirmware (5MB)
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" start="0x87900000" end="0x87c00000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TrustZone Apps (3MB)
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG3
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS,WLAN
NB error wvmids: AP,AP_CPU,MSS,WLAN
-->
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" start="0x87ce0000" end="0x87d00000" rvmids="AP,AP_CPU,MSS,WLAN" wvmids="AP,AP_CPU,MSS,WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RFSA Buffer 128KB
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe,pkalapat
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0x87e80000" end="0x87fdf000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TrustZone non-relocatable (1536KB)
</SecurityRationale>
          <SecurityRationalePoC>
goels,prathi
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG5
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
UNUSED (previously used by hypervisor but in 8909 hyp has been removed)
</SecurityRationale>
          <SecurityRationalePoC>

</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="false" msa="false" start="0x87d00000" end="0x87e00000" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMEM legacy area (280KB) (need to confirm)
</SecurityRationale>
          <SecurityRationalePoC>
ssubbiah
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG7
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,WLAN
NB error wvmids: MSS,WLAN
-->
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" start="0x87d46000" end="0x87d5a000" rvmids="MSS,WLAN" wvmids="MSS,WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMEM Modem -- WLAN (80K) (need to confirm)
</SecurityRationale>
          <SecurityRationalePoC>
ssubbiah
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" start="0x87d5a000" end="0x87d86000" rvmids="AP,AP_CPU,WLAN" wvmids="AP,AP_CPU,WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMEM AP -- WLAN (176KB)(need to confirm)
</SecurityRationale>
          <SecurityRationalePoC>
ssubbiah
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG9
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" start="0x87d86000" end="0x87dff000" rvmids="AP,AP_CPU,MSS" wvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMEM AP -- Modem (484KB)(need to confirm)
</SecurityRationale>
          <SecurityRationalePoC>
ssubbiah
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" start="0x87dff000" end="0x87e00000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMEM TOC (4K), one time write during SBL and then read only by all cores
</SecurityRationale>
          <SecurityRationalePoC>
ssubbiah
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG11
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX11" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DYNAMIC Partition (total 5 dynamic partition including this and 4 below)
</SecurityRationale>
          <SecurityRationalePoC>
goels
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG12
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DYNAMIC Partition
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG13
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX13" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DYNAMIC Partition
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG14
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX14" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DYNAMIC Partition
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG15
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX15" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="false" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DYNAMIC Partition
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG16
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX16" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Unused Partition
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG17
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,TZ
NB error wvmids: TZ
-->
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG17
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,TZ
NB error wvmids: TZ
-->
        <PRTn index="TZBSP_GENERIC_INDEX17" sec="false" msa="false" start="0x87ffd000" end="0x87ffe000" rvmids="MSS,TZ" wvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ - Modem secure channel
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG18
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,TZ
NB error wvmids: MSS,TZ
-->
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG18
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,TZ
NB error wvmids: MSS,TZ
-->
        <PRTn index="TZBSP_GENERIC_INDEX18" sec="false" msa="false" start="0x87ffe000" end="0x87fff000" rvmids="MSS,TZ" wvmids="MSS,TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ MSS LPASS secure channel
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG19
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: TZ,WLAN
NB error wvmids: TZ,WLAN
-->
        <PRTn index="TZBSP_GENERIC_INDEX19" sec="false" msa="false" start="0x87fff000" end="0x88000000" rvmids="TZ,WLAN" wvmids="TZ,WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ WCNSS secure channel
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB info RG20
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX20" sec="true" msa="false" start="0x87fdf000" end="0x87ffd000" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ Diag Area
</SecurityRationale>
          <SecurityRationalePoC>
goels,sasbe
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG21
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX21" sec="false" msa="false" start="0xffffffff" end="0xffffffff" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
CORE utilities use case (MSA Owned)
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.BIMC.BIMC%20S%20DDR0
NB error RG22
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX22" sec="false" msa="false" start="0xffffffff" end="0xffffffff" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
MBA BAM buffer communication (MSA Owned)
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX23" sec="false" msa="true" start="0xffffffff" end="0xffffffff" rvmids="AP,AP_CPU,MSS" wvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
Shared EFS/MBA Area (1408KB).
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX24" sec="false" msa="true" start="0xffffffff" end="0xffffffff" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
Modem Firmware (90MB)
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.MPM2%20MPM.APU -->
  <APU name="CHEEL.MPM2_MPM.APU" flatFileInstanceName="CHEEL.MPM2_MPM.APU" xpuPhysicalAddress="0x004A7000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="11"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rwe="true" rvmid="" wvmid="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
MPM MPM ARM registers. Controls sleep mode, which is an RPM-owned decision.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a0000" end="0x004a1000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rwe="true" rvmid="" wvmid="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
global_ctl_cntr All the control registers in Global Counter. Initially configured by boot, but frequency selection changed by RPM on every XO shutdown cycle.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a1000" end="0x004a2000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" roge="true" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
global_rd_cntr RO registers in Global Counter. Global counter read exposed to all subsystems. The value is already propagated to subsystems so read does not reveal additional information. Read by everyone is used for debugging purpose.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a2000" end="0x004a3000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" roge="true" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Sleep_cntr Sleep timer registers. Slow clock counter exposed (mainly for GPS and BT, but could be used for debug globally). Global counter may lose accuracy when it goes to sleep , this counter will never lose time.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a3000" end="0x004a4000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rwe="true" rvmid="" wvmid="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Qtmr_ac Qtimer Access Control Registers. System wakeup timer configuration, managed by RPM.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a4000" end="0x004a5000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="false" msa="false" rwe="true" rvmid="" wvmid="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Qtmr_v1 Qtimer Frame View1 Registers. System wakeup timer, managed by RPM.
</SecurityRationale>
          <SecurityRationalePoC>
rjoshi
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a5000" end="0x004a6000" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="false" msa="true" rwe="true" rvmid="" wvmid="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
Tsync Modem Tsync logic registers. This is a modem block.
</SecurityRationale>
          <SecurityRationalePoC>
tcurtiss
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a6000" end="0x004a7000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" roge="true" rwe="true" rvmid="" wvmid="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Temp_Sensor TSENS SROT registers. In the current implementation, AP needs to control the sensor polling rate. March 2014 update: CR 634772 change write permission to no access. The rationale for this change is that we want to lock down the TSENS SROT register configuration and thus secure the min/max critical thresholds that prevent the chip temperature from exceeding the silicon junction temp (Tj) limits. Also open read to ALL.
</SecurityRationale>
          <SecurityRationalePoC>
aderbysh
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a8000" end="0x004a9000" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" roge="true" rwe="true" rvmid="" wvmid="AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Temp_Sensor_tm TSENS Thermal Mitigation Client Registers. AP needs to set limits in these registers. Every thermal client should be able to read thermal sensors. Now only AP reads it but would like to open it up to other subsystems. March 2014 update: open read to ALL.
</SecurityRationale>
          <SecurityRationalePoC>
aderbysh
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004a9000" end="0x004aa000" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Wdog Secure watchdog registers. Controlled by TZ
</SecurityRationale>
          <SecurityRationalePoC>
tkukola
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004aa000" end="0x004ab000" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rwe="true" rvmid="" wvmid="AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
PsHold PS_HOLD registers. Powering down the device or restart is controlled by AP.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004ab000" end="0x004ac000" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.DEHR%20BIMC%20WRAPPER.DEHR%20XPU -->
  <APU name="CHEEL.DEHR_BIMC_WRAPPER.DEHR_XPU" flatFileInstanceName="CHEEL.DEHR_BIMC_WRAPPER.DEHR_XPU" xpuPhysicalAddress="0x004B0000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="0"/>
        <Parameter name="NRG" value="2"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="true" roge="true" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLROE="true"/>
          <SecurityRationale>
Lock bit and enable bit are under this resource group. Modem first locks the configuration and after verifying the configuration is intact enables the DEHRfunctionality. For normal operation,this RG only needs to be accessible by MSA. For debugging purpose, everyone needs to have read accessRPM access requested per CR488019. There is no secret in this resource group so READ-ONLYaccess by all masters is granted. Refer to DEHR HDD and HPG for details.
</SecurityRationale>
          <SecurityRationalePoC>
sreza
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004b3000" end="0x004b4000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" roge="true" rvmid="" wvmid="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DEHR configuration space except security register For normal operation, this RG should be writable by TZ and readable by MSA and RPM.Since this is a single vmid xPU so we are giving read to ALL and write only to TZ.
</SecurityRationale>
          <SecurityRationalePoC>
sreza
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x004b2000" end="0x004b3000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM -->
  <APU name="CHEEL.CRYPTO0_CRYPTO_TOP.XPU2_BAM" flatFileInstanceName="CHEEL.CRYPTO0_CRYPTO_TOP.XPU2_BAM" xpuPhysicalAddress="0x00702000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="21"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="0"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_CONTROL Configured and enabled in TZ by BAM driver at runtime. Non-TZ execution enviornments should not be able to disable or change BAM_CONTROL block. ROGE is achieved by setting the vmidclroe for this RG.
</SecurityRationale>
          <SecurityRationalePoC>
roshanl
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00704000" end="0x00705000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM
NB error RG1
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,TZ
NB error wvmids: AP,AP_CPU,TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rwvmids="AP,AP_CPU,TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_DEBUG Need access in all EEs. Otherwise, BAM debug will not be possible for BAM related crypto issues. Union of pipe access
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00705000" end="0x00706000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_TRUST Trust group by definition must be owned by TZ. Primarily for BAM security setup
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00706000" end="0x00707000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_EE0 CE0 single TZ-dedicated EE
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00707000" end="0x00708000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM
NB error RG4
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,TZ
NB error wvmids: AP,AP_CPU,TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rwvmids="AP,AP_CPU,TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_EE1 CE0 single AP-dedicated EE
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00708000" end="0x00709000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_EE2 Not used, defaults to TZ
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00709000" end="0x0070a000" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_BAM_EE3 Not used, defaults to TZ
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0070a000" end="0x0070b000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM
NB error RG7
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,TZ
NB error wvmids: AP,AP_CPU,TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" rwvmids="AP,AP_CPU,TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_CFG Since config is shared, SW need to make sure all the registers are cleared out
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073a000" end="0x0073b000" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_QC_KEY No use case on 8974 for AP using QC HW key
</SecurityRationale>
          <SecurityRationalePoC>
yongjink
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073b000" end="0x0073c000" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM
NB error RG9
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: TZ
NB error wvmids: TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" rwvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_OEM_KEY OEM key is assigned to TZ since customer needs to blow their own key
</SecurityRationale>
          <SecurityRationalePoC>
yongjink
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073c000" end="0x0073d000" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CRYPTO0%20CRYPTO%20TOP.XPU2%20BAM
NB error RG10
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,TZ
NB error wvmids: AP,AP_CPU,TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rwvmids="AP,AP_CPU,TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_LEGACY_SW_KEY SW should set clear_ctx so that key is cleared
</SecurityRationale>
          <SecurityRationalePoC>
yongjink
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073d000" end="0x0073e000" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX11" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_PIPE_SW_KEY Pipe key RG is owned by TZ. Key generation and setting up the pipe key will be done by TZ for HLOS to use pipe key.
</SecurityRationale>
          <SecurityRationalePoC>
yongjink
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073e000" end="0x0073f000" RGIndex="11" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZBSP_CRYPTO0_RG_DEBUG We don't want the debug registers to be usable by untrusted sources.
</SecurityRationale>
          <SecurityRationalePoC>
mkbatenb
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0073f000" end="0x00740000" RGIndex="12" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX13" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TrustZone owns Channel-0 (pipes 0,1). TZBSP_CRYPTO0_RG_BAM_PIPE0
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00717000" end="0x00718000" RGIndex="13" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX14" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TrustZone owns Channel-0 (pipes 0,1).TZBSP_CRYPTO0_RG_BAM_PIPE1
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00718000" end="0x00719000" RGIndex="14" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX15" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HLOSowns Channels 1 and 2 (pipes 2~5). TZBSP_CRYPTO0_RG_BAM_PIPE2
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x00719000" end="0x0071a000" RGIndex="15" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX16" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HLOS owns Channels 1 and 2 (pipes 2~5). TZBSP_CRYPTO0_RG_BAM_PIPE3
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0071a000" end="0x0071b000" RGIndex="16" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX17" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HLOS owns Channels 1 and 2 (pipes 2~5). TZBSP_CRYPTO0_RG_BAM_PIPE4
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0071b000" end="0x0071c000" RGIndex="17" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX18" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HLOS owns Channels 1 and 2 (pipes 2~5). TZBSP_CRYPTO0_RG_BAM_PIPE5
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0071c000" end="0x0071d000" RGIndex="18" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX19" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Channel 4 is for CPZusage in phase-3. TZBSP_CRYPTO0_RG_BAM_PIPE6
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0071d000" end="0x0071d000" RGIndex="19" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX20" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Channel 4 is for CPZ usage in phase-3TZBSP_CRYPTO0_RG_BAM_PIPE7 .
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0071e000" end="0x0071f000" RGIndex="20" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB -->
  <MPU name="CHEEL.TLMM.TLMM_MPU1132_16_M22L12_AHB" flatFileInstanceName="CHEEL.TLMM.TLMM_MPU1132_16_M22L12_AHB" xpuPhysicalAddress="0x01300000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="22"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="16"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <XPU_UMR_ACR rvmids="ALL" wvmids="ALL"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB error RG0
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,RPM
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" start="0x01101000" end="0x01102000" rvmids="MSS,RPM" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
These registers control the GPIO select and polarity for the direct connect interrupts to MSS. Needs to be readable by RPM
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" start="0x01102000" end="0x01103000" rvmids="AP,AP_CPU,RPM" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
The direct connect registers should be protected to the associated master. RPM needs to read the RG.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" start="0x01103000" end="0x01104000" rvmids="RPM" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
The direct connect registers should be protected to the associated master. RPM needs to read the RG.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB error RG3
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" start="0x01104000" end="0x01106000" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TLMM direct connect registers for LPASS and Sensors, It is under MSA=0 on 8916.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" start="0x01106000" end="0x01107000" rvmids="RPM,WLAN" wvmids="WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
The direct connect registers should be protected to the associated master. RPM needs to read the RG.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB error RG5
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="false" msa="false" start="0x01108000" end="0x01109000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TLMM_RFFE_CTL should be writeable only from modem.
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr, sbhogela
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="false" msa="false" start="0x0110b000" end="0x0110c000" rvmids="ALL" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TLMM_PMIC_HDRV_PULL_CTL should be writeable only from RPM
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" start="0x01100000" end="0x01101000" rvmids="ALL" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Misc power savings resource group should be writeable only from RPM
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG8
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG9
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG10
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX10" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG11
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX11" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG12
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG13
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX13" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG14
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX14" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.TLMM.TLMM%20MPU1132%2016%20M22L12%20AHB
NB info RG15
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX15" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Partition disabled
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,grahamr
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12 -->
  <RPU name="CHEEL.CLK_CTL.GCC_RPU_RPU1132_32_L12" baseAddress="0x01800000" flatFileInstanceName="CHEEL.CLK_CTL.GCC_RPU_RPU1132_32_L12" xpuPhysicalAddress="0x01880000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="13"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="32"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="0"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE="RPM"/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="true" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
SPARE,S1LMSpare PLL/ Clock Voting registers. Spare registers
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01800000" end="0x01801000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 BCR, AHB, SLEEP
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01801000" end="0x01802000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP1/UART1
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01802000" end="0x01803000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP2/UART2
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01803000" end="0x01804000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP3
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01804000" end="0x01805000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP4
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01805000" end="0x01806000" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP5
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01806000" end="0x01807000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1 QUP6
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01807000" end="0x01808000" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
GP1 general purpose clock
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01808000" end="0x01809000" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
GP2 general purpose clock
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01809000" end="0x0180a000" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rvmids="ALL" wvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
GP3 general purpose clock
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180a000" end="0x0180b000" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG11
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX11" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180b000" end="0x0180c000" RGIndex="11" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG12
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180c000" end="0x0180d000" RGIndex="12" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG13
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX13" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180d000" end="0x0180e000" RGIndex="13" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX14" sec="false" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
IMEM related clocks
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180e000" end="0x0180f000" RGIndex="14" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG15
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX15" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0180f000" end="0x01810000" RGIndex="15" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX16" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
VENUS RESTART
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01810000" end="0x01811000" RGIndex="16" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX17" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
WCSS RESTART
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01811000" end="0x01812000" RGIndex="17" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX18" sec="false" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SMMU TBU/TCU clocks
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01812000" end="0x01813000" RGIndex="18" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX19" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
PRNG/BOOT ROM, APCS_TZ_PLL/CLOCK Voting, Prroccesor HALT CTI Trigger
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01813000" end="0x01814000" RGIndex="19" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX20" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Register used in Abnormal / WDOG Debug flow
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01814000" end="0x01815000" RGIndex="20" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX21" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Timers used in WDOG Debug Flow (FLUSH_ETR_DEBUG/STOP_CAPTURE_TIMER ),Reset status register used in WDOG Debug flow,Regsiter to trigger SW SRST
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01815000" end="0x01816000" RGIndex="21" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX22" sec="false" msa="false" rvmids="ALL" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Crypto related clocks. Graham: Crypto should be owned by HLOS at the moment but will most likely switch to RPM at some point. So we need to ensure it has its own resource group.
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01816000" end="0x01817000" RGIndex="22" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX23" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
XPU CLOCKS
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01817000" end="0x01818000" RGIndex="23" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG24
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX24" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01818000" end="0x01819000" RGIndex="24" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG25
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX25" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01819000" end="0x0181a000" RGIndex="25" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB error RG26
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX26" sec="false" msa="false" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SEC_CTRL related clocking registers
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181a000" end="0x0181b000" RGIndex="26" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX27" sec="false" msa="true" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
MSS_Q6 PLL/CLOCK VOTING
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181b000" end="0x0181c000" RGIndex="27" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB error RG28
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX28" sec="false" msa="false" rvmids="AP,AP_CPU,MSS" wvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
All ULT Audio related clocks - AHB Fabric,Codec,STC,AvSync, I2S .. etc
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181c000" end="0x0181d000" RGIndex="28" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG29
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX29" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181d000" end="0x0181e000" RGIndex="29" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB info RG30
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX30" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Not used
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181e000" end="0x0181f000" RGIndex="30" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CLK%20CTL.GCC%20RPU%20RPU1132%2032%20L12
NB error RG31
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS,RPM
NB error wvmids: MSS,RPM
-->
        <RGn index="TZBSP_GENERIC_INDEX31" sec="false" msa="false" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
DEHR.Osman: Marking it as non-MSA owned RG since RPM needs RW access. VMID based AC is sufficient
</SecurityRationale>
          <SecurityRationalePoC>
grahamr,skannan
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0181f000" end="0x01820000" RGIndex="31" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </RPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.CORE%20TOP%20CSR.TCSR%20REGS%20APU1132%2016 -->
  <APU name="CHEEL.CORE_TOP_CSR.TCSR_REGS_APU1132_16" flatFileInstanceName="CHEEL.CORE_TOP_CSR.TCSR_REGS_APU1132_16" xpuPhysicalAddress="0x01936000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="16"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CORE%20TOP%20CSR.TCSR%20REGS%20APU1132%2016
NB error RG0
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rvmids="MSS" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
QRIB control registers in this region
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01937000" end="0x01938000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
QRIB control registers
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01938000" end="0x01939000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
XPU/VMIDMT Client / Cfg Interrupts status and control; Mutex reset register
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01939000" end="0x0193a000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="true" rvmids="MSS" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
MSA Interrupts
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193a000" end="0x0193b000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rvmids="RPM" wvmids="RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Clock gating logic (TCSR_TCSR_CLK_EN), as we have RPM VMID read/write access, marking this RG as non-secure
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193b000" end="0x0193c000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CORE%20TOP%20CSR.TCSR%20REGS%20APU1132%2016
NB error RG5
NB error MSS VMID without MSA partition
NB error sec: True
NB error msa: False
NB error rvmids: MSS
NB error wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" rvmids="MSS" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Timeout slave global, TCSR xPU nsen/vmiden/msaen status
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193c000" end="0x0193d000" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint="=1"/>
          <XPU_RGn_SCR VMIDCLROE="true" MSACLROE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TrustZone write once register, Boot force download detect, Apps_VMID
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193d000" end="0x0193e000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" rvmids="ALL" wvmids="AP,AP_CPU,RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
MMSS to RPM interrupt, Oxili, MDSS, iMEM misc registers
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193e000" end="0x0193f000" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TBU Bypass enable register
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0193f000" end="0x01940000" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX9" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Reset debug bypass entry
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01940000" end="0x01941000" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rvmids="AP,AP_CPU" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
QPDI_DISABLE_CFG_ADDR
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01941000" end="0x01942000" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX11" sec="false" msa="false" rvmids="ALL" wvmids="AP,AP_CPU,RPM">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
All ACC control registers
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01942000" end="0x01943000" RGIndex="11" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX12" sec="false" msa="false" rvmids="ALL" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
APC ACC Registers
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01943000" end="0x01944000" RGIndex="12" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX13" sec="false" msa="false" rvmids="ALL" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
APC ACC Registers
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01944000" end="0x01945000" RGIndex="13" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX14" sec="true" msa="false" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
No registers in this group
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01945000" end="0x01946000" RGIndex="14" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.CORE%20TOP%20CSR.TCSR%20REGS%20APU1132%2016
NB error RG15
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX15" sec="false" msa="false" rvmids="AP,AP_CPU,MSS" wvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
4 Spare registers, two of which are used for MEM_ACC and requires HLOSaccess
</SecurityRationale>
          <SecurityRationalePoC>
tkukola,goels,grahamr, okoyuncu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01946000" end="0x01947000" RGIndex="15" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.VENUS0%20VENUS.VENUS%20WRAPPER%20BASE.VENUS%20APU1132%203%20QR -->
  <APU name="CHEEL.VENUS0_VENUS.VENUS_WRAPPER_BASE.VENUS_APU1132_3_QR" flatFileInstanceName="CHEEL.VENUS0_VENUS.VENUS_WRAPPER_BASE.VENUS_APU1132_3_QR" xpuPhysicalAddress="0x01DF0000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="3"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="1"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="false" hint="always bypass"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE="TZ"/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" rvmids="TZ" wvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Security Range Registers, SID Registers, Generic Security Control and Status Registers, Opmode Registers, Read Only Down Scale Threshold Registers and Read Only Security Override Registers.VENUS_VBIF_SS_SEC_CPA_START/END_ADDR which designates the virtual address range that the Content Protection buffers reside. VENUS_WRAPPER_VBIF_SS_SEC_FW_START/END_ADDR which specifies the virtual address range of the Firmware region. VENUS_WRAPPER_VBIF_SS_SEC_NONPIX_START/END_ADDR which specifies non pixel buffer address range. VENUS_WRAPPER_VBIF_SS_SEC_SID_0~17_SECURE which designates whether each of the streams 0~0x17 are secure or non-secure. VENUS_WRAPPER_SEC_CSR0~7 which specifies generic control and status. VENUS_WRAPPER_VBIF_SS_CCE/SDE/VPP_THREAD0_OPMODE which is enabled by FW to indicate the operating mode for the vcodec (encoder/decoder) for CCE/SDE/VPP Thread VENUS_WRAPPER_VBIF_SS_CP_OVERRIDE_DEC/ENC_RO which is read only register to show all video decode/encode transaction is overriden. VENUS_WRAPPER_VBIF_SS_SEC_SID_0~17_SECURE_OVERRIDE_RO which are read only registers to show whether content protection bit for the selected SID is overriden. VENUS_WRAPPER_VBIF_SS_CP_*_SECURE_OVERRIDE_DEC_RO which are read only register to show FW use generic commands for header parsing for selected video standard. VENUS_WRAPPER_VBIF_SS_SEC_DS_THRESHOLD_RO which is read only register to show threshold on the number of pixels a downsampled frame should have below the HW will treat it as unsecured.
</SecurityRationale>
          <SecurityRationalePoC>
tctang
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01de1000" end="0x01de1fff" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" rvmids="TZ" wvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
ARM926 Software Reset Register, Disable Content Protection Registers, Threshold Registers and SID Override Registers. VENUS_WRAPPER_SW_RESET which resets the ARM9 sub-system.VENUS_WRAPPER_VBIF_SS_CP_OVERRIDE_DEC/ENC to unsecure all video decode/encode transaction. VENUS_WRAPPER_VBIF_SS_SEC_SID_0~17_SECURE_OVERRIDE to override content protection bit for the selected SID. VENUS_WRAPPER_VBIF_SS_SEC_THRESHOLD_* to denote threshold on number of bits to be consumed by CCE HW on a given session of selected video decoding. VENUS_WRAPPER_VBIF_SS_SEC_DS_THRESHOLD to denote threshold on the number of pixels a downsampled frame should have below the HW will treat it as unsecured. VENUS_WRAPPER_VBIF_SS_CP_*_SECURE_OVERRIDE_DEC to enable FW use generic commands for header parsing for selected video standard.
</SecurityRationale>
          <SecurityRationalePoC>
tctang
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01de3000" end="0x01de3fff" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.VENUS0%20VENUS.VENUS%20WRAPPER%20BASE.VENUS%20APU1132%203%20QR
NB error RG2
NB error TZ VMID without secure partition
NB error sec: False
NB error msa: False
NB error rvmids: TZ
NB error wvmids: TZ
-->
        <RGn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" rvmids="TZ" wvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Venus Encoder and Decoder Subsytem Registers. Scott Yee: AP/TZ should not access to these registers. These registers are controlled/used by local ARM9 processor.
</SecurityRationale>
          <SecurityRationalePoC>
tctang
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x01d00000" end="0x01d5ffff" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB -->
  <MPU name="CHEEL.PMIC_ARB.PMIC_ARB_MPU1132_18_M25L12_AHB" flatFileInstanceName="CHEEL.PMIC_ARB.PMIC_ARB_MPU1132_18_M25L12_AHB" xpuPhysicalAddress="0x0200E000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="12"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="25"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="18"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE="RPM"/>
      <XPU_UMR_ACR rvmids="ALL" wvmids="ALL"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" start="0x02000000" end="0x02010000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SPMI Cfg register space, only accessible to TZ for Write
</SecurityRationale>
          <SecurityRationalePoC>
pjosyula,urevuri,mquick,wruan,psholapu
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" start="0x024f8000" end="0x0264e000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM owned INT_STATUS, INT_CLR registers.
</SecurityRationale>
          <SecurityRationalePoC>
pjosyula,urevuri,mquick,wruan,psholapu
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG2
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" start="0x02650000" end="0x026d6000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
TZ owned INT_STATUS, INT_CLR registers. Assuming 2 TZowned periphs
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan,psholapu,mquick
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" start="0x02778000" end="0x027d6000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RPM owned INT_STATUS, INT_CLR registers. Assuming 50 RPM owned periphs
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan,psholapu,mquick
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" start="0x03800000" end="0x03801000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Accumulated INTR register for MSA
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan,psholapu,mquick
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG5
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="false" msa="false" start="0x0380a000" end="0x0380b000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Accumulated INTR register for TZ
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="false" msa="false" start="0x0381f000" end="0x03825000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Accumulated INTR register for RPM
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" start="0x03828000" end="0x0384c000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
PMIC_ARB_CORE is programmed by TZ
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG8
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" start="0x0384c000" end="0x0384d000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
R/W channels for MSA. Assuming 30 periphs assigned to Modem
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" start="0x0384d000" end="0x0384e000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
R/W channels for TZ. Assuming next 2 periphs assigned to TZ
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG10
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" start="0x0384e000" end="0x03851000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
R/W channels for RPM. Assuming next 50 periphs assigned to RPM
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX11" sec="false" msa="false" start="0x03854000" end="0x0385b000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
R/W channels for Pronto. Assuming next 2 periphs assigned to Pronto
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG12
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX12" sec="false" msa="false" start="0x0385f000" end="0x03860000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
R/W channels for AP. Assuming next remaining all periphs assigned to AP
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX13" sec="false" msa="false" start="0x0386f000" end="0x03874000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Pronto owned INT_STATUS, INT_CLR registers. Assuming 2 Pronto owned periphs
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.PMIC%20ARB.PMIC%20ARB%20MPU1132%2018%20M25L12%20AHB
NB error RG14
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: ALL
NB error wvmids: MSS
-->
        <PRTn index="TZBSP_GENERIC_INDEX14" sec="false" msa="false" start="0x03902000" end="0x03904000" rvmids="ALL" wvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
AP owned INT_STATUS, INT_CLR registers. Assuming remaining all AP owned periphs
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX15" sec="false" msa="false" start="0x03904000" end="0x03905000" rvmids="ALL" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Accumulated INTR register for Pronto
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX16" sec="false" msa="false" start="0x03900000" end="0x03900fff" rvmids="ALL" wvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Accumulated INTR register for AP
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX17" sec="true" msa="false" start="0x00000000" end="0x0200cfff" rvmids="ALL" wvmids="TZ">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR VMIDCLRWE="true"/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
SPMI Test CTL
</SecurityRationale>
          <SecurityRationalePoC>
urevuri,mquick,wruan
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.MSS%20TOP.MSS%20APU0132%205 -->
  <APU name="CHEEL.MSS_TOP.MSS_APU0132_5" flatFileInstanceName="CHEEL.MSS_TOP.MSS_APU0132_5" xpuPhysicalAddress="0x04000000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="11"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="5"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="0"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.MSS%20TOP.MSS%20APU0132%205
NB error RG0
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rwvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
RMB, See MSS HPG 80-N8001-1H. Relay Message Buffer to communicate information between AP(HLOS) and MSS.No confidentiality requirement and MSS does not trust the information recieved but validates when needed. This RG and all the other RGs in this xPU are configured as MSA owned and some of them (including this RG) explicitly grants access to the counterpart (in this case AP) explicit access.
</SecurityRationale>
          <SecurityRationalePoC>
bxiao
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x04020000" end="0x04030000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.MSS%20TOP.MSS%20APU0132%205
NB error RG1
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rwvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
A2BAM, See MSS HPG 80-N8001-1H.This RG and all the other RGs in this xPU are configured as MSA owned and some of them (including this RG) explicitly grants access to the counterpart (in this case AP) explicit access.
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda, mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x04040000" end="0x04060000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.MSS%20TOP.MSS%20APU0132%205
NB error RG2
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" rwvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Q6 Reset Vector, See MSS HPG 80-N8001-1H.After MSS_MSA[CONFIG_LOCK] is set, this range is locked only for MSS access.
</SecurityRationale>
          <SecurityRationalePoC>
bxiao
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x04080000" end="0x04081000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="true" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
All remaining MSS Config address space other than spaces used for partition #2 and #4. This space contains Modem private resources including MSS CSR, Q6SS, Memory pools etc.This region is fully decicated to MSA. After MSS_MSA[CONFIG_LOCK] is set, this range is locked only for MSS access.
</SecurityRationale>
          <SecurityRationalePoC>
bxiao
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x04081000" end="0x0418f000" RGIndex="3" RG=""/>
            <Range start="0x04190000" end="0x04800000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="true" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
ACC Select RAM ACC mux selection. See MSS HPG 80-N8001-1H.This region is fully dedicated to MSA. After MSS_MSA[CONFIG_LOCK] is set, this range is locked only for MSS access.
</SecurityRationale>
          <SecurityRationalePoC>
mmiranda, bxiao
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0418f000" end="0x04190000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.BLSP1%20BLSP.BAM.XPU2 -->
  <APU name="CHEEL.BLSP1_BLSP.BAM.XPU2" flatFileInstanceName="CHEEL.BLSP1_BLSP.BAM.XPU2" xpuPhysicalAddress="0x07882000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="13"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="31"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="0"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_BAM_CONTROL Required for boot up and status check on all EEs. In reality TZ is writing and others read.
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07884000" end="0x07885000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_DEBUG all access to facilitate field debugging
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07885000" end="0x07886000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_TRUST defines pipe mapping
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07886000" end="0x07887000" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_EE0 Group.
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07887000" end="0x07888000" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_EE1 Group.
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07888000" end="0x07889000" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="false" msa="true" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR VMIDCLRWE="true"/>
          <SecurityRationale>
BLSP1_APU_RG_EE2 Group.
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07889000" end="0x0788a000" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_EE3 Group.
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0788a000" end="0x0788b000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_0 UART0
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078af200" end="0x078af000" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_1 UART1
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b0200" end="0x078b0000" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP0
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b5200" end="0x078b5000" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP1
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b6200" end="0x078b6000" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX11" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP2
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b7200" end="0x078b7000" RGIndex="11" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX12" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP3
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b8200" end="0x078b8000" RGIndex="12" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX13" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP4
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078b9200" end="0x078b9000" RGIndex="13" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX14" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_NON_PIPE_6 QUP5
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078ba200" end="0x078ba000" RGIndex="14" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX15" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_0 (not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07897000" end="0x07898000" RGIndex="15" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX16" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_1(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07898000" end="0x07899000" RGIndex="16" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX17" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_2(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x07899000" end="0x0789a000" RGIndex="17" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX18" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_3(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789a000" end="0x0789b000" RGIndex="18" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX19" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_4(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789b000" end="0x0789c000" RGIndex="19" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX20" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_5(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789c000" end="0x0789d000" RGIndex="20" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX21" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_6(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789d000" end="0x0789e000" RGIndex="21" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX22" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_7(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789e000" end="0x0789f000" RGIndex="22" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX23" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_8(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0789f000" end="0x078a0000" RGIndex="23" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX24" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_9(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a0000" end="0x078a1000" RGIndex="24" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX25" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_10(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a1000" end="0x078a2000" RGIndex="25" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX26" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_11(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a2000" end="0x078a3000" RGIndex="26" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX27" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_12(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a3000" end="0x078a4000" RGIndex="27" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX28" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_13(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a4000" end="0x078a5000" RGIndex="28" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX29" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_14(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a5000" end="0x078a6000" RGIndex="29" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX30" sec="false" msa="false" rwvmids="AP,AP_CPU">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
BLSP1_APU_RG_PIPE_15(not configured)
</SecurityRationale>
          <SecurityRationalePoC>
mkrishna
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x078a6000" end="0x078a7000" RGIndex="30" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2 -->
  <APU name="CHEEL.QPIC_QPIC.BAM_LITE_TOP_QPIC.XPU2" flatFileInstanceName="CHEEL.QPIC_QPIC.BAM_LITE_TOP_QPIC.XPU2" xpuPhysicalAddress="0x07982000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="21"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="0"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="false" hint=""/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE="TZ"/>
      <PROTECTION usecase="DEFAULT">
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Required for boot up and status check on all EEs. In reality TZ is writing and others read.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4000" end="0xf9ac400c" RGIndex="0" RG=""/>
            <Range start="0xf9ac4014" end="0xf9ac4030" RGIndex="0" RG=""/>
            <Range start="0xf9ac403c" end="0xf9ac4070" RGIndex="0" RG=""/>
            <Range start="0xf9ac407c" end="0xf9ac4800" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rwvmids="ALL">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Open to facilitate field debugging.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4074" end="0xf9ac407c" RGIndex="1" RG=""/>
            <Range start="0xf9ac5024" end="0xf9ac5030" RGIndex="1" RG=""/>
            <Range start="0xf9ac5804" end="0xf9ac5818" RGIndex="1" RG=""/>
            <Range start="0xf9ac5830" end="0xf9ac6000" RGIndex="1" RG=""/>
            <Range start="0xf9ac6024" end="0xf9ac6030" RGIndex="1" RG=""/>
            <Range start="0xf9ac6804" end="0xf9ac6818" RGIndex="1" RG=""/>
            <Range start="0xf9ac6830" end="0xf9ac7000" RGIndex="1" RG=""/>
            <Range start="0xf9ac7024" end="0xf9ac7030" RGIndex="1" RG=""/>
            <Range start="0xf9ac7804" end="0xf9ac7818" RGIndex="1" RG=""/>
            <Range start="0xf9ac7830" end="0xf9ac8000" RGIndex="1" RG=""/>
            <Range start="0xf9aca830" end="0xf9acb000" RGIndex="1" RG=""/>
            <Range start="0xf9acb024" end="0xf9acb030" RGIndex="1" RG=""/>
            <Range start="0xf9acb804" end="0xf9acb818" RGIndex="1" RG=""/>
            <Range start="0xf9acb830" end="0xf9acb83c" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX2" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Defines pipe mapping.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4070" end="0xf9ac4074" RGIndex="2" RG=""/>
            <Range start="0xf9ac5030" end="0xf9ac5800" RGIndex="2" RG=""/>
            <Range start="0xf9ac6030" end="0xf9ac6800" RGIndex="2" RG=""/>
            <Range start="0xf9ac7030" end="0xf9ac7800" RGIndex="2" RG=""/>
            <Range start="0xf9ac8030" end="0xf9ac8800" RGIndex="2" RG=""/>
            <Range start="0xf9ac9030" end="0xf9ac9800" RGIndex="2" RG=""/>
            <Range start="0xf9aca030" end="0xf9aca800" RGIndex="2" RG=""/>
            <Range start="0xf9acb030" end="0xf9acb800" RGIndex="2" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX3" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Single AP-dedicated EE.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac400c" end="0xf9ac4014" RGIndex="3" RG=""/>
            <Range start="0xf9ac4034" end="0xf9ac403c" RGIndex="3" RG=""/>
            <Range start="0xf9ac4800" end="0xf9ac4880" RGIndex="3" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG4
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX4" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Single MSS-dedicated EE.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4880" end="0xf9ac4900" RGIndex="4" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
reserved.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4900" end="0xf9ac4980" RGIndex="5" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
reserved.
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac4980" end="0xf9ac5000" RGIndex="6" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX7" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Configuration Registers. Registers used for configuration at initialization. Timing parameters, device page size, op-codes. Changed from AP, MSS RW access due to suggestion from Assaf Shacham. Pending confirmation from Benish Babu. Locked to TZ per Assaf Shacham input
</SecurityRationale>
          <SecurityRationalePoC>
bbabu, Assaf Shacham, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9af0070" end="0xf9af0090" RGIndex="7" RG=""/>
            <Range start="0xf9af00d0" end="0xf9af00e4" RGIndex="7" RG=""/>
            <Range start="0xf9af0f40" end="0xf9af0f44" RGIndex="7" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG8
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,MSS
NB error wvmids: AP,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX8" sec="false" msa="false" rwvmids="AP,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Operational Registers. Registers used for command issue / processing. Device Address, Command Execute.
</SecurityRationale>
          <SecurityRationalePoC>
bbabu, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xffffffff" end="0xffffffff" RGIndex="8" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG9
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,MSS
NB error wvmids: AP,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX9" sec="false" msa="false" rwvmids="AP,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Supervisor Registers. Registers used for non-intrusive debug and profiling. Debug, profiling.
</SecurityRationale>
          <SecurityRationalePoC>
bbabu, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9af00f4" end="0xf9af0100" RGIndex="9" RG=""/>
            <Range start="0xf9af0f04" end="0xf9af0f0c" RGIndex="9" RG=""/>
            <Range start="0xf9af0f48" end="0xf9af0f50" RGIndex="9" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG10
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX10" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Protected Registers. Register for enabling security-sensitive modes.
</SecurityRationale>
          <SecurityRationalePoC>
bbabu, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9af0f0c" end="0xf9af0f10" RGIndex="10" RG=""/>
            <Range start="0xf9af0f44" end="0xf9af0f48" RGIndex="10" RG=""/>
            <Range start="0xf9af0f50" end="0xf9af0f54" RGIndex="10" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX11" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
(Action item: BBB follow up with Ken.) LCDc Registers. All LCDc internal registers and buffers.
</SecurityRationale>
          <SecurityRationalePoC>
kenz, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ae2000" end="0xf9ae2184" RGIndex="11" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB info RG12
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <RGn index="TZBSP_GENERIC_INDEX12" sec="true" msa="false" rwvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Obselete Registers: blocked. IT IS CRITICAL TO HAVE NO ACCESS TO THIS RG. This block internally routes many requests to this RG depending on the mode CPU vs BAM. It is used as an internal firewall.
</SecurityRationale>
          <SecurityRationalePoC>
ashacham, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9af0050" end="0xf9af0070" RGIndex="12" RG=""/>
            <Range start="0xf9af0090" end="0xf9af00a0" RGIndex="12" RG=""/>
            <Range start="0xf9af00c0" end="0xf9af00d0" RGIndex="12" RG=""/>
            <Range start="0xf9af00e4" end="0xf9af00e8" RGIndex="12" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG13
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX13" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Protecting QPIC MPU Config Register Space.
</SecurityRationale>
          <SecurityRationalePoC>
ashacham, denisz, sgraif
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9af1000" end="0xf9af1600" RGIndex="13" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX14" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe0: Apps data consumer (EE0): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=0
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac5000" end="0xf9ac5024" RGIndex="14" RG=""/>
            <Range start="0xf9ac5800" end="0xf9ac5804" RGIndex="14" RG=""/>
            <Range start="0xf9ac5818" end="0xf9ac5830" RGIndex="14" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX15" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe1: Apps data producer (EE0): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=0
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac6000" end="0xf9ac6024" RGIndex="15" RG=""/>
            <Range start="0xf9ac6800" end="0xf9ac6804" RGIndex="15" RG=""/>
            <Range start="0xf9ac6818" end="0xf9ac6830" RGIndex="15" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX16" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe2: Apps command (EE0): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=1
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac7000" end="0xf9ac7024" RGIndex="16" RG=""/>
            <Range start="0xf9ac7800" end="0xf9ac7804" RGIndex="16" RG=""/>
            <Range start="0xf9ac7818" end="0xf9ac7830" RGIndex="16" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG17
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX17" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe3: Modem data consumer (EE1): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=0
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac8000" end="0xf9ac8024" RGIndex="17" RG=""/>
            <Range start="0xf9ac8800" end="0xf9ac8804" RGIndex="17" RG=""/>
            <Range start="0xf9ac8818" end="0xf9ac8830" RGIndex="17" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG18
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX18" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe4: Modem data producer (EE1): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=0
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9ac9000" end="0xf9ac9024" RGIndex="18" RG=""/>
            <Range start="0xf9ac9800" end="0xf9ac9804" RGIndex="18" RG=""/>
            <Range start="0xf9ac9818" end="0xf9ac9830" RGIndex="18" RG=""/>
          </AddressRange>
        </RGn>
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.BAM%20LITE%20TOP%20QPIC.XPU2
NB error RG19
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: MSS
NB error wvmids: MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX19" sec="false" msa="false" rwvmids="MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
HPG Tbl 3-2: Pipe5: Modem command pipe (EE1): P_LOCK_GROUP = 0, LOCK_EE_CTRL=1, P_LOCK_SUPERGROUP=1
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, bbabu
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9aca000" end="0xf9aca024" RGIndex="19" RG=""/>
            <Range start="0xf9aca800" end="0xf9aca804" RGIndex="19" RG=""/>
            <Range start="0xf9aca818" end="0xf9aca830" RGIndex="19" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX20" sec="false" msa="false" rwvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
LCD display. AP access data pipe. (either content or control? Both?)
</SecurityRationale>
          <SecurityRationalePoC>
sshailes, roshanl, kenz
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0xf9acb000" end="0xf9acb024" RGIndex="20" RG=""/>
            <Range start="0xf9acb800" end="0xf9acb804" RGIndex="20" RG=""/>
            <Range start="0xf9acb818" end="0xf9acb830" RGIndex="20" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.MPU1132%208%20M39L16%20AHB%2040 -->
  <MPU name="CHEEL.QPIC_QPIC.MPU1132_8_M39L16_AHB_40" flatFileInstanceName="CHEEL.QPIC_QPIC.MPU1132_8_M39L16_AHB_40" xpuPhysicalAddress="0x079B1000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="40"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="12"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="16"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="39"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="8"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="2"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="false" hint=""/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="true"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE="TZ"/>
      <XPU_UMR_ACR rvmids="TZ" wvmids="TZ"/>
      <XPU_UMR_CNTL/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.MPU1132%208%20M39L16%20AHB%2040
NB info RG0
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX0" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
At boot time SBL will access to this partition and then will be locked by TZ Includes the following partitions 0:SBL
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.MPU1132%208%20M39L16%20AHB%2040
NB info RG1
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX1" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
At boot time SBL will access to this partition and then will be locked by TZ start of QDSP to end of ADSP
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX2" sec="false" msa="false" start="0xffffffff" end="0xffffffff" rvmids="AP" wvmids="AP">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Modem has no access to this partition, fully managed by AP start of APPSBL to end of flash
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX3" sec="false" msa="true" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Modem needs access to the MIBIB partition
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <!--
NB info http://qwiki.qualcomm.com/accesscontrol/CHEEL.QPIC%20QPIC.MPU1132%208%20M39L16%20AHB%2040
NB info RG4
NB info unspecified policy: defaulting to TZ-only secure partition
NB info sec: True
NB info msa: False
NB info rvmids: 
NB info wvmids: 
-->
        <PRTn index="TZBSP_GENERIC_INDEX4" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
At boot time SBL will access to this partition and then will be locked by TZ Includes the following partitions 0:SDI, 0:TZ, 0:MBA, 0:RPM
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX5" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Unused resource groups
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX6" sec="true" msa="false" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Unused resource groups
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
        <PRTn index="TZBSP_GENERIC_INDEX7" sec="false" msa="true" start="0xffffffff" end="0xffffffff" rvmids="" wvmids="">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="false" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Modem owned partition start of EFS2 to end of EFS2
</SecurityRationale>
          <SecurityRationalePoC>
Madella Sukumar
</SecurityRationalePoC>
        </PRTn>
      </PROTECTION>
    </SWConfig>
  </MPU>
  <!-- http://qwiki.qualcomm.com/accesscontrol/CHEEL.WCSS%20WCSS.APU -->
  <APU name="CHEEL.WCSS_WCSS.APU" flatFileInstanceName="CHEEL.WCSS_WCSS.APU" xpuPhysicalAddress="0x0A21F000">
    <HWConfig>
      <HWDesignParameters>
        <Parameter name="AMT_HW_ENABLE" value="0"/>
        <Parameter name="ASYNC_MODE" value="0"/>
        <Parameter name="BLED" value="0"/>
        <Parameter name="CLIENTREQ_HALT_ACK_HW_EN" value="0"/>
        <Parameter name="CLIENT_ADDR_WIDTH" value="32"/>
        <Parameter name="CLIENT_PIPELINE_ENABLED" value="0"/>
        <Parameter name="CONFIG_ADDR_WIDTH" value="10"/>
        <Parameter name="CONFIG_TYPE" value="0"/>
        <Parameter name="LSB" value="0"/>
        <Parameter name="MSA_CHECK_HW_ENABLE" value="1"/>
        <Parameter name="MSB" value="0"/>
        <Parameter name="MV" value="1"/>
        <Parameter name="NRG" value="2"/>
        <Parameter name="NVMID" value="32"/>
        <Parameter name="PT" value="1"/>
        <Parameter name="QRIB_EN" value="0"/>
        <Parameter name="SAVERESTORE_HW_EN" value="0"/>
        <Parameter name="TZXPU" value="1"/>
        <Parameter name="XPUT" value="1"/>
        <Parameter name="XPU_SYND_REG_ABSENT" value="0"/>
      </HWDesignParameters>
    </HWConfig>
    <SWConfig>
      <XPU_FLAGS static="true" hint="static"/>
      <XPU_SCR/>
      <XPU_SWDR/>
      <XPU_MCR XPUMSAE="false"/>
      <XPU_CR/>
      <XPU_RPU_ACR0 RWE=""/>
      <PROTECTION usecase="DEFAULT">
        <!--
NB error http://qwiki.qualcomm.com/accesscontrol/CHEEL.WCSS%20WCSS.APU
NB error RG0
NB error MSS VMID without MSA partition
NB error sec: False
NB error msa: False
NB error rvmids: AP,AP_CPU,MSS
NB error wvmids: AP,AP_CPU,MSS
-->
        <RGn index="TZBSP_GENERIC_INDEX0" sec="false" msa="false" rvmids="AP,AP_CPU,MSS" wvmids="AP,AP_CPU,MSS">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Full WCSS address space excluding CPU boot address control. LPASS writes FM and BT data to Pronto internal memory for consumption by the BT and FM subsystems in Pronto. AP accesses Pronto Mailboxes and some registers. Higher range contains only xPU config registers and does not decode.
</SecurityRationale>
          <SecurityRationalePoC>
pnileena
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0a000000" end="0x0a21d000" RGIndex="0" RG=""/>
            <Range start="0x0a21e000" end="0x0b000000" RGIndex="0" RG=""/>
          </AddressRange>
        </RGn>
        <RGn index="TZBSP_GENERIC_INDEX1" sec="false" msa="false" rvmids="AP,AP_CPU,WLAN" wvmids="WLAN">
          <name>
</name>
          <XPU_RGn_FLAGS enabled="true" static="true" hint=""/>
          <XPU_RGn_SCR/>
          <XPU_RGn_MCR/>
          <SecurityRationale>
Boot Address Control Protects the boot address register for Pronto. R/W from TZ and Pronto -- 0x0A21D000-0x0A21DFFF. CPU boot address control registers. Only TZ is allowed access to CPU boot control area to comply with PIL requirements. CR 471103 address range fix. (BBB Mar 2013) CR 473899 allows AP read access. (BBB 12 Apr 2013)
</SecurityRationale>
          <SecurityRationalePoC>
pnileena
</SecurityRationalePoC>
          <AddressRange>
            <Range start="0x0a21d000" end="0x0a21e000" RGIndex="1" RG=""/>
          </AddressRange>
        </RGn>
      </PROTECTION>
    </SWConfig>
  </APU>
  <!-- Errors: 55; Warnings: 0 -->
</AccessControl>
