set ::env(PROJECT_NAME) alu4
set ::env(DESIGN_TOP) alu4
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/alu4/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/alu4/rtl/alu4.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) Gate_Level_Netlist
