
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 453.828 ; gain = 185.426
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Cadeiras/AAC/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z010clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.000 ; gain = 437.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:83]
INFO: [Synth 8-3491] module 'matrixmul' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:11' bound to instance 'U0' of component 'matrixmul' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:157]
INFO: [Synth 8-638] synthesizing module 'matrixmul' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mul_8s_8s_16_1_1' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mul_8s_8s_16_1_1.vhd:7' bound to instance 'mul_8s_8s_16_1_1_U1' of component 'matrixmul_mul_8s_8s_16_1_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:219]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mul_8s_8s_16_1_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mul_8s_8s_16_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mul_8s_8s_16_1_1' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mul_8s_8s_16_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:62' bound to instance 'mac_muladd_8s_8s_16s_16_4_1_U2' of component 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:231]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:80]
INFO: [Synth 8-3491] module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:12' bound to instance 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U' of component 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:80]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:62' bound to instance 'mac_muladd_8s_8s_16ns_16_4_1_U3' of component 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:248]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:80]
INFO: [Synth 8-3491] module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:12' bound to instance 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U' of component 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:80]
INFO: [Synth 8-3491] module 'matrixmul_flow_control_loop_pipe' declared at 'd:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_flow_control_loop_pipe.vhd:13' bound to instance 'flow_control_loop_pipe_U' of component 'matrixmul_flow_control_loop_pipe' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:265]
INFO: [Synth 8-638] synthesizing module 'matrixmul_flow_control_loop_pipe' [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_flow_control_loop_pipe.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_flow_control_loop_pipe' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_flow_control_loop_pipe.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'matrixmul' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:83]
WARNING: [Synth 8-7129] Port ap_done_int in module matrixmul_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.832 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.832 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.832 ; gain = 554.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1413.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/matrixmul_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/matrixmul_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1466.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1466.500 ; gain = 0.051
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [d:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/5b12/hdl/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
 Sort Area is  p_reg_reg_0 : 0 0 : 549 549 : Used 1 time 100
 Sort Area is  p_reg_reg_2 : 0 0 : 549 549 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0  | (C+(A2*B2)')' | 8      | 8      | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1 | (C+(A2*B2)')' | 8      | 8      | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1 | (C+(A''*B'')')' | 30     | 18     | 48     | -      | 16     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0  | (C+(A''*B')')'  | 30     | 18     | 48     | -      | 16     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     2|
|4     |LUT1    |     1|
|5     |LUT2    |    32|
|6     |LUT3    |    26|
|7     |LUT4    |    46|
|8     |LUT5    |    25|
|9     |LUT6    |    33|
|10    |FDRE    |    53|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1466.500 ; gain = 554.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1466.500 ; gain = 607.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1467.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 80ceeb92
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1471.285 ; gain = 1003.789
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = fee0ac911dcba0ad
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Cadeiras/AAC/aac/lab3/project/matrixmul/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 12:48:06 2024...
