Timing Analyzer report for ozy_eval
Thu Sep 14 17:54:48 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                             ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.482 ns                         ; FLAGB                                                                                                                            ; FD[13]~reg0                           ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.326 ns                        ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1                                 ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.666 ns                        ; FLAGB                                                                                                                            ; GPIO6                                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.027 ns                        ; DA[3]                                                                                                                            ; ADC[3]                                ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 141.42 MHz ( period = 7.071 ns ) ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[13]~reg0                           ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 154.58 MHz ( period = 6.469 ns ) ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47] ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 160.72 MHz ( period = 6.222 ns ) ; SPI_REGS:spi_regs|BitCounter[31]                                                                                                 ; SPI_REGS:spi_regs|sdata[11]           ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; 315.96 MHz ( period = 3.165 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:freqsetreg|OUT[2]           ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                  ;                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.596 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.546 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.546 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 152.93 MHz ( period = 6.539 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 152.93 MHz ( period = 6.539 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.172 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.172 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.20 MHz ( period = 6.321 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.098 ns                ;
; N/A                                     ; 158.20 MHz ( period = 6.321 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.098 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 154.58 MHz ( period = 6.469 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.448 ns                ;
; N/A                                     ; 155.13 MHz ( period = 6.446 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.059 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 158.50 MHz ( period = 6.309 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 158.98 MHz ( period = 6.290 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.360 ns                ;
; N/A                                     ; 159.08 MHz ( period = 6.286 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.208 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 161.13 MHz ( period = 6.206 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 162.36 MHz ( period = 6.159 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.128 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 164.28 MHz ( period = 6.087 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 164.50 MHz ( period = 6.079 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 164.77 MHz ( period = 6.069 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.048 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.120 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 165.84 MHz ( period = 6.030 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 166.47 MHz ( period = 6.007 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 166.61 MHz ( period = 6.002 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[16]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.685 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.579 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[7]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.598 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.905 ns                ;
; N/A                                     ; 168.95 MHz ( period = 5.919 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.499 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[7]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.849 ns                ;
; N/A                                     ; 170.59 MHz ( period = 5.862 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 170.77 MHz ( period = 5.856 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 171.26 MHz ( period = 5.839 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 171.38 MHz ( period = 5.835 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 171.59 MHz ( period = 5.828 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[15]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 171.64 MHz ( period = 5.826 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.880 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 172.47 MHz ( period = 5.798 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 172.50 MHz ( period = 5.797 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[8]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[7]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.438 ns                ;
; N/A                                     ; 172.71 MHz ( period = 5.790 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.410 ns                ;
; N/A                                     ; 173.13 MHz ( period = 5.776 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.399 ns                ;
; N/A                                     ; 173.40 MHz ( period = 5.767 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[14]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[0]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 174.16 MHz ( period = 5.742 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.503 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 174.55 MHz ( period = 5.729 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 174.58 MHz ( period = 5.728 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 174.89 MHz ( period = 5.718 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 174.92 MHz ( period = 5.717 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[8]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[7]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[37]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.358 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.325 ns                ;
; N/A                                     ; 175.13 MHz ( period = 5.710 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 175.19 MHz ( period = 5.708 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[9]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[6]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[9]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[10]                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[5]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[8]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[4]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[9]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[7]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[10]                                                                                                   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[3]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[4]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[2]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[3]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[1]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[2]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[3]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[0]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.264 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]                                                                             ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.665 ns                ;
; N/A                                     ; 176.09 MHz ( period = 5.679 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 176.21 MHz ( period = 5.675 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[10]                                                                                            ; CIC_R100_M1_N5:I_CIC|section_out2[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[6]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[9]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[10]                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[5]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[8]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[4]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[9]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[7]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[10]                                                                                                   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[3]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[4]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[2]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[3]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[1]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[2]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[4]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[0]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 176.46 MHz ( period = 5.667 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[1]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.452 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.427 ns                ;
; N/A                                     ; 176.52 MHz ( period = 5.665 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[0]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 176.62 MHz ( period = 5.662 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:Q_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.410 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 177.40 MHz ( period = 5.637 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 177.43 MHz ( period = 5.636 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[8]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[7]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[36]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.278 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.245 ns                ;
; N/A                                     ; 177.62 MHz ( period = 5.630 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out2[6]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out3[34]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 177.68 MHz ( period = 5.628 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[9]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.274 ns                ;
; N/A                                     ; 177.87 MHz ( period = 5.622 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.250 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 178.35 MHz ( period = 5.607 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.235 ns                ;
; N/A                                     ; 178.35 MHz ( period = 5.607 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[16]                                                                             ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.017 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 178.79 MHz ( period = 5.593 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[10]                                                                                            ; CIC_R100_M1_N5:I_CIC|section_out2[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[2]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[1]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[0]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[45]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.369 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[39]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 179.15 MHz ( period = 5.582 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[37]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.554 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[6]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[9]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[10]                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[5]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[8]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[4]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[9]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[7]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[10]                                                                                                   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[3]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[4]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[2]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[3]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|cic_pipeline6[1]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[2]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|cur_count[2]                                                                                                ; CIC_R100_M1_N5:Q_CIC|diff1[0]                                                                                                    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; CIC_R100_M1_N5:Q_CIC|section_out1[16]                                                                                            ; CIC_R100_M1_N5:Q_CIC|section_out2[40]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[46]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[3]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:Q_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[6]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 179.92 MHz ( period = 5.558 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[4]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[44]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[2]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[42]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 180.02 MHz ( period = 5.555 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[8]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[37]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[37]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 180.18 MHz ( period = 5.550 ns )                    ; CIC_R100_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R100_M1_N5:Q_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 180.21 MHz ( period = 5.549 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out2[6]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out3[33]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.301 ns                ;
; N/A                                     ; 180.21 MHz ( period = 5.549 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[3]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out1[47]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.25 MHz ( period = 5.548 ns )                    ; CIC_R100_M1_N5:I_CIC|section_out1[9]                                                                                             ; CIC_R100_M1_N5:I_CIC|section_out2[38]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R100_M1_N5:I_CIC|section_out1[41]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; CIC_R100_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R100_M1_N5:I_CIC|section_out1[43]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.159 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.903 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.903 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.903 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.715 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.007 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.304 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.482 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.173 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.173 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.617 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 5.608 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 5.230 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 5.146 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 3.819 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.798 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.774 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 3.698 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.694 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.608 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.588 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.581 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.578 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.547 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.545 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.458 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.450 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.431 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.403 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.397 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.277 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.275 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.326 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.193 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.980 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.946 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.933 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.909 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.803 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.614 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.581 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.580 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.565 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.504 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.439 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.376 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.364 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.357 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.294 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.269 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.262 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.260 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.241 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.220 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.216 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.208 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.193 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.186 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.135 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.132 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.066 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.063 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.033 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.026 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.979 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.968 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.934 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.909 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.906 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.895 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.844 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.815 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.801 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.760 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.749 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.737 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.719 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.689 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.688 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.681 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.651 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.633 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.625 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.606 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.572 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.564 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.539 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.490 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.465 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.449 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.447 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.447 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.421 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.416 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.280 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.242 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.225 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.165 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.144 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.126 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.120 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.117 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.101 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.027 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.929 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.920 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.867 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.714 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.671 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.623 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.552 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.443 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 9.395 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.986 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 8.942 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 8.904 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 8.809 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 8.733 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 8.693 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 8.657 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 8.623 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 8.568 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 8.555 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 8.503 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 8.485 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 8.459 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 8.452 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 8.345 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 8.282 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 6.913 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 6.662 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.666 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.943 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.862 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -3.027 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.029 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.149 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.155 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.183 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.202 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.210 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.297 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.299 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.330 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.333 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.340 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.360 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.446 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.450 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.526 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -3.550 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.571 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -4.898 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -4.982 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -5.360 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -5.369 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -6.925 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.925 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.234 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Sep 14 17:54:45 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 141.42 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]" and destination register "FD[0]~reg0" (period= 7.071 ns)
    Info: + Longest register to register delay is 6.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
        Info: 2: + IC(0.860 ns) + CELL(0.491 ns) = 1.351 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67'
        Info: 3: + IC(0.303 ns) + CELL(0.521 ns) = 2.175 ns; Loc. = LCCOMB_X26_Y6_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68'
        Info: 4: + IC(0.305 ns) + CELL(0.491 ns) = 2.971 ns; Loc. = LCCOMB_X26_Y6_N0; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(1.284 ns) + CELL(0.178 ns) = 4.433 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'FD[10]~570'
        Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 4.904 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 16; COMB Node = 'FD[10]~571'
        Info: 7: + IC(1.187 ns) + CELL(0.758 ns) = 6.849 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 2.617 ns ( 38.21 % )
        Info: Total interconnect delay = 4.232 ns ( 61.79 % )
    Info: - Smallest clock skew is 0.017 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.563 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.775 ns) + CELL(0.602 ns) = 2.563 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD[0]~reg0'
            Info: Total cell delay = 1.658 ns ( 64.69 % )
            Info: Total interconnect delay = 0.905 ns ( 35.31 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.546 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.758 ns) + CELL(0.602 ns) = 2.546 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
            Info: Total cell delay = 1.658 ns ( 65.12 % )
            Info: Total interconnect delay = 0.888 ns ( 34.88 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 154.58 MHz between source register "CIC_R100_M1_N5:Q_CIC|input_register[4]" and destination register "CIC_R100_M1_N5:Q_CIC|section_out1[47]" (period= 6.469 ns)
    Info: + Longest register to register delay is 6.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N5; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC|input_register[4]'
        Info: 2: + IC(1.573 ns) + CELL(0.517 ns) = 2.090 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[4]~302'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.170 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[5]~303'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.250 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[6]~304'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.424 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[7]~305'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.504 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[8]~306'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.584 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[9]~307'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.664 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[10]~308'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.744 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[11]~309'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.824 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[12]~310'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[13]~311'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.984 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[14]~312'
        Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 3.145 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[15]~313'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.225 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[16]~314'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.305 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[17]~315'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.385 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[18]~316'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.465 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[19]~317'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.545 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[20]~318'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.625 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[21]~319'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.705 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[22]~320'
        Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 3.879 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[23]~321'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.959 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[24]~322'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.039 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[25]~323'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.119 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[26]~324'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.199 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[27]~325'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.279 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[28]~326'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.359 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[29]~327'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.439 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[30]~328'
        Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 4.600 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[31]~329'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.680 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[32]~330'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.760 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[33]~331'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.840 ns; Loc. = LCCOMB_X21_Y6_N4; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[34]~332'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.920 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[35]~333'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 5.000 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[36]~334'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.080 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[37]~335'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.160 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[38]~336'
        Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 5.334 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[39]~337'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.414 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[40]~338'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 5.494 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[41]~339'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.574 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[42]~340'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.654 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[43]~341'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.734 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[44]~342'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.814 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[45]~343'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.894 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[46]~344'
        Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.352 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[47]~265'
        Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.448 ns; Loc. = LCFF_X21_Y6_N31; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[47]'
        Info: Total cell delay = 4.875 ns ( 75.60 % )
        Info: Total interconnect delay = 1.573 ns ( 24.40 % )
    Info: - Smallest clock skew is 0.218 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.560 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.024 ns) + CELL(0.602 ns) = 3.560 ns; Loc. = LCFF_X21_Y6_N31; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC|section_out1[47]'
            Info: Total cell delay = 1.536 ns ( 43.15 % )
            Info: Total interconnect delay = 2.024 ns ( 56.85 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.342 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.806 ns) + CELL(0.602 ns) = 3.342 ns; Loc. = LCFF_X18_Y8_N5; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC|input_register[4]'
            Info: Total cell delay = 1.536 ns ( 45.96 % )
            Info: Total interconnect delay = 1.806 ns ( 54.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" has Internal fmax of 315.96 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:freqsetreg|OUT[6]" (period= 3.165 ns)
    Info: + Longest register to register delay is 2.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.385 ns) + CELL(0.177 ns) = 0.562 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 2; COMB Node = 'RegisterX:optionreg|always0~57'
        Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 1.048 ns; Loc. = LCCOMB_X4_Y11_N8; Fanout = 32; COMB Node = 'RegisterX:freqsetreg|always0~17'
        Info: 4: + IC(1.113 ns) + CELL(0.758 ns) = 2.919 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[6]'
        Info: Total cell delay = 1.113 ns ( 38.13 % )
        Info: Total interconnect delay = 1.806 ns ( 61.87 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.567 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.767 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[6]'
            Info: Total cell delay = 1.668 ns ( 64.98 % )
            Info: Total interconnect delay = 0.899 ns ( 35.02 % )
        Info: - Longest clock path from clock "FX2_CLK" to source register is 2.574 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.668 ns ( 64.80 % )
            Info: Total interconnect delay = 0.906 ns ( 35.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 160.72 MHz between source register "SPI_REGS:spi_regs|BitCounter[31]" and destination register "SPI_REGS:spi_regs|sdata[30]" (period= 6.222 ns)
    Info: + Longest register to register delay is 6.240 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|BitCounter[31]'
        Info: 2: + IC(0.906 ns) + CELL(0.455 ns) = 1.361 ns; Loc. = LCCOMB_X3_Y12_N26; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~315'
        Info: 3: + IC(0.307 ns) + CELL(0.491 ns) = 2.159 ns; Loc. = LCCOMB_X3_Y12_N30; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~319'
        Info: 4: + IC(0.307 ns) + CELL(0.491 ns) = 2.957 ns; Loc. = LCCOMB_X3_Y12_N28; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~323'
        Info: 5: + IC(0.318 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X3_Y12_N12; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.866 ns) + CELL(0.177 ns) = 4.496 ns; Loc. = LCCOMB_X4_Y11_N30; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs|sdata[13]~8563'
        Info: 7: + IC(1.164 ns) + CELL(0.580 ns) = 6.240 ns; Loc. = LCFF_X5_Y12_N19; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[30]'
        Info: Total cell delay = 2.372 ns ( 38.01 % )
        Info: Total interconnect delay = 3.868 ns ( 61.99 % )
    Info: - Smallest clock skew is 0.257 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.163 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.637 ns) + CELL(0.602 ns) = 3.163 ns; Loc. = LCFF_X5_Y12_N19; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[30]'
            Info: Total cell delay = 1.526 ns ( 48.25 % )
            Info: Total interconnect delay = 1.637 ns ( 51.75 % )
        Info: - Longest clock path from clock "SCK" to source register is 2.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.380 ns) + CELL(0.602 ns) = 2.906 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|BitCounter[31]'
            Info: Total cell delay = 1.526 ns ( 52.51 % )
            Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[0]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 7.482 ns
    Info: + Longest pin to register delay is 10.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.222 ns) + CELL(0.542 ns) = 7.667 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'FD[10]~570'
        Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.138 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 16; COMB Node = 'FD[10]~571'
        Info: 4: + IC(1.187 ns) + CELL(0.758 ns) = 10.083 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 2.381 ns ( 23.61 % )
        Info: Total interconnect delay = 7.702 ns ( 76.39 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.563 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.775 ns) + CELL(0.602 ns) = 2.563 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 1.658 ns ( 64.69 % )
        Info: Total interconnect delay = 0.905 ns ( 35.31 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO1" through register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]" is 12.326 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.625 ns) + CELL(0.602 ns) = 3.161 ns; Loc. = LCFF_X26_Y9_N21; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]'
        Info: Total cell delay = 1.536 ns ( 48.59 % )
        Info: Total interconnect delay = 1.625 ns ( 51.41 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N21; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]'
        Info: 2: + IC(0.990 ns) + CELL(0.516 ns) = 1.506 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63'
        Info: 3: + IC(0.898 ns) + CELL(0.512 ns) = 2.916 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 4: + IC(2.896 ns) + CELL(3.076 ns) = 8.888 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'GPIO1'
        Info: Total cell delay = 4.104 ns ( 46.17 % )
        Info: Total interconnect delay = 4.784 ns ( 53.83 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.666 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.727 ns) + CELL(3.036 ns) = 10.666 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 36.93 % )
    Info: Total interconnect delay = 6.727 ns ( 63.07 % )
Info: th for register "ADC[3]" (data pin = "DA[3]", clock pin = "ENC_CLK") is -3.027 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.715 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.536 ns ( 47.25 % )
        Info: Total interconnect delay = 1.715 ns ( 52.75 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA[3]'
        Info: 2: + IC(5.258 ns) + CELL(0.413 ns) = 6.564 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.306 ns ( 19.90 % )
        Info: Total interconnect delay = 5.258 ns ( 80.10 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Thu Sep 14 17:54:48 2006
    Info: Elapsed time: 00:00:03


