
*** Running vivado
    with args -log design_1_accelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_accelerator_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 29 09:38:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_accelerator_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 546.277 ; gain = 232.699
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_accelerator_0_0
Command: synth_design -top design_1_accelerator_0_0 -part xczu3eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1890.883 ; gain = 394.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_accelerator_0_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'accelerator' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_55_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_55_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_flow_control_loop_pipe_sequential_init' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_flow_control_loop_pipe_sequential_init' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_55_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_55_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_73_3' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_73_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_model_array' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_32s_7s_34_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_32s_7s_34_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_32s_7s_34_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_32s_7s_34_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_16s_16s_25_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_16s_16s_25_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_16s_16s_32_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_16s_16s_32_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_model_array' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/ip/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/ip/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_sparsemux_7_2_16_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_sparsemux_7_2_16_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_73_3' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_73_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_165_9' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_165_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_165_9' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_165_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_control_s_axi' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_control_s_axi_ram' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:982]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_control_s_axi_ram' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:982]
INFO: [Synth 8-155] case statement is not full and has no default [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:478]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_control_s_axi' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_accelerator_0_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:581]
WARNING: [Synth 8-7129] Port we0[3] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[63] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[62] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[61] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[60] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[59] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[58] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[57] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[56] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[55] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[54] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[53] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[52] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[51] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[50] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[49] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[48] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[47] in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2106.043 ; gain = 609.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2106.043 ; gain = 609.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2106.043 ; gain = 609.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2106.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/constraints/accelerator_ooc.xdc] for cell 'inst'

*** Running vivado
    with args -log design_1_accelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_accelerator_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 29 09:39:47 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_accelerator_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 545.379 ; gain = 229.414
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_accelerator_0_0
Command: synth_design -top design_1_accelerator_0_0 -part xczu3eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1890.957 ; gain = 394.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_accelerator_0_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'accelerator' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_55_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_55_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_flow_control_loop_pipe_sequential_init' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_flow_control_loop_pipe_sequential_init' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_55_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_55_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_73_3' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_73_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_model_array' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_32s_7s_34_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_32s_7s_34_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_32s_7s_34_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_32s_7s_34_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_16s_16s_25_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_16s_16s_25_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mul_16s_16s_32_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mul_16s_16s_32_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_mulsub_16s_6ns_25s_25_4_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_mac_muladd_16s_16s_25ns_25_4_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_model_array' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/ip/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/ip/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_sparsemux_7_2_16_1_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_sparsemux_7_2_16_1_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_73_3' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_73_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_165_9' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_165_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_accelerator_Pipeline_VITIS_LOOP_165_9' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_165_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_control_s_axi' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'accelerator_control_s_axi_ram' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:982]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_control_s_axi_ram' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:982]
INFO: [Synth 8-155] case statement is not full and has no default [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:478]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_control_s_axi' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'accelerator' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_accelerator_0_0' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_control_s_axi.v:581]
WARNING: [Synth 8-7129] Port we0[3] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module accelerator_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[63] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[62] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[61] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[60] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[59] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[58] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[57] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[56] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[55] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[54] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[53] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[52] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[51] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[50] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[49] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[48] in module floating_point_v7_1_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[47] in module floating_point_v7_1_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.578 ; gain = 608.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.578 ; gain = 608.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.578 ; gain = 608.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2107.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/constraints/accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/constraints/accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.runs/design_1_accelerator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.runs/design_1_accelerator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2208.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2208.711 ; gain = 0.223
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2208.711 ; gain = 711.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2208.711 ; gain = 711.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.runs/design_1_accelerator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2208.711 ; gain = 711.988
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2208.711 ; gain = 711.988
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U55/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U34/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U35/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U33/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U33/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U33/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U36/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln12_4_reg_693_reg' and it is trimmed from '25' to '16' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:564]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U37/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln13_2_reg_698_reg' and it is trimmed from '25' to '16' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_model_array.v:565]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U34/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U34/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U35/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U35/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U36/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U36/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U37/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_25ns_25_4_1_U37/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U38/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U38/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_6ns_25s_25_4_1_U38/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.gen/sources_1/bd/design_1/ipshared/7988/hdl/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v:35]
DSP Debug: swapped A/B pins for adder 000001B91A6F6630
DSP Debug: swapped A/B pins for adder 000001B91A6F4D70
DSP Debug: swapped A/B pins for adder 000001B91A6F5B50
DSP Debug: swapped A/B pins for adder 000001B91A6F53D0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2208.711 ; gain = 711.988
---------------------------------------------------------------------------------
 Sort Area is  mul_ln14_6_reg_839_reg_10 : 0 0 : 2033 4066 : Used 1 time 0
 Sort Area is  mul_ln14_6_reg_839_reg_10 : 0 1 : 2033 4066 : Used 1 time 0
 Sort Area is  mul_ln14_3_reg_791_reg_d : 0 0 : 2017 4050 : Used 1 time 0
 Sort Area is  mul_ln14_3_reg_791_reg_d : 0 1 : 2033 4050 : Used 1 time 0
 Sort Area is  mac_mulsub_16s_6ns_25s_25_4_1_U38/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2667 2667 : Used 1 time 0
 Sort Area is  mac_mulsub_16s_6ns_25s_25_4_1_U33/accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 2650 2650 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_25ns_25_4_1_U34/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2456 2456 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_25ns_25_4_1_U35/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2456 2456 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_25ns_25_4_1_U36/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2456 2456 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_25ns_25_4_1_U37/accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2456 2456 : Used 1 time 0
 Sort Area is  tmp_2_reg_808_reg_b : 0 0 : 2010 2010 : Used 1 time 0
 Sort Area is  tmp_3_reg_834_reg_6 : 0 0 : 2010 2010 : Used 1 time 0
 Sort Area is  tmp_1_reg_708_reg_9 : 0 0 : 1962 1962 : Used 1 time 0
 Sort Area is  tmp_reg_703_reg_2 : 0 0 : 1962 1962 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2546.805 ; gain = 1050.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w1_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w1_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w1_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w1_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w2_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w2_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w2_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_w2_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|accelerator_model_array                           | (A*B)'            | 30     | 15     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | (A''*B')'         | 30     | 15     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | (A*B)'            | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | (A''*B')'         | 30     | 18     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | (A'*B'')'         | 30     | 15     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | Dynamic           | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 1    | 0    | 
|accelerator_model_array                           | (A''*B'')'        | 30     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|accelerator_model_array                           | Dynamic           | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 1    | 0    | 
|accelerator_model_array                           | (C+(A''*B'')')'   | 30     | 15     | 25     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|accelerator_model_array                           | (C+(A''*B'')')'   | 30     | 18     | 25     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|accelerator_model_array                           | (C+(A''*B'')')'   | 30     | 18     | 25     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|accelerator_model_array                           | (C+(A''*B'')')'   | 30     | 15     | 25     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0 | (C'-((A'*B')'))'  | 30     | 6      | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|accelerator_model_array                           | (C'-((A''*B')'))' | 30     | 6      | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    44|
|2     |DSP_ALU         |    14|
|4     |DSP_A_B_DATA    |    14|
|9     |DSP_C_DATA      |    14|
|11    |DSP_MULTIPLIER  |    14|
|12    |DSP_M_DATA      |    14|
|14    |DSP_OUTPUT      |    14|
|16    |DSP_PREADD      |    14|
|17    |DSP_PREADD_DATA |    14|
|18    |LUT1            |    30|
|19    |LUT2            |   357|
|20    |LUT3            |   663|
|21    |LUT4            |   402|
|22    |LUT5            |   125|
|23    |LUT6            |   897|
|24    |MUXCY           |    80|
|25    |MUXF7           |    96|
|26    |RAMB36E2        |     6|
|27    |FDRE            |  3023|
|28    |FDSE            |     7|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 2690.086 ; gain = 1193.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2690.086 ; gain = 1090.230
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 2690.086 ; gain = 1193.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2690.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  (CARRY4) => CARRY8: 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances

Synth Design complete | Checksum: 29ec3dc6
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 2690.086 ; gain = 2092.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2690.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.runs/design_1_accelerator_0_0_synth_1/design_1_accelerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_accelerator_0_0, cache-ID = 2776b003d509f82e
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2690.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/project_2/project_2.runs/design_1_accelerator_0_0_synth_1/design_1_accelerator_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_accelerator_0_0_utilization_synth.rpt -pb design_1_accelerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 09:41:50 2024...
