







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust3seqE[1];
.global .align 1 .b8 _ZN70_INTERNAL_48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca4306thrust6deviceE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T22[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T24[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T25[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T26[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];








.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];

.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result;


.visible .entry _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<25>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIhjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB0_2:
cvt.u64.u32	%rd10, %r24;
add.s64 %rd11, %rd3, %rd10;
ld.global.u8 %rs1, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
cvt.u64.u32	%rd12, %r23;
add.s64 %rd13, %rd2, %rd12;
st.global.u8 [%rd13], %rs1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b16 %rs<2>;
.reg .b32 %r<36>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIhjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB1_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
cvt.u64.u32	%rd10, %r35;
add.s64 %rd11, %rd3, %rd10;
ld.global.u8 %rs1, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
cvt.u64.u32	%rd12, %r34;
add.s64 %rd13, %rd2, %rd12;
st.global.u8 [%rd13], %rs1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b16 %rs<2>;
.reg .b32 %r<44>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIhjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB2_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd12, %rd3;

BB2_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
cvt.u64.u32	%rd9, %r43;
add.s64 %rd10, %rd2, %rd9;
ld.global.u8 %rs1, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
cvt.u64.u32	%rd11, %r42;
add.s64 %rd13, %rd12, %rd11;
st.global.u8 [%rd13], %rs1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIhjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB3_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd14, %rd2;

BB3_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
cvt.u64.u32	%rd11, %r51;
add.s64 %rd12, %rd1, %rd11;
ld.global.u8 %rs1, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
cvt.u64.u32	%rd13, %r48;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rs1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB3_2;

BB3_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<19>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIhEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd18, %r4;
setp.ge.s64	%p1, %rd18, %rd10;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB4_2:
mul.lo.s64 %rd13, %rd18, %rd11;
add.s64 %rd14, %rd13, %rd9;
add.s64 %rd15, %rd3, %rd14;
ld.global.u8 %rs1, [%rd15];
mul.lo.s64 %rd16, %rd18, %rd12;
add.s64 %rd17, %rd2, %rd16;
st.global.u8 [%rd17], %rs1;
add.s64 %rd18, %rd4, %rd18;
setp.lt.s64	%p2, %rd18, %rd10;
@%p2 bra BB4_2;

BB4_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<19>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIhEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd18, %r4;
setp.ge.s64	%p1, %rd18, %rd10;
@%p1 bra BB5_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB5_2:
mul.lo.s64 %rd13, %rd18, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd18, %rd12;
add.s64 %rd16, %rd3, %rd15;
ld.global.u8 %rs1, [%rd16];
add.s64 %rd17, %rd2, %rd14;
st.global.u8 [%rd17], %rs1;
add.s64 %rd18, %rd4, %rd18;
setp.lt.s64	%p2, %rd18, %rd10;
@%p2 bra BB5_2;

BB5_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<25>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIajLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB6_2:
cvt.u64.u32	%rd10, %r24;
add.s64 %rd11, %rd3, %rd10;
ld.global.u8 %rs1, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
cvt.u64.u32	%rd12, %r23;
add.s64 %rd13, %rd2, %rd12;
st.global.u8 [%rd13], %rs1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB6_2;

BB6_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b16 %rs<2>;
.reg .b32 %r<36>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIajLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB7_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
cvt.u64.u32	%rd10, %r35;
add.s64 %rd11, %rd3, %rd10;
ld.global.u8 %rs1, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
cvt.u64.u32	%rd12, %r34;
add.s64 %rd13, %rd2, %rd12;
st.global.u8 [%rd13], %rs1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB7_2;

BB7_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b16 %rs<2>;
.reg .b32 %r<44>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIajLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB8_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd12, %rd3;

BB8_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
cvt.u64.u32	%rd9, %r43;
add.s64 %rd10, %rd2, %rd9;
ld.global.u8 %rs1, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
cvt.u64.u32	%rd11, %r42;
add.s64 %rd13, %rd12, %rd11;
st.global.u8 [%rd13], %rs1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB8_2;

BB8_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIajLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB9_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd14, %rd2;

BB9_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
cvt.u64.u32	%rd11, %r51;
add.s64 %rd12, %rd1, %rd11;
ld.global.u8 %rs1, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
cvt.u64.u32	%rd13, %r48;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rs1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB9_2;

BB9_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<19>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIaEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd18, %r4;
setp.ge.s64	%p1, %rd18, %rd10;
@%p1 bra BB10_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB10_2:
mul.lo.s64 %rd13, %rd18, %rd11;
add.s64 %rd14, %rd13, %rd9;
add.s64 %rd15, %rd3, %rd14;
ld.global.u8 %rs1, [%rd15];
mul.lo.s64 %rd16, %rd18, %rd12;
add.s64 %rd17, %rd2, %rd16;
st.global.u8 [%rd17], %rs1;
add.s64 %rd18, %rd4, %rd18;
setp.lt.s64	%p2, %rd18, %rd10;
@%p2 bra BB10_2;

BB10_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<19>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIaEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd18, %r4;
setp.ge.s64	%p1, %rd18, %rd10;
@%p1 bra BB11_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB11_2:
mul.lo.s64 %rd13, %rd18, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd18, %rd12;
add.s64 %rd16, %rd3, %rd15;
ld.global.u8 %rs1, [%rd16];
add.s64 %rd17, %rd2, %rd14;
st.global.u8 [%rd17], %rs1;
add.s64 %rd18, %rd4, %rd18;
setp.lt.s64	%p2, %rd18, %rd10;
@%p2 bra BB11_2;

BB11_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<25>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIsjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB12_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB12_2:
mul.wide.u32 %rd10, %r24, 2;
add.s64 %rd11, %rd3, %rd10;
ld.global.u16 %rs1, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
mul.wide.u32 %rd12, %r23, 2;
add.s64 %rd13, %rd2, %rd12;
st.global.u16 [%rd13], %rs1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB12_2;

BB12_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b16 %rs<2>;
.reg .b32 %r<36>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIsjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB13_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB13_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
mul.wide.u32 %rd10, %r35, 2;
add.s64 %rd11, %rd3, %rd10;
ld.global.u16 %rs1, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
mul.wide.u32 %rd12, %r34, 2;
add.s64 %rd13, %rd2, %rd12;
st.global.u16 [%rd13], %rs1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB13_2;

BB13_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b16 %rs<2>;
.reg .b32 %r<44>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIsjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB14_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd11, %rd3;

BB14_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
mul.wide.u32 %rd9, %r43, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs1, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
mul.wide.u32 %rd12, %r42, 2;
add.s64 %rd13, %rd11, %rd12;
st.global.u16 [%rd13], %rs1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB14_2;

BB14_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIsjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB15_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd13, %rd2;

BB15_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
mul.wide.u32 %rd11, %r51, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs1, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
mul.wide.u32 %rd14, %r48, 2;
add.s64 %rd15, %rd13, %rd14;
st.global.u16 [%rd15], %rs1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB15_2;

BB15_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIsEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB16_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB16_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs1, [%rd16];
mul.lo.s64 %rd17, %rd20, %rd12;
shl.b64 %rd18, %rd17, 1;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB16_2;

BB16_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIsEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB17_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB17_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd20, %rd12;
shl.b64 %rd16, %rd15, 1;
add.s64 %rd17, %rd3, %rd16;
ld.global.u16 %rs1, [%rd17];
shl.b64 %rd18, %rd14, 1;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB17_2;

BB17_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIijLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r25, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r25, %r3;
@%p1 bra BB18_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB18_2:
mul.wide.u32 %rd10, %r25, 4;
add.s64 %rd11, %rd3, %rd10;
ld.global.u32 %r23, [%rd11];
mad.lo.s32 %r24, %r25, %r13, %r5;
mul.wide.u32 %rd12, %r24, 4;
add.s64 %rd13, %rd2, %rd12;
st.global.u32 [%rd13], %r23;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p2, %r25, %r3;
@%p2 bra BB18_2;

BB18_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<37>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIijLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r36, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r36, %r3;
@%p1 bra BB19_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB19_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r36, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r36, %r31;
mul.wide.u32 %rd10, %r36, 4;
add.s64 %rd11, %rd3, %rd10;
ld.global.u32 %r33, [%rd11];
mad.lo.s32 %r34, %r32, %r17, %r8;
mad.lo.s32 %r35, %r16, %r30, %r34;
mul.wide.u32 %rd12, %r35, 4;
add.s64 %rd13, %rd2, %rd12;
st.global.u32 [%rd13], %r33;
add.s32 %r36, %r36, %r9;
setp.lt.u32	%p3, %r36, %r3;
@%p3 bra BB19_2;

BB19_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<45>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIijLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r44, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r44, %r5;
@%p1 bra BB20_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd11, %rd3;

BB20_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r44, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r44, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r41, [%rd10];
add.s32 %r42, %r40, %r10;
mad.lo.s32 %r43, %r18, %r37, %r42;
mul.wide.u32 %rd12, %r43, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r41;
add.s32 %r44, %r44, %r11;
setp.lt.u32	%p4, %r44, %r5;
@%p4 bra BB20_2;

BB20_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b32 %r<53>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIijLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r52, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r52, %r5;
@%p1 bra BB21_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd13, %rd2;

BB21_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r52, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r52, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
mul.wide.u32 %rd11, %r52, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.u32 %r47, [%rd12];
add.s32 %r48, %r46, %r11;
mad.lo.s32 %r49, %r18, %r43, %r48;
mul.wide.u32 %rd14, %r49, 4;
add.s64 %rd15, %rd13, %rd14;
st.global.u32 [%rd15], %r47;
mov.u32 %r51, %nctaid.x;
mad.lo.s32 %r52, %r51, %r24, %r52;
setp.lt.u32	%p5, %r52, %r5;
@%p5 bra BB21_2;

BB21_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIiEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB22_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB22_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd3, %rd15;
ld.global.u32 %r7, [%rd16];
mul.lo.s64 %rd17, %rd20, %rd12;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u32 [%rd19], %r7;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB22_2;

BB22_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIiEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB23_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB23_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd20, %rd12;
shl.b64 %rd16, %rd15, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.u32 %r7, [%rd17];
shl.b64 %rd18, %rd14, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u32 [%rd19], %r7;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB23_2;

BB23_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<25>;
.reg .b64 %rd<15>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIljLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB24_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB24_2:
mul.wide.u32 %rd10, %r24, 8;
add.s64 %rd11, %rd3, %rd10;
ld.global.u64 %rd12, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
mul.wide.u32 %rd13, %r23, 8;
add.s64 %rd14, %rd2, %rd13;
st.global.u64 [%rd14], %rd12;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB24_2;

BB24_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<36>;
.reg .b64 %rd<15>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIljLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB25_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB25_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
mul.wide.u32 %rd10, %r35, 8;
add.s64 %rd11, %rd3, %rd10;
ld.global.u64 %rd12, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
mul.wide.u32 %rd13, %r34, 8;
add.s64 %rd14, %rd2, %rd13;
st.global.u64 [%rd14], %rd12;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB25_2;

BB25_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<44>;
.reg .b64 %rd<15>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIljLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB26_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd12, %rd3;

BB26_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
mul.wide.u32 %rd9, %r43, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.u64 %rd11, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
mul.wide.u32 %rd13, %r42, 8;
add.s64 %rd14, %rd12, %rd13;
st.global.u64 [%rd14], %rd11;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB26_2;

BB26_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b32 %r<52>;
.reg .b64 %rd<17>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIljLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB27_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd14, %rd2;

BB27_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
mul.wide.u32 %rd11, %r51, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.u64 %rd13, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
mul.wide.u32 %rd15, %r48, 8;
add.s64 %rd16, %rd14, %rd15;
st.global.u64 [%rd16], %rd13;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB27_2;

BB27_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<22>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIlEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd21, %r4;
setp.ge.s64	%p1, %rd21, %rd10;
@%p1 bra BB28_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB28_2:
mul.lo.s64 %rd13, %rd21, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 3;
add.s64 %rd16, %rd3, %rd15;
ld.global.u64 %rd17, [%rd16];
mul.lo.s64 %rd18, %rd21, %rd12;
shl.b64 %rd19, %rd18, 3;
add.s64 %rd20, %rd2, %rd19;
st.global.u64 [%rd20], %rd17;
add.s64 %rd21, %rd4, %rd21;
setp.lt.s64	%p2, %rd21, %rd10;
@%p2 bra BB28_2;

BB28_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<22>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIlEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd21, %r4;
setp.ge.s64	%p1, %rd21, %rd10;
@%p1 bra BB29_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB29_2:
mul.lo.s64 %rd13, %rd21, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd21, %rd12;
shl.b64 %rd16, %rd15, 3;
add.s64 %rd17, %rd3, %rd16;
ld.global.u64 %rd18, [%rd17];
shl.b64 %rd19, %rd14, 3;
add.s64 %rd20, %rd2, %rd19;
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd4, %rd21;
setp.lt.s64	%p2, %rd21, %rd10;
@%p2 bra BB29_2;

BB29_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5_(
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0,
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3,
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<25>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi1EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB30_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB30_2:
mad.lo.s32 %r23, %r24, %r13, %r5;
mul.wide.u32 %rd10, %r23, 2;
add.s64 %rd11, %rd2, %rd10;
mul.wide.u32 %rd12, %r24, 2;
add.s64 %rd13, %rd3, %rd12;
ld.global.u16 %rs1, [%rd13];
st.global.u16 [%rd11], %rs1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB30_2;

BB30_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5_(
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0,
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3,
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4
)
{
.reg .pred %p<4>;
.reg .b16 %rs<2>;
.reg .b32 %r<36>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi2EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB31_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB31_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
mul.wide.u32 %rd10, %r34, 2;
add.s64 %rd11, %rd2, %rd10;
mul.wide.u32 %rd12, %r35, 2;
add.s64 %rd13, %rd3, %rd12;
ld.global.u16 %rs1, [%rd13];
st.global.u16 [%rd11], %rs1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB31_2;

BB31_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5_(
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0,
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3,
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4
)
{
.reg .pred %p<5>;
.reg .b16 %rs<2>;
.reg .b32 %r<44>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi3EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB32_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd9, %rd3;

BB32_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
mul.wide.u32 %rd10, %r42, 2;
add.s64 %rd11, %rd9, %rd10;
mul.wide.u32 %rd12, %r43, 2;
add.s64 %rd13, %rd2, %rd12;
ld.global.u16 %rs1, [%rd13];
st.global.u16 [%rd11], %rs1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5_(
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0,
.param .u64 _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3,
.param .u32 _Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIN3c104HalfEjLi4EEvPT_P17CatArrInputTensorIS2_T0_E22OutputTensorSizeStrideIS5_Lj4EEiS5__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB33_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd11, %rd2;

BB33_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
mul.wide.u32 %rd12, %r48, 2;
add.s64 %rd13, %rd11, %rd12;
mul.wide.u32 %rd14, %r51, 2;
add.s64 %rd15, %rd1, %rd14;
ld.global.u16 %rs1, [%rd15];
st.global.u16 [%rd13], %rs1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB33_2;

BB33_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIN3c104HalfEEvPT_S3_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB34_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB34_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd20, %rd12;
shl.b64 %rd16, %rd15, 1;
add.s64 %rd17, %rd2, %rd16;
shl.b64 %rd18, %rd14, 1;
add.s64 %rd19, %rd3, %rd18;
ld.global.u16 %rs1, [%rd19];
st.global.u16 [%rd17], %rs1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB34_2;

BB34_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIN3c104HalfEEvPT_S3_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB35_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB35_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd2, %rd15;
mul.lo.s64 %rd17, %rd20, %rd12;
shl.b64 %rd18, %rd17, 1;
add.s64 %rd19, %rd3, %rd18;
ld.global.u16 %rs1, [%rd19];
st.global.u16 [%rd16], %rs1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB35_2;

BB35_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<25>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIfjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB36_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB36_2:
mul.wide.u32 %rd10, %r24, 4;
add.s64 %rd11, %rd3, %rd10;
ld.global.f32 %f1, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
mul.wide.u32 %rd12, %r23, 4;
add.s64 %rd13, %rd2, %rd12;
st.global.f32 [%rd13], %f1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB36_2;

BB36_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .f32 %f<2>;
.reg .b32 %r<36>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIfjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB37_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB37_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
mul.wide.u32 %rd10, %r35, 4;
add.s64 %rd11, %rd3, %rd10;
ld.global.f32 %f1, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
mul.wide.u32 %rd12, %r34, 4;
add.s64 %rd13, %rd2, %rd12;
st.global.f32 [%rd13], %f1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB37_2;

BB37_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .f32 %f<2>;
.reg .b32 %r<44>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIfjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB38_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd11, %rd3;

BB38_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
mul.wide.u32 %rd9, %r43, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f1, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
mul.wide.u32 %rd12, %r42, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .f32 %f<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIfjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB39_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd13, %rd2;

BB39_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
mul.wide.u32 %rd11, %r51, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.f32 %f1, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
mul.wide.u32 %rd14, %r48, 4;
add.s64 %rd15, %rd13, %rd14;
st.global.f32 [%rd15], %f1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB39_2;

BB39_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIfEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB40_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB40_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd3, %rd15;
ld.global.f32 %f1, [%rd16];
mul.lo.s64 %rd17, %rd20, %rd12;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB40_2;

BB40_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<7>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIfEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB41_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB41_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd20, %rd12;
shl.b64 %rd16, %rd15, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.f32 %f1, [%rd17];
shl.b64 %rd18, %rd14, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<3>;
.reg .b32 %r<25>;
.reg .f64 %fd<2>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIdjLi1EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r24, %r1, %r18, %r19;
mov.u32 %r20, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r20, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r24, %r3;
@%p1 bra BB42_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.u32 %r21, [%rd1+-8];
mul.lo.s32 %r5, %r21, %r17;
mov.u32 %r22, %nctaid.x;
mul.lo.s32 %r6, %r22, %r1;

BB42_2:
mul.wide.u32 %rd10, %r24, 8;
add.s64 %rd11, %rd3, %rd10;
ld.global.f64 %fd1, [%rd11];
mad.lo.s32 %r23, %r24, %r13, %r5;
mul.wide.u32 %rd12, %r23, 8;
add.s64 %rd13, %rd2, %rd12;
st.global.f64 [%rd13], %fd1;
add.s32 %r24, %r24, %r6;
setp.lt.u32	%p2, %r24, %r3;
@%p2 bra BB42_2;

BB42_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<4>;
.reg .b32 %r<36>;
.reg .f64 %fd<2>;
.reg .b64 %rd<14>;


ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd5, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r17, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r16, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r13, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIdjLi2EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r35, %r1, %r22, %r23;
mov.u32 %r24, %ctaid.y;
cvta.to.global.u64 %rd6, %rd5;
mul.wide.u32 %rd7, %r24, 24;
add.s64 %rd8, %rd6, %rd7;
add.s64 %rd1, %rd8, 16;
ld.global.u32 %r3, [%rd8+16];
setp.ge.u32	%p1, %r35, %r3;
@%p1 bra BB43_3;

cvta.to.global.u64 %rd2, %rd4;
ld.global.u64 %rd9, [%rd1+-16];
cvta.to.global.u64 %rd3, %rd9;
ld.global.v2.u32 {%r25, %r26}, [%rd1+-8];
mul.lo.s32 %r8, %r25, %r21;
mov.u32 %r28, %nctaid.x;
mul.lo.s32 %r9, %r28, %r1;

BB43_2:
setp.eq.s32	%p2, %r20, 1;
selp.b32	%r29, %r26, %r13, %p2;
div.u32 %r30, %r35, %r29;
mul.lo.s32 %r31, %r30, %r29;
sub.s32 %r32, %r35, %r31;
mul.wide.u32 %rd10, %r35, 8;
add.s64 %rd11, %rd3, %rd10;
ld.global.f64 %fd1, [%rd11];
mad.lo.s32 %r33, %r32, %r17, %r8;
mad.lo.s32 %r34, %r16, %r30, %r33;
mul.wide.u32 %rd12, %r34, 8;
add.s64 %rd13, %rd2, %rd12;
st.global.f64 [%rd13], %fd1;
add.s32 %r35, %r35, %r9;
setp.lt.u32	%p3, %r35, %r3;
@%p3 bra BB43_2;

BB43_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<5>;
.reg .b32 %r<44>;
.reg .f64 %fd<2>;
.reg .b64 %rd<14>;


ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd4, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIdjLi3EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r43, %r3, %r24, %r25;
mov.u32 %r26, %ctaid.y;
mul.wide.u32 %rd6, %r26, 24;
add.s64 %rd7, %rd5, %rd6;
add.s64 %rd1, %rd7, 16;
ld.global.u32 %r5, [%rd7+16];
setp.ge.u32	%p1, %r43, %r5;
@%p1 bra BB44_3;

ld.global.u64 %rd8, [%rd1+-16];
cvta.to.global.u64 %rd2, %rd8;
ld.global.v2.u32 {%r27, %r28}, [%rd1+-8];
mul.lo.s32 %r10, %r27, %r23;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r11, %r30, %r3;
cvta.to.global.u64 %rd11, %rd3;

BB44_2:
setp.eq.s32	%p2, %r22, 2;
selp.b32	%r31, %r28, %r2, %p2;
div.u32 %r32, %r43, %r31;
mul.lo.s32 %r33, %r32, %r31;
sub.s32 %r34, %r43, %r33;
mul.lo.s32 %r35, %r34, %r20;
setp.eq.s32	%p3, %r22, 1;
selp.b32	%r36, %r28, %r1, %p3;
div.u32 %r37, %r32, %r36;
mul.lo.s32 %r38, %r37, %r36;
sub.s32 %r39, %r32, %r38;
mad.lo.s32 %r40, %r39, %r19, %r35;
mul.wide.u32 %rd9, %r43, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd1, [%rd10];
add.s32 %r41, %r40, %r10;
mad.lo.s32 %r42, %r18, %r37, %r41;
mul.wide.u32 %rd12, %r42, 8;
add.s64 %rd13, %rd11, %rd12;
st.global.f64 [%rd13], %fd1;
add.s32 %r43, %r43, %r11;
setp.lt.u32	%p4, %r43, %r5;
@%p4 bra BB44_2;

BB44_3:
ret;
}


.visible .entry _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3_(
.param .u64 _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0,
.param .u64 _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1,
.param .align 4 .b8 _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2[32],
.param .u32 _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3,
.param .u32 _Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4
)
{
.reg .pred %p<6>;
.reg .b32 %r<52>;
.reg .f64 %fd<2>;
.reg .b64 %rd<16>;


ld.param.u64 %rd2, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_0];
ld.param.u64 %rd3, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_1];
ld.param.u32 %r21, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+28];
ld.param.u32 %r20, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+24];
ld.param.u32 %r19, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+20];
ld.param.u32 %r18, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+16];
ld.param.u32 %r3, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+12];
ld.param.u32 %r2, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+8];
ld.param.u32 %r1, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_2+4];
ld.param.u32 %r22, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_3];
ld.param.u32 %r23, [_Z19CatArrayBatchedCopyIdjLi4EEvPT_P17CatArrInputTensorIS0_T0_E22OutputTensorSizeStrideIS3_Lj4EEiS3__param_4];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r51, %r24, %r25, %r26;
mov.u32 %r27, %ctaid.y;
mul.wide.u32 %rd5, %r27, 24;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r5, [%rd6+16];
setp.ge.u32	%p1, %r51, %r5;
@%p1 bra BB45_3;

ld.global.u64 %rd10, [%rd6];
cvta.to.global.u64 %rd1, %rd10;
ld.global.v2.u32 {%r29, %r30}, [%rd6+8];
mul.lo.s32 %r11, %r29, %r23;
cvta.to.global.u64 %rd13, %rd2;

BB45_2:
setp.eq.s32	%p2, %r22, 3;
selp.b32	%r32, %r30, %r3, %p2;
div.u32 %r33, %r51, %r32;
mul.lo.s32 %r34, %r33, %r32;
sub.s32 %r35, %r51, %r34;
mul.lo.s32 %r36, %r35, %r21;
setp.eq.s32	%p3, %r22, 2;
selp.b32	%r37, %r30, %r2, %p3;
div.u32 %r38, %r33, %r37;
mul.lo.s32 %r39, %r38, %r37;
sub.s32 %r40, %r33, %r39;
mad.lo.s32 %r41, %r40, %r20, %r36;
setp.eq.s32	%p4, %r22, 1;
selp.b32	%r42, %r30, %r1, %p4;
div.u32 %r43, %r38, %r42;
mul.lo.s32 %r44, %r43, %r42;
sub.s32 %r45, %r38, %r44;
mad.lo.s32 %r46, %r45, %r19, %r41;
mul.wide.u32 %rd11, %r51, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.f64 %fd1, [%rd12];
add.s32 %r47, %r46, %r11;
mad.lo.s32 %r48, %r18, %r43, %r47;
mul.wide.u32 %rd14, %r48, 8;
add.s64 %rd15, %rd13, %rd14;
st.global.f64 [%rd15], %fd1;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r24, %r51;
setp.lt.u32	%p5, %r51, %r5;
@%p5 bra BB45_2;

BB45_3:
ret;
}


.visible .entry _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll(
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_0,
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_1,
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_2,
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_3,
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_4,
.param .u64 _Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z26THCTensor_copyFromDiagonalIdEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB46_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB46_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
shl.b64 %rd15, %rd14, 3;
add.s64 %rd16, %rd3, %rd15;
ld.global.f64 %fd1, [%rd16];
mul.lo.s64 %rd17, %rd20, %rd12;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd2, %rd18;
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB46_2;

BB46_3:
ret;
}


.visible .entry _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll(
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_0,
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_1,
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_2,
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_3,
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_4,
.param .u64 _Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_5
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.u64 %rd7, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_0];
ld.param.u64 %rd8, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_1];
ld.param.u64 %rd9, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_2];
ld.param.u64 %rd10, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_3];
ld.param.u64 %rd11, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_4];
ld.param.u64 %rd12, [_Z24THCTensor_copyToDiagonalIdEvPT_S1_llll_param_5];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd20, %r4;
setp.ge.s64	%p1, %rd20, %rd10;
@%p1 bra BB47_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd4, %r6;

BB47_2:
mul.lo.s64 %rd13, %rd20, %rd11;
add.s64 %rd14, %rd13, %rd9;
mul.lo.s64 %rd15, %rd20, %rd12;
shl.b64 %rd16, %rd15, 3;
add.s64 %rd17, %rd3, %rd16;
ld.global.f64 %fd1, [%rd17];
shl.b64 %rd18, %rd14, 3;
add.s64 %rd19, %rd2, %rd18;
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd4, %rd20;
setp.lt.s64	%p2, %rd20, %rd10;
@%p2 bra BB47_2;

BB47_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<11>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB48_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB48_2:
mul.lo.s32 %r12, %r13, %r7;
cvt.u64.u32	%rd3, %r12;
add.s64 %rd4, %rd1, %rd3;
st.global.u8 [%rd4], %rs6;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB48_2;

BB48_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB49_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB49_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
cvt.u64.u32	%rd3, %r37;
add.s64 %rd4, %rd1, %rd3;
st.global.u8 [%rd4], %rs2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB49_2;

BB49_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot50;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIhEhjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB50_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB50_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB50_5;

BB50_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
cvt.u64.u32	%rd16, %r29;
add.s64 %rd17, %rd4, %rd16;
st.global.u8 [%rd17], %rs2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB50_4;

BB50_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<17>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd16, %rd11, %rd12;
setp.ge.u64	%p1, %rd16, %rd10;
@%p1 bra BB51_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB51_2:
mul.lo.s64 %rd14, %rd16, %rd9;
add.s64 %rd15, %rd3, %rd14;
st.global.u8 [%rd15], %rs2;
add.s64 %rd16, %rd5, %rd16;
setp.lt.u64	%p2, %rd16, %rd10;
@%p2 bra BB51_2;

BB51_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot52[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<19>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot52;
cvta.local.u64 %SP, %rd59;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIhEhmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd55, %rd32, %rd33;
setp.ge.u64	%p3, %rd55, %rd26;
@%p3 bra BB52_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB52_4:
mov.u64 %rd48, %rd55;
mov.u64 %rd8, %rd48;
mov.u64 %rd46, %rd7;
mov.u64 %rd57, 0;
mov.u64 %rd58, %rd57;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd52, %rd8;
mov.u64 %rd53, %rd8;
@%p4 bra BB52_9;

BB52_5:
mov.u64 %rd11, %rd53;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd46];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB52_7;
bra.uni BB52_6;

BB52_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd54, %r13;
cvt.u64.u32	%rd47, %r14;
bra.uni BB52_8;

BB52_6:
div.u64 %rd54, %rd11, %rd14;
rem.u64 %rd47, %rd11, %rd14;

BB52_8:
mov.u64 %rd19, %rd54;
ld.local.u64 %rd40, [%rd46+200];
mul.lo.s64 %rd41, %rd40, %rd47;
add.s64 %rd58, %rd41, %rd58;
add.s64 %rd46, %rd46, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd52, %rd19;
mov.u64 %rd53, %rd19;
mov.u64 %rd57, %rd58;
@%p6 bra BB52_5;

BB52_9:
mul.lo.s64 %rd42, %rd5, %rd52;
add.s64 %rd43, %rd42, %rd57;
add.s64 %rd44, %rd6, %rd43;
st.global.u8 [%rd44], %rs2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd45, %r15, %r8;
add.s64 %rd55, %rd45, %rd8;
setp.lt.u64	%p7, %rd55, %rd26;
@%p7 bra BB52_4;

BB52_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<11>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs6, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB53_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB53_2:
mul.lo.s32 %r12, %r13, %r7;
cvt.u64.u32	%rd3, %r12;
add.s64 %rd4, %rd1, %rd3;
st.global.u8 [%rd4], %rs6;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB53_2;

BB53_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB54_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB54_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
cvt.u64.u32	%rd3, %r37;
add.s64 %rd4, %rd1, %rd3;
st.global.u8 [%rd4], %rs2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB54_2;

BB54_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot55[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot55;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIaEajLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB55_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB55_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB55_6;

BB55_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB55_5;

BB55_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
cvt.u64.u32	%rd16, %r29;
add.s64 %rd17, %rd4, %rd16;
st.global.u8 [%rd17], %rs2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB55_4;

BB55_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<17>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd16, %rd11, %rd12;
setp.ge.u64	%p1, %rd16, %rd10;
@%p1 bra BB56_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB56_2:
mul.lo.s64 %rd14, %rd16, %rd9;
add.s64 %rd15, %rd3, %rd14;
st.global.u8 [%rd15], %rs2;
add.s64 %rd16, %rd5, %rd16;
setp.lt.u64	%p2, %rd16, %rd10;
@%p2 bra BB56_2;

BB56_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot57[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<19>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot57;
cvta.local.u64 %SP, %rd59;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u8 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIaEamLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd55, %rd32, %rd33;
setp.ge.u64	%p3, %rd55, %rd26;
@%p3 bra BB57_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB57_4:
mov.u64 %rd48, %rd55;
mov.u64 %rd8, %rd48;
mov.u64 %rd46, %rd7;
mov.u64 %rd57, 0;
mov.u64 %rd58, %rd57;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd52, %rd8;
mov.u64 %rd53, %rd8;
@%p4 bra BB57_9;

BB57_5:
mov.u64 %rd11, %rd53;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd46];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB57_7;
bra.uni BB57_6;

BB57_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd54, %r13;
cvt.u64.u32	%rd47, %r14;
bra.uni BB57_8;

BB57_6:
div.u64 %rd54, %rd11, %rd14;
rem.u64 %rd47, %rd11, %rd14;

BB57_8:
mov.u64 %rd19, %rd54;
ld.local.u64 %rd40, [%rd46+200];
mul.lo.s64 %rd41, %rd40, %rd47;
add.s64 %rd58, %rd41, %rd58;
add.s64 %rd46, %rd46, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd52, %rd19;
mov.u64 %rd53, %rd19;
mov.u64 %rd57, %rd58;
@%p6 bra BB57_5;

BB57_9:
mul.lo.s64 %rd42, %rd5, %rd52;
add.s64 %rd43, %rd42, %rd57;
add.s64 %rd44, %rd6, %rd43;
st.global.u8 [%rd44], %rs2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd45, %r15, %r8;
add.s64 %rd55, %rd45, %rd8;
setp.lt.u64	%p7, %rd55, %rd26;
@%p7 bra BB57_4;

BB57_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<11>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB58_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB58_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
st.global.u16 [%rd4], %rs6;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB58_2;

BB58_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB59_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB59_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
st.global.u16 [%rd4], %rs2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB59_2;

BB59_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot60;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB60_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB60_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB60_5;

BB60_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
st.global.u16 [%rd17], %rs2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB60_4;

BB60_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB61_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB61_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
st.global.u16 [%rd16], %rs2;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB61_2;

BB61_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot62[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot62;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB62_2;

BB62_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB62_1;

BB62_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB62_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB62_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB62_9;

BB62_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB62_7;
bra.uni BB62_6;

BB62_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB62_8;

BB62_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB62_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB62_5;

BB62_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
st.global.u16 [%rd45], %rs2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB62_4;

BB62_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<16>;
.reg .b64 %rd<5>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r15, %r1, %r11, %r12;
setp.ge.u32	%p1, %r15, %r9;
@%p1 bra BB63_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB63_2:
mul.lo.s32 %r14, %r15, %r8;
mul.wide.u32 %rd3, %r14, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.u32 [%rd4], %r10;
add.s32 %r15, %r5, %r15;
setp.lt.u32	%p2, %r15, %r9;
@%p2 bra BB63_2;

BB63_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r40, %r1, %r30, %r31;
setp.ge.u32	%p1, %r40, %r20;
@%p1 bra BB64_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;

BB64_2:
mul.hi.u32 %r33, %r40, %r24;
add.s32 %r34, %r33, %r40;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r40, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd3, %r39, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.u32 [%rd4], %r21;
add.s32 %r40, %r9, %r40;
setp.lt.u32	%p2, %r40, %r20;
@%p2 bra BB64_2;

BB64_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<43>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot65;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIiEijLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r32, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd10, %r32, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p2, %r32, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r39, %r3, %r22, %r23;
setp.ge.u32	%p3, %r39, %r19;
@%p3 bra BB65_7;

ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
ld.local.u32 %r7, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r8, %r25, %r3;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB65_4:
mov.u32 %r34, %r39;
mov.u32 %r9, %r34;
mov.u64 %rd18, %rd5;
mov.u32 %r41, 0;
mov.u32 %r42, %r41;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r33, %r6;
mov.u32 %r37, %r9;
mov.u32 %r38, %r9;
@%p4 bra BB65_6;

BB65_5:
mov.u32 %r11, %r38;
mov.u32 %r10, %r33;
ld.local.u32 %r28, [%rd18+4];
rem.u32 %r29, %r11, %r28;
ld.local.u32 %r30, [%rd18+104];
mad.lo.s32 %r42, %r30, %r29, %r42;
div.u32 %r14, %r11, %r28;
add.s64 %rd18, %rd18, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r33, %r15;
mov.u32 %r37, %r14;
mov.u32 %r38, %r14;
mov.u32 %r41, %r42;
@%p5 bra BB65_5;

BB65_6:
mad.lo.s32 %r31, %r7, %r37, %r41;
mul.wide.u32 %rd16, %r31, 4;
add.s64 %rd17, %rd4, %rd16;
st.global.u32 [%rd17], %r20;
add.s32 %r39, %r8, %r9;
setp.lt.u32	%p6, %r39, %r19;
@%p6 bra BB65_4;

BB65_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %ntid.x;
cvt.u64.u32	%rd1, %r4;
mul.wide.u32 %rd11, %r4, %r3;
mov.u32 %r5, %tid.x;
cvt.u64.u32	%rd12, %r5;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB66_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r6, %nctaid.x;
cvt.u64.u32	%rd13, %r6;
mul.lo.s64 %rd5, %rd13, %rd1;

BB66_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd3, %rd15;
st.global.u32 [%rd16], %r2;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB66_2;

BB66_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot67[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<21>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot67;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIiEimLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r19, 0;
mov.pred %p1, 0;
@%p1 bra BB67_2;

BB67_1:
mul.wide.s32 %rd28, %r19, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p2, %r19, 52;
@%p2 bra BB67_1;

BB67_2:
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %ntid.x;
mul.wide.u32 %rd32, %r10, %r9;
mov.u32 %r11, %tid.x;
cvt.u64.u32	%rd33, %r11;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB67_10;

ld.local.u32 %r12, [%rd1+408];
add.s32 %r4, %r12, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r12, 8;
add.s64 %rd7, %rd1, %rd35;

BB67_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r4, 1;
mov.u32 %r20, %r4;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB67_9;

BB67_5:
mov.u64 %rd11, %rd54;
mov.u32 %r5, %r20;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB67_7;
bra.uni BB67_6;

BB67_7:
cvt.u32.u64	%r13, %rd14;
cvt.u32.u64	%r14, %rd11;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd55, %r15;
cvt.u64.u32	%rd48, %r16;
bra.uni BB67_8;

BB67_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB67_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r6, %r5, -1;
setp.gt.s32	%p6, %r6, 0;
mov.u32 %r20, %r6;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB67_5;

BB67_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd45, %rd6, %rd44;
st.global.u32 [%rd45], %r7;
mov.u32 %r17, %nctaid.x;
mul.wide.u32 %rd46, %r17, %r10;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB67_4;

BB67_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<14>;
.reg .b64 %rd<7>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB68_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB68_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd5, %r12, 8;
add.s64 %rd6, %rd1, %rd5;
st.global.u64 [%rd6], %rd4;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB68_2;

BB68_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB69_3;

cvta.to.global.u64 %rd2, %rd3;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB69_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 8;
add.s64 %rd6, %rd2, %rd5;
st.global.u64 [%rd6], %rd4;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB69_2;

BB69_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.local .align 8 .b8 __local_depot70[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<41>;
.reg .b64 %rd<22>;


mov.u64 %rd21, __local_depot70;
cvta.local.u64 %SP, %rd21;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIlEljLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB70_2;

BB70_1:
mul.wide.s32 %rd12, %r30, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB70_1;

BB70_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB70_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd17, %r22, 4;
add.s64 %rd6, %rd1, %rd17;

BB70_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd20, %rd6;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB70_6;

BB70_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd20+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd20+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd20, %rd20, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB70_5;

BB70_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd18, %r29, 8;
add.s64 %rd19, %rd5, %rd18;
st.global.u64 [%rd19], %rd10;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB70_4;

BB70_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<20>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd13, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd14, %r3;
add.s64 %rd19, %rd13, %rd14;
setp.ge.u64	%p1, %rd19, %rd11;
@%p1 bra BB71_3;

cvta.to.global.u64 %rd3, %rd9;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd15, %r4;
mul.lo.s64 %rd6, %rd15, %rd1;

BB71_2:
mul.lo.s64 %rd16, %rd19, %rd10;
shl.b64 %rd17, %rd16, 3;
add.s64 %rd18, %rd3, %rd17;
st.global.u64 [%rd18], %rd12;
add.s64 %rd19, %rd6, %rd19;
setp.lt.u64	%p2, %rd19, %rd11;
@%p2 bra BB71_2;

BB71_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.local .align 8 .b8 __local_depot72[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<19>;
.reg .b64 %rd<63>;


mov.u64 %rd62, __local_depot72;
cvta.local.u64 %SP, %rd62;
ld.param.u64 %rd27, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u64 %rd28, [_Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIlElmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd29, %SP, 0;
cvta.to.local.u64 %rd1, %rd29;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd30, %r17, 8;
add.s64 %rd31, %rd2, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd1, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd34, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd35, %r9;
add.s64 %rd58, %rd34, %rd35;
setp.ge.u64	%p3, %rd58, %rd27;
@%p3 bra BB72_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd6, [%rd1+208];
ld.local.u64 %rd36, [%rd1];
cvta.to.global.u64 %rd7, %rd36;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd8, %rd1, %rd37;

BB72_4:
mov.u64 %rd51, %rd58;
mov.u64 %rd9, %rd51;
mov.u64 %rd49, %rd8;
mov.u64 %rd60, 0;
mov.u64 %rd61, %rd60;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd55, %rd9;
mov.u64 %rd56, %rd9;
@%p4 bra BB72_9;

BB72_5:
mov.u64 %rd12, %rd56;
mov.u32 %r4, %r18;
ld.local.u64 %rd15, [%rd49];
or.b64 %rd40, %rd12, %rd15;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p5, %rd41, 0;
@%p5 bra BB72_7;
bra.uni BB72_6;

BB72_7:
cvt.u32.u64	%r11, %rd15;
cvt.u32.u64	%r12, %rd12;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd57, %r13;
cvt.u64.u32	%rd50, %r14;
bra.uni BB72_8;

BB72_6:
div.u64 %rd57, %rd12, %rd15;
rem.u64 %rd50, %rd12, %rd15;

BB72_8:
mov.u64 %rd20, %rd57;
ld.local.u64 %rd42, [%rd49+200];
mul.lo.s64 %rd43, %rd42, %rd50;
add.s64 %rd61, %rd43, %rd61;
add.s64 %rd49, %rd49, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd55, %rd20;
mov.u64 %rd56, %rd20;
mov.u64 %rd60, %rd61;
@%p6 bra BB72_5;

BB72_9:
mul.lo.s64 %rd44, %rd6, %rd55;
add.s64 %rd45, %rd44, %rd60;
shl.b64 %rd46, %rd45, 3;
add.s64 %rd47, %rd7, %rd46;
st.global.u64 [%rd47], %rd28;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd48, %r15, %r8;
add.s64 %rd58, %rd48, %rd9;
setp.lt.u64	%p7, %rd58, %rd27;
@%p7 bra BB72_4;

BB72_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<11>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB73_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB73_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
st.global.u16 [%rd4], %rs6;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB73_2;

BB73_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLi2EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB74_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB74_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
st.global.u16 [%rd4], %rs2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB74_2;

BB74_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot75[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot75;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_jLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB75_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB75_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB75_6;

BB75_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB75_5;

BB75_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
st.global.u16 [%rd17], %rs2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB75_4;

BB75_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLi1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB76_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB76_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
st.global.u16 [%rd16], %rs2;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB76_2;

BB76_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot77[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot77;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIN3c104HalfEES2_mLin1EEv10OffsetInfoIT0_T1_XT2_EES6_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB77_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB77_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB77_9;

BB77_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB77_7;
bra.uni BB77_6;

BB77_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB77_8;

BB77_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB77_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB77_5;

BB77_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
st.global.u16 [%rd45], %rs2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB77_4;

BB77_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f32 %f2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB78_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB78_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.f32 [%rd4], %f2;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB78_2;

BB78_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f32 %f2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB79_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB79_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 4;
add.s64 %rd4, %rd1, %rd3;
st.global.f32 [%rd4], %f2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB79_2;

BB79_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .f32 %f<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot80;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f32 %f2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIfEfjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB80_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB80_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB80_6;

BB80_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB80_5;

BB80_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 4;
add.s64 %rd17, %rd4, %rd16;
st.global.f32 [%rd17], %f2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB80_4;

BB80_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f32 %f2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB81_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB81_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd3, %rd15;
st.global.f32 [%rd16], %f2;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB81_2;

BB81_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 4 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot82[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .f32 %f<3>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot82;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f32 %f2, [_Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIfEfmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB82_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB82_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB82_9;

BB82_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB82_7;
bra.uni BB82_6;

BB82_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB82_8;

BB82_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB82_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB82_5;

BB82_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd45, %rd6, %rd44;
st.global.f32 [%rd45], %f2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB82_4;

BB82_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<14>;
.reg .f64 %fd<3>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f64 %fd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB83_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB83_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 8;
add.s64 %rd4, %rd1, %rd3;
st.global.f64 [%rd4], %fd2;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p2, %r13, %r8;
@%p2 bra BB83_2;

BB83_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b32 %r<39>;
.reg .f64 %fd<3>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f64 %fd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r1, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB84_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r1;

BB84_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 8;
add.s64 %rd4, %rd1, %rd3;
st.global.f64 [%rd4], %fd2;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p2, %r38, %r19;
@%p2 bra BB84_2;

BB84_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.local .align 8 .b8 __local_depot85[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<41>;
.reg .f64 %fd<3>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot85;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f64 %fd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIdEdjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB85_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB85_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB85_6;

BB85_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB85_5;

BB85_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 8;
add.s64 %rd17, %rd4, %rd16;
st.global.f64 [%rd17], %fd2;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p6, %r37, %r18;
@%p6 bra BB85_4;

BB85_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.reg .pred %p<3>;
.reg .b32 %r<5>;
.reg .f64 %fd<3>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f64 %fd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB86_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB86_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 3;
add.s64 %rd16, %rd3, %rd15;
st.global.f64 [%rd16], %fd2;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB86_2;

BB86_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[8]
)
{
.local .align 8 .b8 __local_depot87[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<19>;
.reg .f64 %fd<3>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot87;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.f64 %fd2, [_Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorFillOpIdEdmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB87_2;

BB87_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB87_1;

BB87_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB87_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB87_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB87_9;

BB87_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB87_7;
bra.uni BB87_6;

BB87_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB87_8;

BB87_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB87_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB87_5;

BB87_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd6, %rd44;
st.global.f64 [%rd45], %fd2;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB87_4;

BB87_10:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB88_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB88_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB88_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB88_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB88_4;

BB88_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEEPhNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIhEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB89_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB89_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB89_4;

BB89_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB89_3;

BB89_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB90_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB90_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB90_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB90_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB90_4;

BB90_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB91_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB91_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB91_4;

BB91_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB91_3;

BB91_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot92[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<769>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result;

mov.u64 %rd768, __local_depot92;
cvta.local.u64 %SP, %rd768;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd275, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd276;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd277, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd278, %rd277;
setp.eq.s64	%p27, %rd278, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB92_2;

cvt.s64.s32	%rd279, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r28;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd281, %rd280;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd281;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd279;

BB92_2:
bar.sync 0;
bfe.s64 %rd282, %rd275, 0, 61;
setp.lt.s64	%p29, %rd282, 1;
@%p29 bra BB92_288;

ld.global.u64 %rd759, [%rd2];
bar.sync 0;
@%p26 bra BB92_5;

st.global.u64 [%rd3], %rd759;

BB92_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB92_26;
bra.uni BB92_6;

BB92_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
mov.u64 %rd660, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd667, %rd660;
setp.eq.s64	%p31, %rd6, %rd667;
mov.u64 %rd665, %rd6;
@%p31 bra BB92_10;

mov.u64 %rd666, %rd665;

BB92_8:
mov.u64 %rd662, %rd667;
mov.u64 %rd665, %rd666;
mov.u64 %rd666, %rd662;
ld.shared.u8 %rs23, [%rd660];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd660];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB92_10;
bra.uni BB92_9;

BB92_9:
shr.u64 %rd285, %rd11, 1;
add.s64 %rd286, %rd660, %rd285;
add.s64 %rd660, %rd286, 16;
add.s64 %rd287, %rd666, %rd285;
add.s64 %rd667, %rd287, 16;
setp.ne.s64	%p36, %rd667, %rd6;
mov.u64 %rd665, %rd666;
@%p36 bra BB92_8;

BB92_10:
setp.eq.s64	%p38, %rd665, %rd6;
mov.pred %p204, 0;
@%p38 bra BB92_12;

ld.u64 %rd289, [%rd665];
shr.u64 %rd290, %rd289, 1;
add.s64 %rd291, %rd665, %rd290;
add.s64 %rd671, %rd291, 16;
setp.ne.s64	%p204, %rd671, %rd6;

BB92_12:
@%p204 bra BB92_18;
bra.uni BB92_13;

BB92_18:
ld.u64 %rd22, [%rd671];
and.b64 %rd306, %rd22, -32;
setp.eq.s64	%p42, %rd306, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB92_21;

add.s64 %rd23, %rd671, 16;
ld.u64 %rd307, [%rd671+12304];
and.b64 %rd308, %rd307, 1;
add.s64 %rd309, %rd22, -24608;
and.b64 %rd310, %rd309, -2;
or.b64 %rd311, %rd308, %rd310;
st.u64 [%rd671+12304], %rd311;
st.u64 [%rd671+12312], %rd671;
cvt.u16.u64	%rs26, %rd309;
or.b16 %rs27, %rs26, 1;
and.b64 %rd312, %rd22, 1;
or.b64 %rd313, %rd312, 24576;
st.u64 [%rd671], %rd313;
st.u8 [%rd671+12304], %rs27;
ld.u64 %rd314, [%rd671+12304];
shr.u64 %rd24, %rd314, 1;
add.s64 %rd315, %rd24, %rd23;
add.s64 %rd316, %rd315, 12304;
ld.shared.u64 %rd317, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd316, %rd317;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB92_21;

add.s64 %rd318, %rd23, 12288;
st.u64 [%rd315+12312], %rd318;
ld.u8 %rs38, [%rd671];

BB92_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd671], %rs29;
bra.uni BB92_22;

BB92_13:
mov.u64 %rd293, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd294, %rd293;
sub.s64 %rd295, %rd6, %rd294;
add.s64 %rd296, %rd295, 12304;
ld.shared.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd296, %rd297;
mov.u64 %rd669, -1;
mov.u64 %rd670, %rd6;
@%p39 bra BB92_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd669, %rd17;
mov.u64 %rd670, %rd17;

BB92_15:
mov.u64 %rd18, %rd670;
setp.eq.s64	%p40, %rd669, -1;
@%p40 bra BB92_17;

mov.u64 %rd298, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd299, %rd298;
sub.s64 %rd300, %rd6, %rd299;
add.s64 %rd301, %rd298, %rd300;
ld.shared.u64 %rd302, [%rd301];
and.b64 %rd303, %rd302, 1;
or.b64 %rd304, %rd303, 24576;
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd301+8], %rd665;
mov.u16 %rs25, 0;
st.shared.u8 [%rd301], %rs25;

BB92_17:
mov.u64 %rd671, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd672, 0;
@%p41 bra BB92_23;

BB92_22:
add.s64 %rd672, %rd671, 16;

BB92_23:
mov.u64 %rd673, %rd672;
setp.ne.s64	%p44, %rd672, 0;
@%p44 bra BB92_25;

mov.u64 %rd320, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd320;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd673, [retval0+0];


	}

BB92_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result], %rd673;

BB92_26:
shl.b64 %rd321, %rd275, 3;
add.s64 %rd31, %rd1, %rd321;
add.s64 %rd705, %rd2, 8;
add.s64 %rd698, %rd1, 8;
add.s64 %rd689, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd324, 8;
sub.s64 %rd36, %rd324, %rd321;
@%p45 bra BB92_149;

setp.gt.s64	%p46, %rd36, -1;
@%p46 bra BB92_271;

mov.u64 %rd325, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd326, %rd325;
sub.s64 %rd327, %rd35, %rd326;
add.s64 %rd328, %rd325, %rd327;
mov.u64 %rd674, %rd698;
mul.wide.s32 %rd329, %r1, 8;
add.s64 %rd38, %rd328, %rd329;

BB92_29:
mov.u64 %rd40, %rd759;
mov.u64 %rd700, %rd705;
mov.u64 %rd42, %rd700;
mov.u64 %rd693, %rd698;
mov.u64 %rd41, %rd693;
mov.u64 %rd686, %rd689;
mov.u64 %rd43, %rd686;
mov.u64 %rd39, %rd674;
sub.s64 %rd330, %rd31, %rd39;
shr.u64 %rd331, %rd330, 3;
cvt.u32.u64	%r30, %rd331;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB92_41;
bra.uni BB92_30;

BB92_41:
add.s64 %rd363, %rd42, %rd329;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd677, 1536;
bra.uni BB92_42;

BB92_30:
cvt.s64.s32	%rd677, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB92_42;

mov.u64 %rd675, %rd41;
mov.u64 %rd676, %rd328;
mov.u64 %rd697, %rd41;
mov.u64 %rd704, %rd42;

BB92_32:
mov.u64 %rd50, %rd704;
mov.u64 %rd49, %rd697;
mov.u64 %rd48, %rd676;
mov.u64 %rd47, %rd675;
mul.wide.s32 %rd335, %r2, 8;
add.s64 %rd336, %rd41, %rd335;
sub.s64 %rd51, %rd336, %rd47;
setp.gt.s64	%p49, %rd51, 12280;
@%p49 bra BB92_39;
bra.uni BB92_33;

BB92_39:
add.s64 %rd353, %rd50, %rd329;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd329;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB92_40;

BB92_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd52;
@%p50 bra BB92_35;

add.s64 %rd339, %rd50, %rd329;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd329;
st.shared.u64 [%rd341], %rd340;

BB92_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd52;
@%p51 bra BB92_37;

add.s64 %rd344, %rd50, %rd329;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd329;
st.shared.u64 [%rd346+4096], %rd345;

BB92_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd52;
@%p52 bra BB92_40;

add.s64 %rd349, %rd50, %rd329;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd329;
st.shared.u64 [%rd351+8192], %rd350;

BB92_40:
add.s64 %rd54, %rd50, 12288;
add.s64 %rd55, %rd48, 12288;
add.s64 %rd675, %rd49, 12288;
mov.u64 %rd56, %rd675;
sub.s64 %rd360, %rd675, %rd336;
setp.lt.s64	%p53, %rd360, 0;
mov.u64 %rd676, %rd55;
mov.u64 %rd697, %rd56;
mov.u64 %rd704, %rd54;
@%p53 bra BB92_32;

BB92_42:
bar.sync 0;
shl.b64 %rd369, %rd677, 3;
add.s64 %rd62, %rd35, %rd369;
sub.s64 %rd370, %rd62, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB92_49;
bra.uni BB92_43;

BB92_49:
add.s64 %rd401, %rd325, %rd327;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB92_50;

BB92_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd678, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB92_45;

add.s64 %rd378, %rd325, %rd327;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd678, %rd383, 8;

BB92_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB92_47;

add.s64 %rd387, %rd325, %rd327;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd678], %rd390;
add.s64 %rd678, %rd678, 8;

BB92_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB92_50;

add.s64 %rd394, %rd325, %rd327;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd678], %rd397;

BB92_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB92_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd681, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB92_53;

ld.local.u64 %rd417, [%rd411+8];
add.s64 %rd681, %rd417, %rd681;

BB92_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB92_55;

ld.local.u64 %rd420, [%rd411+16];
add.s64 %rd681, %rd420, %rd681;

BB92_55:
bar.sync 0;
@%p58 bra BB92_57;

st.shared.u64 [%rd38], %rd681;

BB92_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB92_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB92_59:
add.s64 %rd682, %rd325, %rd327;
add.s64 %rd74, %rd682, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB92_105;
bra.uni BB92_60;

BB92_105:
@%p26 bra BB92_107;

ld.shared.u64 %rd439, [%rd682];
add.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd682], %rd440;

BB92_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd680, [%rd38];
bar.sync 0;
@%p13 bra BB92_109;

ld.shared.u64 %rd441, [%rd38+-8];
add.s64 %rd680, %rd441, %rd680;

BB92_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB92_111;

ld.shared.u64 %rd442, [%rd38+-16];
add.s64 %rd680, %rd442, %rd680;

BB92_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB92_113;

ld.shared.u64 %rd443, [%rd38+-32];
add.s64 %rd680, %rd443, %rd680;

BB92_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB92_115;

ld.shared.u64 %rd444, [%rd38+-64];
add.s64 %rd680, %rd444, %rd680;

BB92_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB92_117;

ld.shared.u64 %rd445, [%rd38+-128];
add.s64 %rd680, %rd445, %rd680;

BB92_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB92_119;

ld.shared.u64 %rd446, [%rd38+-256];
add.s64 %rd680, %rd446, %rd680;

BB92_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB92_121;

ld.shared.u64 %rd447, [%rd38+-512];
add.s64 %rd680, %rd447, %rd680;

BB92_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB92_123;

ld.shared.u64 %rd448, [%rd38+-1024];
add.s64 %rd680, %rd448, %rd680;

BB92_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB92_125;

ld.shared.u64 %rd449, [%rd38+-2048];
add.s64 %rd680, %rd449, %rd680;

BB92_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
ld.shared.u64 %rd760, [%rd682+4088];
mov.u64 %rd748, %rd40;
@%p1 bra BB92_127;

ld.shared.u64 %rd748, [%rd38+-8];

BB92_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd748;
bar.sync 0;
bra.uni BB92_128;

BB92_60:
@%p26 bra BB92_62;

ld.shared.u64 %rd423, [%rd682];
add.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd682], %rd424;

BB92_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd758, %rd40;
@%p65 bra BB92_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd758, %rd76;

BB92_64:
mov.u64 %rd715, %rd758;
mov.u64 %rd757, %rd715;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB92_66;
bra.uni BB92_65;

BB92_65:
ld.shared.u64 %rd425, [%rd38+-8];
add.s64 %rd757, %rd425, %rd757;

BB92_66:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB92_68;

st.shared.u64 [%rd38], %rd756;

BB92_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB92_70;
bra.uni BB92_69;

BB92_69:
ld.shared.u64 %rd426, [%rd38+-16];
add.s64 %rd756, %rd426, %rd756;

BB92_70:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB92_72;

st.shared.u64 [%rd38], %rd755;

BB92_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB92_74;
bra.uni BB92_73;

BB92_73:
ld.shared.u64 %rd427, [%rd38+-32];
add.s64 %rd755, %rd427, %rd755;

BB92_74:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB92_76;

st.shared.u64 [%rd38], %rd754;

BB92_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB92_78;
bra.uni BB92_77;

BB92_77:
ld.shared.u64 %rd428, [%rd38+-64];
add.s64 %rd754, %rd428, %rd754;

BB92_78:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB92_80;

st.shared.u64 [%rd38], %rd753;

BB92_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB92_82;
bra.uni BB92_81;

BB92_81:
ld.shared.u64 %rd429, [%rd38+-128];
add.s64 %rd753, %rd429, %rd753;

BB92_82:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB92_84;

st.shared.u64 [%rd38], %rd752;

BB92_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB92_86;
bra.uni BB92_85;

BB92_85:
ld.shared.u64 %rd430, [%rd38+-256];
add.s64 %rd752, %rd430, %rd752;

BB92_86:
mov.u64 %rd751, %rd752;
bar.sync 0;
@%p65 bra BB92_88;

st.shared.u64 [%rd38], %rd751;

BB92_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB92_90;
bra.uni BB92_89;

BB92_89:
ld.shared.u64 %rd431, [%rd38+-512];
add.s64 %rd751, %rd431, %rd751;

BB92_90:
mov.u64 %rd750, %rd751;
bar.sync 0;
@%p65 bra BB92_92;

st.shared.u64 [%rd38], %rd750;

BB92_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB92_94;
bra.uni BB92_93;

BB92_93:
ld.shared.u64 %rd432, [%rd38+-1024];
add.s64 %rd750, %rd432, %rd750;

BB92_94:
mov.u64 %rd749, %rd750;
bar.sync 0;
@%p65 bra BB92_96;

st.shared.u64 [%rd38], %rd749;

BB92_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB92_98;
bra.uni BB92_97;

BB92_97:
ld.shared.u64 %rd433, [%rd38+-2048];
add.s64 %rd749, %rd433, %rd749;

BB92_98:
bar.sync 0;
@%p65 bra BB92_100;

st.shared.u64 [%rd38], %rd749;

BB92_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd682, %rd437;
ld.shared.u64 %rd760, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd679, %rd40, %rd749, %p12;
@%p96 bra BB92_102;

ld.shared.u64 %rd679, [%rd38+-8];

BB92_102:
bar.sync 0;
@%p65 bra BB92_104;

st.shared.u64 [%rd38], %rd679;

BB92_104:
bar.sync 0;

BB92_128:
mov.u64 %rd759, %rd760;
@%p58 bra BB92_130;

ld.shared.u64 %rd681, [%rd38];

BB92_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd126, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd128, %rd126, %rd451;
setp.ge.u64	%p109, %rd126, %rd128;
@%p109 bra BB92_132;

ld.local.u64 %rd454, [%rd126];
add.s64 %rd681, %rd454, %rd681;
add.s64 %rd458, %rd325, %rd327;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd681;

BB92_132:
add.s64 %rd131, %rd126, 8;
setp.ge.u64	%p110, %rd131, %rd128;
@%p110 bra BB92_134;

ld.local.u64 %rd463, [%rd126+8];
add.s64 %rd681, %rd463, %rd681;
add.s64 %rd467, %rd325, %rd327;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd681;

BB92_134:
add.s64 %rd470, %rd131, 8;
setp.ge.u64	%p111, %rd470, %rd128;
@%p111 bra BB92_136;

ld.local.u64 %rd473, [%rd126+16];
add.s64 %rd474, %rd473, %rd681;
add.s64 %rd478, %rd325, %rd327;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB92_136:
bar.sync 0;
@%p47 bra BB92_147;
bra.uni BB92_137;

BB92_147:
add.s64 %rd495, %rd43, %rd329;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB92_148;

BB92_137:
mov.u64 %rd683, %rd35;
setp.ge.u64	%p112, %rd682, %rd74;
mov.u64 %rd688, %rd43;
@%p112 bra BB92_148;

BB92_138:
mov.u64 %rd138, %rd688;
sub.s64 %rd139, %rd62, %rd683;
setp.gt.s64	%p113, %rd139, 12280;
shl.b64 %rd484, %rd63, 3;
add.s64 %rd140, %rd682, %rd484;
add.s64 %rd141, %rd138, %rd484;
@%p113 bra BB92_145;
bra.uni BB92_139;

BB92_145:
ld.shared.u64 %rd491, [%rd140];
ld.shared.u64 %rd492, [%rd140+4096];
ld.shared.u64 %rd493, [%rd140+8192];
st.global.u64 [%rd141], %rd491;
st.global.u64 [%rd141+4096], %rd492;
st.global.u64 [%rd141+8192], %rd493;
bra.uni BB92_146;

BB92_139:
shr.s64 %rd142, %rd139, 3;
setp.ge.s64	%p114, %rd63, %rd142;
@%p114 bra BB92_141;

ld.shared.u64 %rd486, [%rd140];
st.global.u64 [%rd141], %rd486;

BB92_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd142;
@%p115 bra BB92_143;

ld.shared.u64 %rd488, [%rd140+4096];
st.global.u64 [%rd141+4096], %rd488;

BB92_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd142;
@%p116 bra BB92_146;

ld.shared.u64 %rd490, [%rd140+8192];
st.global.u64 [%rd141+8192], %rd490;

BB92_146:
add.s64 %rd682, %rd682, 12288;
add.s64 %rd683, %rd683, 12288;
add.s64 %rd145, %rd138, 12288;
setp.lt.u64	%p117, %rd682, %rd74;
mov.u64 %rd688, %rd145;
@%p117 bra BB92_138;

BB92_148:
bar.sync 0;
add.s64 %rd705, %rd42, 12288;
add.s64 %rd689, %rd43, 12288;
add.s64 %rd674, %rd41, 12288;
mov.u64 %rd698, %rd674;
sub.s64 %rd499, %rd674, %rd31;
setp.lt.s64	%p118, %rd499, 0;
@%p118 bra BB92_29;
bra.uni BB92_271;

BB92_149:
setp.gt.s64	%p119, %rd36, -1;
@%p119 bra BB92_271;

mov.u64 %rd684, %rd698;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd152, %rd35, %rd500;
mov.u64 %rd687, %rd689;
mov.u64 %rd696, %rd698;
mov.u64 %rd703, %rd705;
mov.u64 %rd746, %rd759;

BB92_151:
mov.u64 %rd154, %rd746;
mov.u64 %rd701, %rd703;
mov.u64 %rd156, %rd701;
mov.u64 %rd694, %rd696;
mov.u64 %rd155, %rd694;
mov.u64 %rd153, %rd684;
sub.s64 %rd501, %rd31, %rd153;
shr.u64 %rd502, %rd501, 3;
cvt.u32.u64	%r59, %rd502;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB92_163;
bra.uni BB92_152;

BB92_163:
mul.wide.s32 %rd530, %r1, 8;
add.s64 %rd531, %rd156, %rd530;
ld.global.u64 %rd532, [%rd531];
st.u64 [%rd152], %rd532;
ld.global.u64 %rd533, [%rd531+4096];
st.u64 [%rd152+4096], %rd533;
ld.global.u64 %rd534, [%rd531+8192];
st.u64 [%rd152+8192], %rd534;
mov.u64 %rd706, 1536;
bra.uni BB92_164;

BB92_152:
cvt.s64.s32	%rd706, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB92_164;

mov.u64 %rd691, %rd35;
mov.u64 %rd690, %rd155;
mov.u64 %rd695, %rd155;
mov.u64 %rd702, %rd156;

BB92_154:
mov.u64 %rd164, %rd702;
mov.u64 %rd163, %rd695;
mov.u64 %rd161, %rd690;
mul.wide.s32 %rd503, %r9, 8;
add.s64 %rd504, %rd155, %rd503;
sub.s64 %rd165, %rd504, %rd161;
setp.gt.s64	%p122, %rd165, 12280;
@%p122 bra BB92_161;
bra.uni BB92_155;

BB92_161:
add.s64 %rd521, %rd164, %rd500;
ld.global.u64 %rd522, [%rd521];
add.s64 %rd523, %rd691, %rd500;
st.u64 [%rd523], %rd522;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd523+4096], %rd524;
ld.global.u64 %rd525, [%rd521+8192];
st.u64 [%rd523+8192], %rd525;
bra.uni BB92_162;

BB92_155:
shr.s64 %rd166, %rd165, 3;
cvt.s64.s32	%rd505, %r1;
setp.ge.s64	%p123, %rd505, %rd166;
@%p123 bra BB92_157;

add.s64 %rd507, %rd164, %rd500;
ld.global.u64 %rd508, [%rd507];
add.s64 %rd509, %rd691, %rd500;
st.u64 [%rd509], %rd508;

BB92_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd510, %r61;
setp.ge.s64	%p124, %rd510, %rd166;
@%p124 bra BB92_159;

add.s64 %rd512, %rd164, %rd500;
ld.global.u64 %rd513, [%rd512+4096];
add.s64 %rd514, %rd691, %rd500;
st.u64 [%rd514+4096], %rd513;

BB92_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd515, %r62;
setp.ge.s64	%p125, %rd515, %rd166;
@%p125 bra BB92_162;

add.s64 %rd517, %rd164, %rd500;
ld.global.u64 %rd518, [%rd517+8192];
add.s64 %rd519, %rd691, %rd500;
st.u64 [%rd519+8192], %rd518;

BB92_162:
add.s64 %rd168, %rd164, 12288;
add.s64 %rd691, %rd691, 12288;
add.s64 %rd690, %rd163, 12288;
mov.u64 %rd170, %rd690;
sub.s64 %rd528, %rd690, %rd504;
setp.lt.s64	%p126, %rd528, 0;
mov.u64 %rd695, %rd170;
mov.u64 %rd702, %rd168;
@%p126 bra BB92_154;

BB92_164:
bar.sync 0;
shl.b64 %rd535, %rd706, 3;
add.s64 %rd173, %rd35, %rd535;
and.b64 %rd536, %rd706, 2305843009213693951;
cvt.u32.u64	%r10, %rd706;
mul.wide.s32 %rd537, %r1, -3;
add.s64 %rd538, %rd536, %rd537;
cvt.u32.u64	%r63, %rd538;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB92_171;
bra.uni BB92_165;

BB92_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd551, %r69, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552];
add.u64 %rd554, %SP, 0;
cvta.to.local.u64 %rd555, %rd554;
st.local.u64 [%rd555], %rd553;
ld.u64 %rd556, [%rd552+8];
st.local.u64 [%rd555+8], %rd556;
ld.u64 %rd557, [%rd552+16];
st.local.u64 [%rd555+16], %rd557;
bra.uni BB92_172;

BB92_165:
add.u64 %rd539, %SP, 0;
cvta.to.local.u64 %rd707, %rd539;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB92_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd540, %r66, 8;
add.s64 %rd541, %rd35, %rd540;
ld.u64 %rd542, [%rd541];
cvta.to.local.u64 %rd544, %rd539;
st.local.u64 [%rd544], %rd542;
add.s64 %rd707, %rd544, 8;

BB92_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB92_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd545, %r67, 8;
add.s64 %rd546, %rd35, %rd545;
ld.u64 %rd547, [%rd546+8];
st.local.u64 [%rd707], %rd547;
add.s64 %rd707, %rd707, 8;

BB92_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB92_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd548, %r68, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+16];
st.local.u64 [%rd707], %rd550;

BB92_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB92_177;

add.u64 %rd559, %SP, 0;
cvta.to.local.u64 %rd560, %rd559;
ld.local.u64 %rd761, [%rd560];
mul.wide.u32 %rd561, %r12, 8;
add.s64 %rd562, %rd561, 34359738360;
shr.u64 %rd563, %rd562, 3;
cvt.u32.u64	%r13, %rd563;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB92_175;

ld.local.u64 %rd566, [%rd560+8];
add.s64 %rd761, %rd566, %rd761;

BB92_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB92_177;

ld.local.u64 %rd569, [%rd560+16];
add.s64 %rd761, %rd569, %rd761;

BB92_177:
bar.sync 0;
@%p131 bra BB92_179;

st.u64 [%rd152], %rd761;

BB92_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB92_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB92_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB92_227;
bra.uni BB92_182;

BB92_227:
@%p26 bra BB92_229;

ld.u64 %rd583, [%rd35];
add.s64 %rd584, %rd583, %rd154;
st.u64 [%rd35], %rd584;

BB92_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd709, [%rd152];
bar.sync 0;
@%p24 bra BB92_231;

ld.u64 %rd585, [%rd152+-8];
add.s64 %rd709, %rd585, %rd709;

BB92_231:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB92_233;

ld.u64 %rd586, [%rd152+-16];
add.s64 %rd709, %rd586, %rd709;

BB92_233:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB92_235;

ld.u64 %rd587, [%rd152+-32];
add.s64 %rd709, %rd587, %rd709;

BB92_235:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB92_237;

ld.u64 %rd588, [%rd152+-64];
add.s64 %rd709, %rd588, %rd709;

BB92_237:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB92_239;

ld.u64 %rd589, [%rd152+-128];
add.s64 %rd709, %rd589, %rd709;

BB92_239:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB92_241;

ld.u64 %rd590, [%rd152+-256];
add.s64 %rd709, %rd590, %rd709;

BB92_241:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB92_243;

ld.u64 %rd591, [%rd152+-512];
add.s64 %rd709, %rd591, %rd709;

BB92_243:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB92_245;

ld.u64 %rd592, [%rd152+-1024];
add.s64 %rd709, %rd592, %rd709;

BB92_245:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB92_247;

ld.u64 %rd593, [%rd152+-2048];
add.s64 %rd709, %rd593, %rd709;

BB92_247:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
ld.u64 %rd747, [%rd35+4088];
mov.u64 %rd735, %rd154;
@%p1 bra BB92_249;

ld.u64 %rd735, [%rd152+-8];

BB92_249:
bar.sync 0;
st.u64 [%rd152], %rd735;
bar.sync 0;
bra.uni BB92_250;

BB92_182:
@%p26 bra BB92_184;

ld.u64 %rd570, [%rd35];
add.s64 %rd571, %rd570, %rd154;
st.u64 [%rd35], %rd571;

BB92_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd745, %rd154;
@%p138 bra BB92_186;

ld.u64 %rd185, [%rd152];
mov.u64 %rd745, %rd185;

BB92_186:
mov.u64 %rd726, %rd745;
mov.u64 %rd744, %rd726;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB92_188;
bra.uni BB92_187;

BB92_187:
ld.u64 %rd572, [%rd152+-8];
add.s64 %rd744, %rd572, %rd744;

BB92_188:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB92_190;

st.u64 [%rd152], %rd743;

BB92_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB92_192;
bra.uni BB92_191;

BB92_191:
ld.u64 %rd573, [%rd152+-16];
add.s64 %rd743, %rd573, %rd743;

BB92_192:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB92_194;

st.u64 [%rd152], %rd742;

BB92_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB92_196;
bra.uni BB92_195;

BB92_195:
ld.u64 %rd574, [%rd152+-32];
add.s64 %rd742, %rd574, %rd742;

BB92_196:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB92_198;

st.u64 [%rd152], %rd741;

BB92_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB92_200;
bra.uni BB92_199;

BB92_199:
ld.u64 %rd575, [%rd152+-64];
add.s64 %rd741, %rd575, %rd741;

BB92_200:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB92_202;

st.u64 [%rd152], %rd740;

BB92_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB92_204;
bra.uni BB92_203;

BB92_203:
ld.u64 %rd576, [%rd152+-128];
add.s64 %rd740, %rd576, %rd740;

BB92_204:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB92_206;

st.u64 [%rd152], %rd739;

BB92_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB92_208;
bra.uni BB92_207;

BB92_207:
ld.u64 %rd577, [%rd152+-256];
add.s64 %rd739, %rd577, %rd739;

BB92_208:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p138 bra BB92_210;

st.u64 [%rd152], %rd738;

BB92_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB92_212;
bra.uni BB92_211;

BB92_211:
ld.u64 %rd578, [%rd152+-512];
add.s64 %rd738, %rd578, %rd738;

BB92_212:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p138 bra BB92_214;

st.u64 [%rd152], %rd737;

BB92_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB92_216;
bra.uni BB92_215;

BB92_215:
ld.u64 %rd579, [%rd152+-1024];
add.s64 %rd737, %rd579, %rd737;

BB92_216:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p138 bra BB92_218;

st.u64 [%rd152], %rd736;

BB92_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB92_220;
bra.uni BB92_219;

BB92_219:
ld.u64 %rd580, [%rd152+-2048];
add.s64 %rd736, %rd580, %rd736;

BB92_220:
bar.sync 0;
@%p138 bra BB92_222;

st.u64 [%rd152], %rd736;

BB92_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd581, %r82, 8;
add.s64 %rd582, %rd35, %rd581;
ld.u64 %rd747, [%rd582];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd708, %rd154, %rd736, %p23;
@%p169 bra BB92_224;

ld.u64 %rd708, [%rd152+-8];

BB92_224:
bar.sync 0;
@%p138 bra BB92_226;

st.u64 [%rd152], %rd708;

BB92_226:
bar.sync 0;

BB92_250:
mov.u64 %rd746, %rd747;
@%p131 bra BB92_252;

ld.u64 %rd761, [%rd152];

BB92_252:
add.u64 %rd594, %SP, 0;
cvta.to.local.u64 %rd234, %rd594;
bar.sync 0;
mul.wide.s32 %rd595, %r12, 8;
add.s64 %rd236, %rd234, %rd595;
setp.ge.u64	%p182, %rd234, %rd236;
@%p182 bra BB92_254;

ld.local.u64 %rd598, [%rd234];
add.s64 %rd761, %rd598, %rd761;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600], %rd761;

BB92_254:
add.s64 %rd239, %rd234, 8;
setp.ge.u64	%p183, %rd239, %rd236;
@%p183 bra BB92_256;

ld.local.u64 %rd603, [%rd234+8];
add.s64 %rd761, %rd603, %rd761;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd604, %r84, 8;
add.s64 %rd605, %rd35, %rd604;
st.u64 [%rd605+8], %rd761;

BB92_256:
add.s64 %rd606, %rd239, 8;
setp.ge.u64	%p184, %rd606, %rd236;
@%p184 bra BB92_258;

ld.local.u64 %rd609, [%rd234+16];
add.s64 %rd610, %rd609, %rd761;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd611, %r85, 8;
add.s64 %rd612, %rd35, %rd611;
st.u64 [%rd612+16], %rd610;

BB92_258:
bar.sync 0;
@%p120 bra BB92_269;
bra.uni BB92_259;

BB92_269:
mul.wide.s32 %rd625, %r1, 8;
add.s64 %rd626, %rd687, %rd625;
ld.u64 %rd627, [%rd152];
st.global.u64 [%rd626], %rd627;
ld.u64 %rd628, [%rd152+4096];
st.global.u64 [%rd626+4096], %rd628;
ld.u64 %rd629, [%rd152+8192];
st.global.u64 [%rd626+8192], %rd629;
bra.uni BB92_270;

BB92_259:
mov.u64 %rd762, 0;
setp.ge.u64	%p185, %rd35, %rd173;
mov.u64 %rd763, %rd500;
@%p185 bra BB92_270;

BB92_260:
mov.u64 %rd244, %rd763;
add.s64 %rd614, %rd35, %rd762;
sub.s64 %rd245, %rd173, %rd614;
setp.gt.s64	%p186, %rd245, 12280;
add.s64 %rd246, %rd35, %rd244;
add.s64 %rd247, %rd687, %rd244;
@%p186 bra BB92_267;
bra.uni BB92_261;

BB92_267:
ld.u64 %rd621, [%rd246];
st.global.u64 [%rd247], %rd621;
ld.u64 %rd622, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd622;
ld.u64 %rd623, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd623;
bra.uni BB92_268;

BB92_261:
shr.s64 %rd248, %rd245, 3;
cvt.s64.s32	%rd615, %r1;
setp.ge.s64	%p187, %rd615, %rd248;
@%p187 bra BB92_263;

ld.u64 %rd616, [%rd246];
st.global.u64 [%rd247], %rd616;

BB92_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd617, %r86;
setp.ge.s64	%p188, %rd617, %rd248;
@%p188 bra BB92_265;

ld.u64 %rd618, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd618;

BB92_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd619, %r87;
setp.ge.s64	%p189, %rd619, %rd248;
@%p189 bra BB92_268;

ld.u64 %rd620, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd620;

BB92_268:
add.s64 %rd249, %rd244, 12288;
add.s64 %rd762, %rd762, 12288;
add.s64 %rd624, %rd35, %rd762;
setp.lt.u64	%p190, %rd624, %rd173;
mov.u64 %rd763, %rd249;
@%p190 bra BB92_260;

BB92_270:
bar.sync 0;
add.s64 %rd703, %rd156, 12288;
add.s64 %rd687, %rd687, 12288;
add.s64 %rd684, %rd155, 12288;
mov.u64 %rd696, %rd684;
sub.s64 %rd630, %rd684, %rd31;
setp.lt.s64	%p191, %rd630, 0;
@%p191 bra BB92_151;

BB92_271:
@%p26 bra BB92_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB92_286;

mov.u64 %rd632, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd633, %rd632;
sub.s64 %rd256, %rd35, %rd633;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB92_287;

add.s64 %rd634, %rd256, -16;
add.s64 %rd636, %rd632, %rd634;
add.s64 %rd258, %rd633, %rd634;
ld.shared.u8 %rs30, [%rd636];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd636], %rs31;
ld.shared.u64 %rd259, [%rd636+8];
setp.eq.s64	%p195, %rd259, 0;
mov.u64 %rd767, %rd258;
@%p195 bra BB92_280;

mov.u64 %rd260, %rd258;
ld.u8 %rs32, [%rd259];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd767, %rd260;
@!%p196 bra BB92_280;
bra.uni BB92_276;

BB92_276:
ld.u64 %rd262, [%rd259];
shr.u64 %rd263, %rd262, 1;
add.s64 %rd264, %rd259, 16;
add.s64 %rd265, %rd264, %rd263;
ld.shared.u64 %rd638, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd265, %rd638;
mov.u64 %rd767, %rd259;
@%p197 bra BB92_280;

ld.u8 %rs34, [%rd265];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd764, %rd259;
mov.u64 %rd767, %rd764;
@!%p198 bra BB92_280;
bra.uni BB92_278;

BB92_278:
ld.u64 %rd639, [%rd265];
shr.u64 %rd640, %rd639, 1;
add.s64 %rd641, %rd640, %rd263;
add.s64 %rd642, %rd641, 16;
shl.b64 %rd643, %rd642, 1;
and.b64 %rd644, %rd262, 1;
or.b64 %rd645, %rd643, %rd644;
st.u64 [%rd259], %rd645;
and.b64 %rd266, %rd642, 9223372036854775807;
add.s64 %rd646, %rd264, %rd266;
ld.shared.u64 %rd647, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd646, %rd647;
mov.u64 %rd765, %rd259;
mov.u64 %rd767, %rd765;
@%p199 bra BB92_280;

add.s64 %rd648, %rd266, %rd264;
st.u64 [%rd648+8], %rd259;
mov.u64 %rd767, %rd259;

BB92_280:
ld.u64 %rd269, [%rd767];
shr.u64 %rd270, %rd269, 1;
add.s64 %rd271, %rd767, 16;
add.s64 %rd272, %rd271, %rd270;
ld.shared.u64 %rd649, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd272, %rd649;
@%p200 bra BB92_284;

ld.u8 %rs36, [%rd272];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB92_287;
bra.uni BB92_282;

BB92_282:
ld.u64 %rd650, [%rd272];
shr.u64 %rd651, %rd650, 1;
add.s64 %rd652, %rd651, %rd270;
add.s64 %rd653, %rd652, 16;
shl.b64 %rd654, %rd653, 1;
and.b64 %rd655, %rd269, 1;
or.b64 %rd656, %rd654, %rd655;
st.u64 [%rd767], %rd656;
and.b64 %rd273, %rd653, 9223372036854775807;
add.s64 %rd657, %rd271, %rd273;
ld.shared.u64 %rd658, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd657, %rd658;
@%p202 bra BB92_287;

add.s64 %rd659, %rd273, %rd271;
st.u64 [%rd659+8], %rd767;
bra.uni BB92_287;

BB92_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB92_287:
bar.sync 0;

BB92_288:
ret;

BB92_284:
setp.lt.u64	%p203, %rd272, %rd767;
@%p203 bra BB92_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd767;
bra.uni BB92_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB93_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB93_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB93_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB93_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB93_4;

BB93_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB94_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB94_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB94_4;

BB94_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB94_3;

BB94_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<71>;
.reg .b16 %rs<48>;
.reg .b32 %r<81>;
.reg .b64 %rd<299>;


ld.param.v2.u32 {%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd118, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %ctaid.x;
mov.u32 %r43, %tid.x;
setp.ne.s32	%p5, %r43, 0;
mov.u64 %rd119, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd120, %rd119;
setp.eq.s64	%p6, %rd120, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB95_2;

cvt.s64.s32	%rd121, %r39;
mov.u32 %r44, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r44;
mov.u64 %rd122, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd123, %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd123;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd121;

BB95_2:
cvta.to.global.u64 %rd3, %rd112;
add.s32 %r3, %r1, %r38;
bar.sync 0;
cvt.s64.s32	%rd7, %r3;
mul.lo.s64 %rd125, %rd7, %rd115;
min.s64 %rd8, %rd1, %rd7;
add.s64 %rd126, %rd8, %rd125;
setp.lt.s64	%p8, %rd7, %rd1;
selp.u64	%rd127, 1, 0, %p8;
add.s64 %rd128, %rd127, %rd115;
add.s64 %rd129, %rd128, %rd126;
mul.lo.s64 %rd130, %rd126, %rd116;
mul.lo.s64 %rd131, %rd129, %rd116;
min.s64 %rd132, %rd131, %rd113;
add.s64 %rd9, %rd132, -1;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd134, %rd133, %rd3;
ld.global.u64 %rd294, [%rd134+-8];
sub.s64 %rd135, %rd9, %rd130;
cvt.u32.u64	%r4, %rd135;
mov.u16 %rs46, 0;
setp.lt.s32	%p9, %r4, 1;
@%p9 bra BB95_28;

shl.b64 %rd137, %rd9, 3;
add.s64 %rd11, %rd112, %rd137;
add.s32 %r46, %r38, %r1;
cvt.s64.s32	%rd138, %r46;
mul.lo.s64 %rd139, %rd115, %rd138;
add.s64 %rd140, %rd8, %rd139;
mul.lo.s64 %rd141, %rd116, %rd140;
shl.b64 %rd269, %rd141, 3;
mov.u16 %rs45, 0;
mov.u32 %r78, 0;

BB95_4:
mul.wide.s32 %rd143, %r43, 8;
add.s64 %rd24, %rd3, %rd143;
add.s64 %rd144, %rd112, %rd269;
sub.s64 %rd145, %rd11, %rd144;
shr.u64 %rd146, %rd145, 3;
cvt.u32.u64	%r48, %rd146;
setp.lt.s32	%p10, %r48, 1152;
mov.u32 %r49, 1152;
min.s32 %r6, %r48, %r49;
@%p10 bra BB95_6;
bra.uni BB95_5;

BB95_6:
mov.u32 %r79, 0;
setp.ge.s32	%p11, %r43, %r6;
@%p11 bra BB95_8;

add.s64 %rd148, %rd24, %rd269;
ld.global.u64 %rd271, [%rd148];
mov.u32 %r79, 1;

BB95_8:
add.s32 %r55, %r43, 128;
setp.ge.s32	%p12, %r55, %r6;
@%p12 bra BB95_10;

add.s64 %rd149, %rd24, %rd269;
ld.global.u64 %rd272, [%rd149+1024];
add.s32 %r79, %r79, 1;

BB95_10:
add.s32 %r57, %r43, 256;
setp.ge.s32	%p13, %r57, %r6;
@%p13 bra BB95_12;

add.s64 %rd150, %rd24, %rd269;
ld.global.u64 %rd273, [%rd150+2048];
add.s32 %r79, %r79, 1;

BB95_12:
add.s32 %r59, %r43, 384;
setp.ge.s32	%p14, %r59, %r6;
@%p14 bra BB95_14;

add.s64 %rd151, %rd24, %rd269;
ld.global.u64 %rd274, [%rd151+3072];
add.s32 %r79, %r79, 1;

BB95_14:
add.s32 %r61, %r43, 512;
setp.ge.s32	%p15, %r61, %r6;
@%p15 bra BB95_16;

add.s64 %rd152, %rd24, %rd269;
ld.global.u64 %rd275, [%rd152+4096];
add.s32 %r79, %r79, 1;

BB95_16:
add.s32 %r63, %r43, 640;
setp.ge.s32	%p16, %r63, %r6;
@%p16 bra BB95_18;

add.s64 %rd153, %rd24, %rd269;
ld.global.u64 %rd276, [%rd153+5120];
add.s32 %r79, %r79, 1;

BB95_18:
add.s32 %r65, %r43, 768;
setp.ge.s32	%p17, %r65, %r6;
@%p17 bra BB95_20;

add.s64 %rd154, %rd24, %rd269;
ld.global.u64 %rd277, [%rd154+6144];
add.s32 %r79, %r79, 1;

BB95_20:
add.s32 %r67, %r43, 896;
setp.ge.s32	%p18, %r67, %r6;
@%p18 bra BB95_22;

add.s64 %rd155, %rd24, %rd269;
ld.global.u64 %rd278, [%rd155+7168];
add.s32 %r79, %r79, 1;

BB95_22:
add.s32 %r69, %r43, 1024;
setp.ge.s32	%p19, %r69, %r6;
@%p19 bra BB95_24;

add.s64 %rd156, %rd24, %rd269;
ld.global.u64 %rd270, [%rd156+8192];
add.s32 %r79, %r79, 1;
bra.uni BB95_24;

BB95_5:
add.s64 %rd147, %rd24, %rd269;
ld.global.u64 %rd271, [%rd147];
ld.global.u64 %rd272, [%rd147+1024];
ld.global.u64 %rd273, [%rd147+2048];
ld.global.u64 %rd274, [%rd147+3072];
ld.global.u64 %rd275, [%rd147+4096];
ld.global.u64 %rd276, [%rd147+5120];
ld.global.u64 %rd277, [%rd147+6144];
ld.global.u64 %rd278, [%rd147+7168];
ld.global.u64 %rd270, [%rd147+8192];
mov.u32 %r79, 9;

BB95_24:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p20, %rs27, 0;
@%p20 bra BB95_26;
bra.uni BB95_25;

BB95_26:
mul.wide.u32 %rd174, %r79, 8;
add.s64 %rd175, %rd174, 34359738360;
shr.u64 %rd176, %rd175, 3;
cvt.u32.u64	%r70, %rd176;
setp.gt.s32	%p30, %r70, 0;
selp.b64	%rd177, %rd272, 0, %p30;
add.s64 %rd178, %rd271, %rd177;
setp.gt.s32	%p31, %r70, 1;
selp.b64	%rd179, %rd273, 0, %p31;
add.s64 %rd180, %rd178, %rd179;
setp.gt.s32	%p32, %r70, 2;
selp.b64	%rd181, %rd274, 0, %p32;
add.s64 %rd182, %rd180, %rd181;
setp.gt.s32	%p33, %r70, 3;
selp.b64	%rd183, %rd275, 0, %p33;
add.s64 %rd184, %rd182, %rd183;
setp.gt.s32	%p34, %r70, 4;
selp.b64	%rd185, %rd276, 0, %p34;
add.s64 %rd186, %rd184, %rd185;
setp.gt.s32	%p35, %r70, 5;
selp.b64	%rd187, %rd277, 0, %p35;
add.s64 %rd188, %rd186, %rd187;
setp.gt.s32	%p36, %r70, 6;
selp.b64	%rd189, %rd278, 0, %p36;
add.s64 %rd190, %rd188, %rd189;
setp.gt.s32	%p37, %r70, 7;
selp.b64	%rd191, %rd270, 0, %p37;
add.s64 %rd279, %rd190, %rd191;
bra.uni BB95_27;

BB95_25:
setp.gt.s32	%p21, %r79, 0;
selp.b64	%rd157, %rd271, 0, %p21;
add.s64 %rd158, %rd279, %rd157;
setp.gt.s32	%p22, %r79, 1;
selp.b64	%rd159, %rd272, 0, %p22;
add.s64 %rd160, %rd158, %rd159;
setp.gt.s32	%p23, %r79, 2;
selp.b64	%rd161, %rd273, 0, %p23;
add.s64 %rd162, %rd160, %rd161;
setp.gt.s32	%p24, %r79, 3;
selp.b64	%rd163, %rd274, 0, %p24;
add.s64 %rd164, %rd162, %rd163;
setp.gt.s32	%p25, %r79, 4;
selp.b64	%rd165, %rd275, 0, %p25;
add.s64 %rd166, %rd164, %rd165;
setp.gt.s32	%p26, %r79, 5;
selp.b64	%rd167, %rd276, 0, %p26;
add.s64 %rd168, %rd166, %rd167;
setp.gt.s32	%p27, %r79, 6;
selp.b64	%rd169, %rd277, 0, %p27;
add.s64 %rd170, %rd168, %rd169;
setp.gt.s32	%p28, %r79, 7;
selp.b64	%rd171, %rd278, 0, %p28;
add.s64 %rd172, %rd170, %rd171;
setp.gt.s32	%p29, %r79, 8;
selp.b64	%rd173, %rd270, 0, %p29;
add.s64 %rd279, %rd172, %rd173;

BB95_27:
add.s64 %rd269, %rd269, 9216;
add.s32 %r78, %r78, 1152;
setp.lt.s32	%p38, %r78, %r4;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p38 bra BB95_4;

BB95_28:
bar.sync 0;
@%p5 bra BB95_49;

ld.shared.u64 %rd65, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
mov.u64 %rd285, %rd65;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd287, %rd280;
setp.eq.s64	%p40, %rd65, %rd287;
@%p40 bra BB95_33;

mov.u64 %rd286, %rd285;

BB95_31:
mov.u64 %rd282, %rd287;
mov.u64 %rd285, %rd286;
mov.u64 %rd286, %rd282;
ld.shared.u8 %rs30, [%rd280];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p41, %rs31, 1;
not.pred %p42, %p41;
ld.shared.u64 %rd70, [%rd280];
setp.lt.u64	%p43, %rd70, 2048;
or.pred %p44, %p42, %p43;
@!%p44 bra BB95_33;
bra.uni BB95_32;

BB95_32:
shr.u64 %rd194, %rd70, 1;
add.s64 %rd195, %rd280, %rd194;
add.s64 %rd280, %rd195, 16;
add.s64 %rd196, %rd286, %rd194;
add.s64 %rd287, %rd196, 16;
setp.ne.s64	%p45, %rd287, %rd65;
mov.u64 %rd285, %rd286;
@%p45 bra BB95_31;

BB95_33:
setp.eq.s64	%p47, %rd285, %rd65;
mov.pred %p70, 0;
@%p47 bra BB95_35;

ld.u64 %rd198, [%rd285];
shr.u64 %rd199, %rd198, 1;
add.s64 %rd200, %rd285, %rd199;
add.s64 %rd291, %rd200, 16;
setp.ne.s64	%p70, %rd291, %rd65;

BB95_35:
@%p70 bra BB95_41;
bra.uni BB95_36;

BB95_41:
ld.u64 %rd81, [%rd291];
and.b64 %rd215, %rd81, -32;
setp.eq.s64	%p51, %rd215, 2048;
cvt.u16.u64	%rs47, %rd81;
@%p51 bra BB95_44;

add.s64 %rd82, %rd291, 16;
ld.u64 %rd216, [%rd291+1040];
and.b64 %rd217, %rd216, 1;
add.s64 %rd218, %rd81, -2080;
and.b64 %rd219, %rd218, -2;
or.b64 %rd220, %rd217, %rd219;
st.u64 [%rd291+1040], %rd220;
st.u64 [%rd291+1048], %rd291;
cvt.u16.u64	%rs33, %rd218;
or.b16 %rs34, %rs33, 1;
and.b64 %rd221, %rd81, 1;
or.b64 %rd222, %rd221, 2048;
st.u64 [%rd291], %rd222;
st.u8 [%rd291+1040], %rs34;
ld.u64 %rd223, [%rd291+1040];
shr.u64 %rd83, %rd223, 1;
add.s64 %rd224, %rd83, %rd82;
add.s64 %rd225, %rd224, 1040;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p52, %rd225, %rd226;
cvt.u16.u64	%rs35, %rd81;
and.b16 %rs47, %rs35, 1;
@%p52 bra BB95_44;

add.s64 %rd227, %rd82, 1024;
st.u64 [%rd224+1048], %rd227;
ld.u8 %rs47, [%rd291];

BB95_44:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd291], %rs36;
bra.uni BB95_45;

BB95_36:
mov.u64 %rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd203, %rd202;
sub.s64 %rd204, %rd65, %rd203;
add.s64 %rd205, %rd204, 1040;
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16];
setp.gt.u64	%p48, %rd205, %rd206;
mov.u64 %rd289, -1;
mov.u64 %rd290, %rd65;
@%p48 bra BB95_38;

add.s64 %rd76, %rd65, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd76;
mov.u64 %rd289, %rd76;
mov.u64 %rd290, %rd76;

BB95_38:
mov.u64 %rd77, %rd290;
setp.eq.s64	%p49, %rd289, -1;
@%p49 bra BB95_40;

mov.u64 %rd207, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd208, %rd207;
sub.s64 %rd209, %rd65, %rd208;
add.s64 %rd210, %rd207, %rd209;
ld.shared.u64 %rd211, [%rd210];
and.b64 %rd212, %rd211, 1;
or.b64 %rd213, %rd212, 2048;
st.shared.u64 [%rd210], %rd213;
st.shared.u64 [%rd210+8], %rd285;
mov.u16 %rs32, 0;
st.shared.u8 [%rd210], %rs32;

BB95_40:
mov.u64 %rd291, %rd65;
setp.eq.s64	%p50, %rd65, %rd77;
mov.u64 %rd292, 0;
@%p50 bra BB95_46;

BB95_45:
add.s64 %rd292, %rd291, 16;

BB95_46:
mov.u64 %rd293, %rd292;
setp.ne.s64	%p53, %rd292, 0;
@%p53 bra BB95_48;

mov.u64 %rd229, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd229;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd293, [retval0+0];


	}

BB95_48:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result], %rd293;

BB95_49:
bar.sync 0;
ld.shared.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result];
mul.wide.s32 %rd230, %r43, 8;
add.s64 %rd91, %rd90, %rd230;
setp.eq.s16	%p54, %rs46, 0;
@%p54 bra BB95_51;

st.u64 [%rd91], %rd279;

BB95_51:
bar.sync 0;
mov.u32 %r72, 128;
min.s32 %r26, %r4, %r72;
setp.lt.s32	%p55, %r26, 2;
@%p55 bra BB95_56;

not.b32 %r27, %r43;
mov.u32 %r80, %r26;

BB95_53:
mov.u32 %r28, %r80;
shr.s32 %r29, %r28, 1;
setp.ge.s32	%p56, %r43, %r29;
@%p56 bra BB95_55;

add.s32 %r74, %r28, %r27;
mul.wide.s32 %rd231, %r74, 8;
add.s64 %rd232, %rd90, %rd231;
ld.u64 %rd233, [%rd232];
ld.u64 %rd234, [%rd91];
add.s64 %rd235, %rd233, %rd234;
st.u64 [%rd91], %rd235;

BB95_55:
bar.sync 0;
sub.s32 %r30, %r28, %r29;
setp.gt.s32	%p57, %r30, 1;
mov.u32 %r80, %r30;
@%p57 bra BB95_53;

BB95_56:
bar.sync 0;
setp.lt.s32	%p58, %r26, 1;
@%p58 bra BB95_58;

ld.u64 %rd236, [%rd90];
add.s64 %rd294, %rd236, %rd294;

BB95_58:
setp.eq.s32	%p3, %r43, 0;
bar.sync 0;
@!%p3 bra BB95_74;
bra.uni BB95_59;

BB95_59:

	{ 
.reg .pred p; 
isspacep.shared p, %rd90; 
selp.u32 %r76, 1, 0, p; 
} 


	setp.eq.s32	%p59, %r76, 0;
@%p59 bra BB95_73;

mov.u64 %rd238, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd239, %rd238;
sub.s64 %rd94, %rd90, %rd239;
setp.eq.s64	%p60, %rd90, 0;
@%p60 bra BB95_74;

add.s64 %rd240, %rd94, -16;
add.s64 %rd242, %rd238, %rd240;
add.s64 %rd96, %rd239, %rd240;
ld.shared.u8 %rs37, [%rd242];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd242], %rs38;
ld.shared.u64 %rd97, [%rd242+8];
setp.eq.s64	%p61, %rd97, 0;
mov.u64 %rd298, %rd96;
@%p61 bra BB95_67;

mov.u64 %rd98, %rd96;
ld.u8 %rs39, [%rd97];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p62, %rs40, 1;
mov.u64 %rd298, %rd98;
@!%p62 bra BB95_67;
bra.uni BB95_63;

BB95_63:
ld.u64 %rd100, [%rd97];
shr.u64 %rd101, %rd100, 1;
add.s64 %rd102, %rd97, 16;
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd244, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p63, %rd103, %rd244;
mov.u64 %rd298, %rd97;
@%p63 bra BB95_67;

ld.u8 %rs41, [%rd103];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p64, %rs42, 1;
mov.u64 %rd295, %rd97;
mov.u64 %rd298, %rd295;
@!%p64 bra BB95_67;
bra.uni BB95_65;

BB95_65:
ld.u64 %rd245, [%rd103];
shr.u64 %rd246, %rd245, 1;
add.s64 %rd247, %rd246, %rd101;
add.s64 %rd248, %rd247, 16;
shl.b64 %rd249, %rd248, 1;
and.b64 %rd250, %rd100, 1;
or.b64 %rd251, %rd249, %rd250;
st.u64 [%rd97], %rd251;
and.b64 %rd104, %rd248, 9223372036854775807;
add.s64 %rd252, %rd102, %rd104;
ld.shared.u64 %rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p65, %rd252, %rd253;
mov.u64 %rd296, %rd97;
mov.u64 %rd298, %rd296;
@%p65 bra BB95_67;

add.s64 %rd254, %rd104, %rd102;
st.u64 [%rd254+8], %rd97;
mov.u64 %rd298, %rd97;

BB95_67:
ld.u64 %rd107, [%rd298];
shr.u64 %rd108, %rd107, 1;
add.s64 %rd109, %rd298, 16;
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd255, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p66, %rd110, %rd255;
@%p66 bra BB95_71;

ld.u8 %rs43, [%rd110];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p67, %rs44, 1;
@!%p67 bra BB95_74;
bra.uni BB95_69;

BB95_69:
ld.u64 %rd256, [%rd110];
shr.u64 %rd257, %rd256, 1;
add.s64 %rd258, %rd257, %rd108;
add.s64 %rd259, %rd258, 16;
shl.b64 %rd260, %rd259, 1;
and.b64 %rd261, %rd107, 1;
or.b64 %rd262, %rd260, %rd261;
st.u64 [%rd298], %rd262;
and.b64 %rd111, %rd259, 9223372036854775807;
add.s64 %rd263, %rd109, %rd111;
ld.shared.u64 %rd264, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p68, %rd263, %rd264;
@%p68 bra BB95_74;

add.s64 %rd265, %rd111, %rd109;
st.u64 [%rd265+8], %rd298;
bra.uni BB95_74;

BB95_73:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd90;
call.uni 
free, 
(
param0
);


	}

BB95_74:
bar.sync 0;
@!%p3 bra BB95_76;
bra.uni BB95_75;

BB95_75:
cvta.to.global.u64 %rd266, %rd118;
shl.b64 %rd267, %rd7, 3;
add.s64 %rd268, %rd266, %rd267;
st.global.u64 [%rd268], %rd294;

BB95_76:
ret;

BB95_71:
setp.lt.u64	%p69, %rd110, %rd298;
@%p69 bra BB95_74;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd298;
bra.uni BB95_74;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot96[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result;

mov.u64 %rd752, __local_depot96;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB96_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd271;

BB96_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB96_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB96_5;

st.global.u64 [%rd3], %rd743;

BB96_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB96_26;
bra.uni BB96_6;

BB96_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB96_10;

mov.u64 %rd654, %rd653;

BB96_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB96_10;
bra.uni BB96_9;

BB96_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB96_8;

BB96_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB96_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB96_12:
@%p194 bra BB96_18;
bra.uni BB96_13;

BB96_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB96_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB96_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB96_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB96_22;

BB96_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB96_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB96_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB96_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB96_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB96_23;

BB96_22:
add.s64 %rd660, %rd659, 16;

BB96_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB96_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB96_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result], %rd661;

BB96_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB96_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB96_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB96_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB96_41;
bra.uni BB96_30;

BB96_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB96_42;

BB96_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB96_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB96_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB96_39;
bra.uni BB96_33;

BB96_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB96_40;

BB96_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB96_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB96_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB96_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB96_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB96_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB96_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB96_32;

BB96_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB96_49;
bra.uni BB96_43;

BB96_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB96_50;

BB96_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB96_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB96_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB96_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB96_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB96_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB96_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB96_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB96_53;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd669, %rd409, %rd669;

BB96_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB96_55;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd669, %rd412, %rd669;

BB96_55:
bar.sync 0;
@%p56 bra BB96_57;

st.shared.u64 [%rd38], %rd669;

BB96_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB96_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB96_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB96_101;
bra.uni BB96_60;

BB96_101:
@%p24 bra BB96_103;

ld.shared.u64 %rd430, [%rd670];
add.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB96_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB96_105;

ld.shared.u64 %rd432, [%rd38+-8];
add.s64 %rd668, %rd432, %rd668;

BB96_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB96_107;

ld.shared.u64 %rd433, [%rd38+-16];
add.s64 %rd668, %rd433, %rd668;

BB96_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB96_109;

ld.shared.u64 %rd434, [%rd38+-32];
add.s64 %rd668, %rd434, %rd668;

BB96_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB96_111;

ld.shared.u64 %rd435, [%rd38+-64];
add.s64 %rd668, %rd435, %rd668;

BB96_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB96_113;

ld.shared.u64 %rd436, [%rd38+-128];
add.s64 %rd668, %rd436, %rd668;

BB96_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB96_115;

ld.shared.u64 %rd437, [%rd38+-256];
add.s64 %rd668, %rd437, %rd668;

BB96_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB96_117;

ld.shared.u64 %rd438, [%rd38+-512];
add.s64 %rd668, %rd438, %rd668;

BB96_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB96_119;

ld.shared.u64 %rd439, [%rd38+-1024];
add.s64 %rd668, %rd439, %rd668;

BB96_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB96_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB96_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB96_122;

BB96_60:
@%p24 bra BB96_62;

ld.shared.u64 %rd415, [%rd670];
add.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB96_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB96_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB96_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB96_66;
bra.uni BB96_65;

BB96_65:
ld.shared.u64 %rd417, [%rd38+-8];
add.s64 %rd741, %rd417, %rd741;

BB96_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB96_68;

st.shared.u64 [%rd38], %rd740;

BB96_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB96_70;
bra.uni BB96_69;

BB96_69:
ld.shared.u64 %rd418, [%rd38+-16];
add.s64 %rd740, %rd418, %rd740;

BB96_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB96_72;

st.shared.u64 [%rd38], %rd739;

BB96_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB96_74;
bra.uni BB96_73;

BB96_73:
ld.shared.u64 %rd419, [%rd38+-32];
add.s64 %rd739, %rd419, %rd739;

BB96_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB96_76;

st.shared.u64 [%rd38], %rd738;

BB96_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB96_78;
bra.uni BB96_77;

BB96_77:
ld.shared.u64 %rd420, [%rd38+-64];
add.s64 %rd738, %rd420, %rd738;

BB96_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB96_80;

st.shared.u64 [%rd38], %rd737;

BB96_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB96_82;
bra.uni BB96_81;

BB96_81:
ld.shared.u64 %rd421, [%rd38+-128];
add.s64 %rd737, %rd421, %rd737;

BB96_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB96_84;

st.shared.u64 [%rd38], %rd736;

BB96_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB96_86;
bra.uni BB96_85;

BB96_85:
ld.shared.u64 %rd422, [%rd38+-256];
add.s64 %rd736, %rd422, %rd736;

BB96_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB96_88;

st.shared.u64 [%rd38], %rd735;

BB96_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB96_90;
bra.uni BB96_89;

BB96_89:
ld.shared.u64 %rd423, [%rd38+-512];
add.s64 %rd735, %rd423, %rd735;

BB96_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB96_92;

st.shared.u64 [%rd38], %rd734;

BB96_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB96_94;
bra.uni BB96_93;

BB96_93:
ld.shared.u64 %rd424, [%rd38+-1024];
add.s64 %rd734, %rd424, %rd734;

BB96_94:
bar.sync 0;
@%p63 bra BB96_96;

st.shared.u64 [%rd38], %rd734;

BB96_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB96_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB96_98:
bar.sync 0;
@%p63 bra BB96_100;

st.shared.u64 [%rd38], %rd667;

BB96_100:
bar.sync 0;

BB96_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB96_124;

ld.shared.u64 %rd669, [%rd38];

BB96_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB96_126;

ld.local.u64 %rd444, [%rd122];
add.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB96_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB96_128;

ld.local.u64 %rd453, [%rd122+8];
add.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB96_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB96_130;

ld.local.u64 %rd463, [%rd122+16];
add.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB96_130:
bar.sync 0;
@%p45 bra BB96_141;
bra.uni BB96_131;

BB96_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB96_142;

BB96_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB96_142;

BB96_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB96_139;
bra.uni BB96_133;

BB96_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB96_140;

BB96_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB96_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB96_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB96_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB96_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB96_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB96_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB96_132;

BB96_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB96_29;
bra.uni BB96_259;

BB96_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB96_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB96_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB96_157;
bra.uni BB96_146;

BB96_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB96_158;

BB96_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB96_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB96_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB96_155;
bra.uni BB96_149;

BB96_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB96_156;

BB96_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB96_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB96_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB96_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB96_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB96_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB96_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB96_148;

BB96_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB96_165;
bra.uni BB96_159;

BB96_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB96_166;

BB96_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB96_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB96_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB96_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB96_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB96_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB96_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB96_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB96_169;

ld.local.u64 %rd556, [%rd550+8];
add.s64 %rd745, %rd556, %rd745;

BB96_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB96_171;

ld.local.u64 %rd559, [%rd550+16];
add.s64 %rd745, %rd559, %rd745;

BB96_171:
bar.sync 0;
@%p125 bra BB96_173;

st.u64 [%rd148], %rd745;

BB96_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB96_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB96_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB96_217;
bra.uni BB96_176;

BB96_217:
@%p24 bra BB96_219;

ld.u64 %rd572, [%rd35];
add.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB96_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB96_221;

ld.u64 %rd574, [%rd148+-8];
add.s64 %rd697, %rd574, %rd697;

BB96_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB96_223;

ld.u64 %rd575, [%rd148+-16];
add.s64 %rd697, %rd575, %rd697;

BB96_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB96_225;

ld.u64 %rd576, [%rd148+-32];
add.s64 %rd697, %rd576, %rd697;

BB96_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB96_227;

ld.u64 %rd577, [%rd148+-64];
add.s64 %rd697, %rd577, %rd697;

BB96_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB96_229;

ld.u64 %rd578, [%rd148+-128];
add.s64 %rd697, %rd578, %rd697;

BB96_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB96_231;

ld.u64 %rd579, [%rd148+-256];
add.s64 %rd697, %rd579, %rd697;

BB96_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB96_233;

ld.u64 %rd580, [%rd148+-512];
add.s64 %rd697, %rd580, %rd697;

BB96_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB96_235;

ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd697, %rd581, %rd697;

BB96_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB96_237;

ld.u64 %rd721, [%rd148+-8];

BB96_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB96_238;

BB96_176:
@%p24 bra BB96_178;

ld.u64 %rd560, [%rd35];
add.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB96_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB96_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB96_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB96_182;
bra.uni BB96_181;

BB96_181:
ld.u64 %rd562, [%rd148+-8];
add.s64 %rd729, %rd562, %rd729;

BB96_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB96_184;

st.u64 [%rd148], %rd728;

BB96_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB96_186;
bra.uni BB96_185;

BB96_185:
ld.u64 %rd563, [%rd148+-16];
add.s64 %rd728, %rd563, %rd728;

BB96_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB96_188;

st.u64 [%rd148], %rd727;

BB96_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB96_190;
bra.uni BB96_189;

BB96_189:
ld.u64 %rd564, [%rd148+-32];
add.s64 %rd727, %rd564, %rd727;

BB96_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB96_192;

st.u64 [%rd148], %rd726;

BB96_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB96_194;
bra.uni BB96_193;

BB96_193:
ld.u64 %rd565, [%rd148+-64];
add.s64 %rd726, %rd565, %rd726;

BB96_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB96_196;

st.u64 [%rd148], %rd725;

BB96_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB96_198;
bra.uni BB96_197;

BB96_197:
ld.u64 %rd566, [%rd148+-128];
add.s64 %rd725, %rd566, %rd725;

BB96_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB96_200;

st.u64 [%rd148], %rd724;

BB96_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB96_202;
bra.uni BB96_201;

BB96_201:
ld.u64 %rd567, [%rd148+-256];
add.s64 %rd724, %rd567, %rd724;

BB96_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB96_204;

st.u64 [%rd148], %rd723;

BB96_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB96_206;
bra.uni BB96_205;

BB96_205:
ld.u64 %rd568, [%rd148+-512];
add.s64 %rd723, %rd568, %rd723;

BB96_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB96_208;

st.u64 [%rd148], %rd722;

BB96_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB96_210;
bra.uni BB96_209;

BB96_209:
ld.u64 %rd569, [%rd148+-1024];
add.s64 %rd722, %rd569, %rd722;

BB96_210:
bar.sync 0;
@%p132 bra BB96_212;

st.u64 [%rd148], %rd722;

BB96_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB96_214;

ld.u64 %rd696, [%rd148+-8];

BB96_214:
bar.sync 0;
@%p132 bra BB96_216;

st.u64 [%rd148], %rd696;

BB96_216:
bar.sync 0;

BB96_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB96_240;

ld.u64 %rd745, [%rd148];

BB96_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB96_242;

ld.local.u64 %rd586, [%rd226];
add.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB96_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB96_244;

ld.local.u64 %rd591, [%rd226+8];
add.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB96_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB96_246;

ld.local.u64 %rd597, [%rd226+16];
add.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB96_246:
bar.sync 0;
@%p114 bra BB96_257;
bra.uni BB96_247;

BB96_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB96_258;

BB96_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB96_258;

BB96_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB96_255;
bra.uni BB96_249;

BB96_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB96_256;

BB96_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB96_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB96_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB96_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB96_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB96_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB96_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB96_248;

BB96_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB96_145;

BB96_259:
@%p24 bra BB96_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB96_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB96_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB96_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB96_268;
bra.uni BB96_264;

BB96_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB96_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB96_268;
bra.uni BB96_266;

BB96_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB96_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB96_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB96_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB96_275;
bra.uni BB96_270;

BB96_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB96_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB96_275;

BB96_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB96_275:
bar.sync 0;

BB96_276:
ret;

BB96_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB96_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd751;
bra.uni BB96_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot97[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1708>;


mov.u64 %rd1707, __local_depot97;
cvta.local.u64 %SP, %rd1707;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd708, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd710, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+72];
add.u64 %rd711, %SP, 0;
cvta.to.local.u64 %rd1, %rd711;
cvta.to.global.u64 %rd2, %rd710;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd712, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd713, %rd712;
setp.eq.s64	%p43, %rd713, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB97_2;

cvt.s64.s32	%rd714, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r47;
mov.u64 %rd715, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd716, %rd715;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd716;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd714;

BB97_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd717, %r49;
mul.lo.s64 %rd718, %rd717, %rd706;
min.s64 %rd8, %rd708, %rd717;
add.s64 %rd719, %rd8, %rd718;
setp.lt.s64	%p45, %rd717, %rd708;
selp.u64	%rd720, 1, 0, %p45;
add.s64 %rd721, %rd720, %rd706;
add.s64 %rd722, %rd721, %rd719;
mul.lo.s64 %rd9, %rd719, %rd707;
mul.lo.s64 %rd723, %rd722, %rd707;
min.s64 %rd724, %rd723, %rd704;
shl.b64 %rd725, %rd724, 3;
add.s64 %rd10, %rd703, %rd725;
cvta.to.global.u64 %rd726, %rd703;
shl.b64 %rd727, %rd9, 3;
add.s64 %rd1509, %rd726, %rd727;
add.s64 %rd1502, %rd703, %rd727;
add.s64 %rd1493, %rd2, %rd727;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB97_382;

ld.param.u64 %rd1446, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd728, %rd1446;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd729, %r52, 8;
add.s64 %rd730, %rd728, %rd729;
ld.global.u64 %rd1569, [%rd730];
bar.sync 0;
@%p42 bra BB97_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
mov.u64 %rd1449, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1456, %rd1449;
setp.eq.s64	%p48, %rd16, %rd1456;
mov.u64 %rd1454, %rd16;
@%p48 bra BB97_8;

mov.u64 %rd1455, %rd1454;

BB97_6:
mov.u64 %rd1451, %rd1456;
mov.u64 %rd1454, %rd1455;
mov.u64 %rd1455, %rd1451;
ld.shared.u8 %rs27, [%rd1449];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1449];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB97_8;
bra.uni BB97_7;

BB97_7:
shr.u64 %rd733, %rd21, 1;
add.s64 %rd734, %rd1449, %rd733;
add.s64 %rd1449, %rd734, 16;
add.s64 %rd735, %rd1455, %rd733;
add.s64 %rd1456, %rd735, 16;
setp.ne.s64	%p53, %rd1456, %rd16;
mov.u64 %rd1454, %rd1455;
@%p53 bra BB97_6;

BB97_8:
setp.eq.s64	%p55, %rd1454, %rd16;
mov.pred %p484, 0;
@%p55 bra BB97_10;

ld.u64 %rd737, [%rd1454];
shr.u64 %rd738, %rd737, 1;
add.s64 %rd739, %rd1454, %rd738;
add.s64 %rd1460, %rd739, 16;
setp.ne.s64	%p484, %rd1460, %rd16;

BB97_10:
@%p484 bra BB97_16;
bra.uni BB97_11;

BB97_16:
ld.u64 %rd32, [%rd1460];
and.b64 %rd754, %rd32, -32;
setp.eq.s64	%p59, %rd754, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB97_19;

add.s64 %rd33, %rd1460, 16;
ld.u64 %rd755, [%rd1460+9232];
and.b64 %rd756, %rd755, 1;
add.s64 %rd757, %rd32, -18464;
and.b64 %rd758, %rd757, -2;
or.b64 %rd759, %rd756, %rd758;
st.u64 [%rd1460+9232], %rd759;
st.u64 [%rd1460+9240], %rd1460;
cvt.u16.u64	%rs30, %rd757;
or.b16 %rs31, %rs30, 1;
and.b64 %rd760, %rd32, 1;
or.b64 %rd761, %rd760, 18432;
st.u64 [%rd1460], %rd761;
st.u8 [%rd1460+9232], %rs31;
ld.u64 %rd762, [%rd1460+9232];
shr.u64 %rd34, %rd762, 1;
add.s64 %rd763, %rd34, %rd33;
add.s64 %rd764, %rd763, 9232;
ld.shared.u64 %rd765, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd764, %rd765;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB97_19;

add.s64 %rd766, %rd33, 9216;
st.u64 [%rd763+9240], %rd766;
ld.u8 %rs57, [%rd1460];

BB97_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1460], %rs33;
bra.uni BB97_20;

BB97_382:
sub.s64 %rd1086, %rd1502, %rd10;
setp.gt.s64	%p265, %rd1086, -1;
@%p265 bra BB97_764;

ld.global.u64 %rd1698, [%rd1509];
bar.sync 0;
@%p42 bra BB97_385;

st.global.u64 [%rd1493], %rd1698;

BB97_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB97_406;
bra.uni BB97_386;

BB97_386:
ld.shared.u64 %rd358, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
mov.u64 %rd1578, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1585, %rd1578;
setp.eq.s64	%p267, %rd358, %rd1585;
mov.u64 %rd1583, %rd358;
@%p267 bra BB97_390;

mov.u64 %rd1584, %rd1583;

BB97_388:
mov.u64 %rd1580, %rd1585;
mov.u64 %rd1583, %rd1584;
mov.u64 %rd1584, %rd1580;
ld.shared.u8 %rs42, [%rd1578];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd363, [%rd1578];
setp.lt.u64	%p270, %rd363, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB97_390;
bra.uni BB97_389;

BB97_389:
shr.u64 %rd1089, %rd363, 1;
add.s64 %rd1090, %rd1578, %rd1089;
add.s64 %rd1578, %rd1090, 16;
add.s64 %rd1091, %rd1584, %rd1089;
add.s64 %rd1585, %rd1091, 16;
setp.ne.s64	%p272, %rd1585, %rd358;
mov.u64 %rd1583, %rd1584;
@%p272 bra BB97_388;

BB97_390:
setp.eq.s64	%p274, %rd1583, %rd358;
mov.pred %p485, 0;
@%p274 bra BB97_392;

ld.u64 %rd1093, [%rd1583];
shr.u64 %rd1094, %rd1093, 1;
add.s64 %rd1095, %rd1583, %rd1094;
add.s64 %rd1589, %rd1095, 16;
setp.ne.s64	%p485, %rd1589, %rd358;

BB97_392:
@%p485 bra BB97_398;
bra.uni BB97_393;

BB97_398:
ld.u64 %rd374, [%rd1589];
and.b64 %rd1110, %rd374, -32;
setp.eq.s64	%p278, %rd1110, 18432;
cvt.u16.u64	%rs58, %rd374;
@%p278 bra BB97_401;

add.s64 %rd375, %rd1589, 16;
ld.u64 %rd1111, [%rd1589+9232];
and.b64 %rd1112, %rd1111, 1;
add.s64 %rd1113, %rd374, -18464;
and.b64 %rd1114, %rd1113, -2;
or.b64 %rd1115, %rd1112, %rd1114;
st.u64 [%rd1589+9232], %rd1115;
st.u64 [%rd1589+9240], %rd1589;
cvt.u16.u64	%rs45, %rd1113;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1116, %rd374, 1;
or.b64 %rd1117, %rd1116, 18432;
st.u64 [%rd1589], %rd1117;
st.u8 [%rd1589+9232], %rs46;
ld.u64 %rd1118, [%rd1589+9232];
shr.u64 %rd376, %rd1118, 1;
add.s64 %rd1119, %rd376, %rd375;
add.s64 %rd1120, %rd1119, 9232;
ld.shared.u64 %rd1121, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1120, %rd1121;
cvt.u16.u64	%rs47, %rd374;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB97_401;

add.s64 %rd1122, %rd375, 9216;
st.u64 [%rd1119+9240], %rd1122;
ld.u8 %rs58, [%rd1589];

BB97_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1589], %rs48;
bra.uni BB97_402;

BB97_11:
mov.u64 %rd741, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd742, %rd741;
sub.s64 %rd743, %rd16, %rd742;
add.s64 %rd744, %rd743, 9232;
ld.shared.u64 %rd745, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd744, %rd745;
mov.u64 %rd1458, -1;
mov.u64 %rd1459, %rd16;
@%p56 bra BB97_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1458, %rd27;
mov.u64 %rd1459, %rd27;

BB97_13:
mov.u64 %rd28, %rd1459;
setp.eq.s64	%p57, %rd1458, -1;
@%p57 bra BB97_15;

mov.u64 %rd746, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd747, %rd746;
sub.s64 %rd748, %rd16, %rd747;
add.s64 %rd749, %rd746, %rd748;
ld.shared.u64 %rd750, [%rd749];
and.b64 %rd751, %rd750, 1;
or.b64 %rd752, %rd751, 18432;
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd749+8], %rd1454;
mov.u16 %rs29, 0;
st.shared.u8 [%rd749], %rs29;

BB97_15:
mov.u64 %rd1460, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1461, 0;
@%p58 bra BB97_21;

BB97_20:
add.s64 %rd1461, %rd1460, 16;

BB97_21:
mov.u64 %rd1462, %rd1461;
setp.ne.s64	%p61, %rd1461, 0;
@%p61 bra BB97_23;

mov.u64 %rd768, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd768;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1462, [retval0+0];


	}

BB97_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result], %rd1462;

BB97_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd1502, %rd10;
@%p62 bra BB97_195;

setp.gt.s64	%p63, %rd42, -1;
@%p63 bra BB97_365;

mov.u64 %rd770, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd771, %rd770;
sub.s64 %rd772, %rd41, %rd771;
add.s64 %rd43, %rd770, %rd772;
mov.u64 %rd1463, %rd1502;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd773, %r1, 8;
add.s64 %rd47, %rd43, %rd773;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd774, %r54, 8;
add.s64 %rd49, %rd43, %rd774;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB97_27:
mov.u64 %rd60, %rd1569;
mov.u64 %rd1504, %rd1509;
mov.u64 %rd62, %rd1504;
mov.u64 %rd1497, %rd1502;
mov.u64 %rd61, %rd1497;
mov.u64 %rd1490, %rd1493;
mov.u64 %rd63, %rd1490;
mov.u64 %rd59, %rd1463;
sub.s64 %rd775, %rd10, %rd59;
shr.u64 %rd776, %rd775, 3;
cvt.u32.u64	%r63, %rd776;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB97_51;
bra.uni BB97_28;

BB97_51:
shl.b64 %rd799, %rd46, 3;
add.s64 %rd800, %rd62, %rd799;
ld.global.u64 %rd801, [%rd800];
ld.global.u64 %rd802, [%rd800+1024];
ld.global.u64 %rd803, [%rd800+2048];
ld.global.u64 %rd804, [%rd800+3072];
ld.global.u64 %rd805, [%rd800+4096];
ld.global.u64 %rd806, [%rd800+5120];
ld.global.u64 %rd807, [%rd800+6144];
ld.global.u64 %rd808, [%rd800+7168];
ld.global.u64 %rd809, [%rd800+8192];
st.shared.u64 [%rd47], %rd801;
st.shared.u64 [%rd47+1024], %rd802;
st.shared.u64 [%rd47+2048], %rd803;
st.shared.u64 [%rd47+3072], %rd804;
st.shared.u64 [%rd47+4096], %rd805;
st.shared.u64 [%rd47+5120], %rd806;
st.shared.u64 [%rd47+6144], %rd807;
st.shared.u64 [%rd47+7168], %rd808;
st.shared.u64 [%rd47+8192], %rd809;
mov.u64 %rd1466, 1152;
bra.uni BB97_52;

BB97_28:
cvt.s64.s32	%rd1466, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB97_52;

shl.b64 %rd777, %rd1466, 3;
add.s64 %rd65, %rd61, %rd777;
mov.u64 %rd1465, %rd43;
mov.u64 %rd1464, %rd61;
mov.u64 %rd1501, %rd61;
mov.u64 %rd1508, %rd62;

BB97_30:
mov.u64 %rd71, %rd1508;
mov.u64 %rd70, %rd1501;
mov.u64 %rd68, %rd1464;
sub.s64 %rd72, %rd65, %rd68;
setp.gt.s64	%p66, %rd72, 9208;
shl.b64 %rd778, %rd46, 3;
add.s64 %rd73, %rd71, %rd778;
add.s64 %rd74, %rd1465, %rd778;
@%p66 bra BB97_49;
bra.uni BB97_31;

BB97_49:
ld.global.u64 %rd788, [%rd73];
ld.global.u64 %rd789, [%rd73+1024];
ld.global.u64 %rd790, [%rd73+2048];
ld.global.u64 %rd791, [%rd73+3072];
ld.global.u64 %rd792, [%rd73+4096];
ld.global.u64 %rd793, [%rd73+5120];
ld.global.u64 %rd794, [%rd73+6144];
ld.global.u64 %rd795, [%rd73+7168];
ld.global.u64 %rd796, [%rd73+8192];
st.shared.u64 [%rd74], %rd788;
st.shared.u64 [%rd74+1024], %rd789;
st.shared.u64 [%rd74+2048], %rd790;
st.shared.u64 [%rd74+3072], %rd791;
st.shared.u64 [%rd74+4096], %rd792;
st.shared.u64 [%rd74+5120], %rd793;
st.shared.u64 [%rd74+6144], %rd794;
st.shared.u64 [%rd74+7168], %rd795;
st.shared.u64 [%rd74+8192], %rd796;
bra.uni BB97_50;

BB97_31:
shr.s64 %rd75, %rd72, 3;
setp.ge.s64	%p67, %rd46, %rd75;
@%p67 bra BB97_33;

ld.global.u64 %rd779, [%rd73];
st.shared.u64 [%rd74], %rd779;

BB97_33:
setp.ge.s64	%p68, %rd51, %rd75;
@%p68 bra BB97_35;

ld.global.u64 %rd780, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd780;

BB97_35:
setp.ge.s64	%p69, %rd52, %rd75;
@%p69 bra BB97_37;

ld.global.u64 %rd781, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd781;

BB97_37:
setp.ge.s64	%p70, %rd53, %rd75;
@%p70 bra BB97_39;

ld.global.u64 %rd782, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd782;

BB97_39:
setp.ge.s64	%p71, %rd54, %rd75;
@%p71 bra BB97_41;

ld.global.u64 %rd783, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd783;

BB97_41:
setp.ge.s64	%p72, %rd55, %rd75;
@%p72 bra BB97_43;

ld.global.u64 %rd784, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd784;

BB97_43:
setp.ge.s64	%p73, %rd56, %rd75;
@%p73 bra BB97_45;

ld.global.u64 %rd785, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd785;

BB97_45:
setp.ge.s64	%p74, %rd57, %rd75;
@%p74 bra BB97_47;

ld.global.u64 %rd786, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd786;

BB97_47:
setp.ge.s64	%p75, %rd58, %rd75;
@%p75 bra BB97_50;

ld.global.u64 %rd787, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd787;

BB97_50:
add.s64 %rd76, %rd71, 9216;
add.s64 %rd1465, %rd1465, 9216;
add.s64 %rd1464, %rd70, 9216;
mov.u64 %rd78, %rd1464;
sub.s64 %rd797, %rd1464, %rd65;
setp.lt.s64	%p76, %rd797, 0;
mov.u64 %rd1501, %rd78;
mov.u64 %rd1508, %rd76;
@%p76 bra BB97_30;

BB97_52:
bar.sync 0;
shl.b64 %rd810, %rd1466, 3;
add.s64 %rd81, %rd41, %rd810;
and.b64 %rd811, %rd1466, 2305843009213693951;
cvt.u32.u64	%r5, %rd1466;
add.s64 %rd812, %rd811, %rd48;
cvt.u32.u64	%r65, %rd812;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB97_71;
bra.uni BB97_53;

BB97_71:
ld.shared.u64 %rd822, [%rd49];
ld.shared.u64 %rd823, [%rd49+8];
ld.shared.u64 %rd824, [%rd49+16];
ld.shared.u64 %rd825, [%rd49+24];
ld.shared.u64 %rd826, [%rd49+32];
ld.shared.u64 %rd827, [%rd49+40];
ld.shared.u64 %rd828, [%rd49+48];
ld.shared.u64 %rd829, [%rd49+56];
ld.shared.u64 %rd830, [%rd49+64];
st.local.u64 [%rd1], %rd822;
st.local.u64 [%rd1+8], %rd823;
st.local.u64 [%rd1+16], %rd824;
st.local.u64 [%rd1+24], %rd825;
st.local.u64 [%rd1+32], %rd826;
st.local.u64 [%rd1+40], %rd827;
st.local.u64 [%rd1+48], %rd828;
st.local.u64 [%rd1+56], %rd829;
st.local.u64 [%rd1+64], %rd830;
bra.uni BB97_72;

BB97_53:
mov.u64 %rd82, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1481, %rd82;
@%p78 bra BB97_55;

ld.shared.u64 %rd813, [%rd49];
st.local.u64 [%rd1], %rd813;
mov.u64 %rd1481, %rd50;

BB97_55:
mov.u64 %rd1467, %rd1481;
mov.u64 %rd1480, %rd1467;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB97_57;

ld.shared.u64 %rd814, [%rd49+8];
st.local.u64 [%rd1480], %rd814;
add.s64 %rd1480, %rd1480, 8;

BB97_57:
mov.u64 %rd1479, %rd1480;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB97_59;

ld.shared.u64 %rd815, [%rd49+16];
st.local.u64 [%rd1479], %rd815;
add.s64 %rd1479, %rd1479, 8;

BB97_59:
mov.u64 %rd1478, %rd1479;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB97_61;

ld.shared.u64 %rd816, [%rd49+24];
st.local.u64 [%rd1478], %rd816;
add.s64 %rd1478, %rd1478, 8;

BB97_61:
mov.u64 %rd1477, %rd1478;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB97_63;

ld.shared.u64 %rd817, [%rd49+32];
st.local.u64 [%rd1477], %rd817;
add.s64 %rd1477, %rd1477, 8;

BB97_63:
mov.u64 %rd1476, %rd1477;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB97_65;

ld.shared.u64 %rd818, [%rd49+40];
st.local.u64 [%rd1476], %rd818;
add.s64 %rd1476, %rd1476, 8;

BB97_65:
mov.u64 %rd1475, %rd1476;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB97_67;

ld.shared.u64 %rd819, [%rd49+48];
st.local.u64 [%rd1475], %rd819;
add.s64 %rd1475, %rd1475, 8;

BB97_67:
mov.u64 %rd1474, %rd1475;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB97_69;

ld.shared.u64 %rd820, [%rd49+56];
st.local.u64 [%rd1474], %rd820;
add.s64 %rd1474, %rd1474, 8;

BB97_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB97_72;

ld.shared.u64 %rd821, [%rd49+64];
st.local.u64 [%rd1474], %rd821;

BB97_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB97_89;

ld.local.u64 %rd1484, [%rd1];
mul.wide.u32 %rd832, %r7, 8;
add.s64 %rd833, %rd832, 34359738360;
shr.u64 %rd834, %rd833, 3;
cvt.u32.u64	%r8, %rd834;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB97_75;

ld.local.u64 %rd835, [%rd1+8];
add.s64 %rd1484, %rd835, %rd1484;

BB97_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB97_77;

ld.local.u64 %rd836, [%rd1+16];
add.s64 %rd1484, %rd836, %rd1484;

BB97_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB97_79;

ld.local.u64 %rd837, [%rd1+24];
add.s64 %rd1484, %rd837, %rd1484;

BB97_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB97_81;

ld.local.u64 %rd838, [%rd1+32];
add.s64 %rd1484, %rd838, %rd1484;

BB97_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB97_83;

ld.local.u64 %rd839, [%rd1+40];
add.s64 %rd1484, %rd839, %rd1484;

BB97_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB97_85;

ld.local.u64 %rd840, [%rd1+48];
add.s64 %rd1484, %rd840, %rd1484;

BB97_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB97_87;

ld.local.u64 %rd841, [%rd1+56];
add.s64 %rd1484, %rd841, %rd1484;

BB97_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB97_89;

ld.local.u64 %rd842, [%rd1+64];
add.s64 %rd1484, %rd842, %rd1484;

BB97_89:
bar.sync 0;
@%p87 bra BB97_91;

st.shared.u64 [%rd47], %rd1484;

BB97_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB97_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB97_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB97_131;
bra.uni BB97_94;

BB97_131:
@%p42 bra BB97_133;

ld.shared.u64 %rd854, [%rd43];
add.s64 %rd855, %rd854, %rd60;
st.shared.u64 [%rd43], %rd855;

BB97_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1483, [%rd47];
bar.sync 0;
@%p10 bra BB97_135;

ld.shared.u64 %rd856, [%rd47+-8];
add.s64 %rd1483, %rd856, %rd1483;

BB97_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB97_137;

ld.shared.u64 %rd857, [%rd47+-16];
add.s64 %rd1483, %rd857, %rd1483;

BB97_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB97_139;

ld.shared.u64 %rd858, [%rd47+-32];
add.s64 %rd1483, %rd858, %rd1483;

BB97_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB97_141;

ld.shared.u64 %rd859, [%rd47+-64];
add.s64 %rd1483, %rd859, %rd1483;

BB97_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB97_143;

ld.shared.u64 %rd860, [%rd47+-128];
add.s64 %rd1483, %rd860, %rd1483;

BB97_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB97_145;

ld.shared.u64 %rd861, [%rd47+-256];
add.s64 %rd1483, %rd861, %rd1483;

BB97_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB97_147;

ld.shared.u64 %rd862, [%rd47+-512];
add.s64 %rd1483, %rd862, %rd1483;

BB97_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
ld.shared.u64 %rd1570, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1560, %rd60;
@%p134 bra BB97_149;

ld.shared.u64 %rd1560, [%rd47+-8];

BB97_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1560;
bar.sync 0;
bra.uni BB97_150;

BB97_94:
@%p42 bra BB97_96;

ld.shared.u64 %rd843, [%rd43];
add.s64 %rd844, %rd843, %rd60;
st.shared.u64 [%rd43], %rd844;

BB97_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1568, %rd60;
@%p100 bra BB97_98;

ld.shared.u64 %rd116, [%rd47];
mov.u64 %rd1568, %rd116;

BB97_98:
mov.u64 %rd1533, %rd1568;
mov.u64 %rd1567, %rd1533;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB97_100;
bra.uni BB97_99;

BB97_99:
ld.shared.u64 %rd845, [%rd47+-8];
add.s64 %rd1567, %rd845, %rd1567;

BB97_100:
mov.u64 %rd1566, %rd1567;
bar.sync 0;
@%p100 bra BB97_102;

st.shared.u64 [%rd47], %rd1566;

BB97_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB97_104;
bra.uni BB97_103;

BB97_103:
ld.shared.u64 %rd846, [%rd47+-16];
add.s64 %rd1566, %rd846, %rd1566;

BB97_104:
mov.u64 %rd1565, %rd1566;
bar.sync 0;
@%p100 bra BB97_106;

st.shared.u64 [%rd47], %rd1565;

BB97_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB97_108;
bra.uni BB97_107;

BB97_107:
ld.shared.u64 %rd847, [%rd47+-32];
add.s64 %rd1565, %rd847, %rd1565;

BB97_108:
mov.u64 %rd1564, %rd1565;
bar.sync 0;
@%p100 bra BB97_110;

st.shared.u64 [%rd47], %rd1564;

BB97_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB97_112;
bra.uni BB97_111;

BB97_111:
ld.shared.u64 %rd848, [%rd47+-64];
add.s64 %rd1564, %rd848, %rd1564;

BB97_112:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p100 bra BB97_114;

st.shared.u64 [%rd47], %rd1563;

BB97_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB97_116;
bra.uni BB97_115;

BB97_115:
ld.shared.u64 %rd849, [%rd47+-128];
add.s64 %rd1563, %rd849, %rd1563;

BB97_116:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p100 bra BB97_118;

st.shared.u64 [%rd47], %rd1562;

BB97_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB97_120;
bra.uni BB97_119;

BB97_119:
ld.shared.u64 %rd850, [%rd47+-256];
add.s64 %rd1562, %rd850, %rd1562;

BB97_120:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p100 bra BB97_122;

st.shared.u64 [%rd47], %rd1561;

BB97_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB97_124;
bra.uni BB97_123;

BB97_123:
ld.shared.u64 %rd851, [%rd47+-512];
add.s64 %rd1561, %rd851, %rd1561;

BB97_124:
bar.sync 0;
@%p100 bra BB97_126;

st.shared.u64 [%rd47], %rd1561;

BB97_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd852, %r78, 8;
add.s64 %rd853, %rd43, %rd852;
ld.shared.u64 %rd1570, [%rd853];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1482, %rd60, %rd1561, %p9;
@%p125 bra BB97_128;

ld.shared.u64 %rd1482, [%rd47+-8];

BB97_128:
bar.sync 0;
@%p100 bra BB97_130;

st.shared.u64 [%rd47], %rd1482;

BB97_130:
bar.sync 0;

BB97_150:
mov.u64 %rd1569, %rd1570;
@%p87 bra BB97_152;

ld.shared.u64 %rd1484, [%rd47];

BB97_152:
bar.sync 0;
mul.wide.s32 %rd863, %r7, 8;
add.s64 %rd157, %rd1, %rd863;
setp.ge.u64	%p136, %rd1, %rd157;
@%p136 bra BB97_154;

ld.local.u64 %rd864, [%rd1];
add.s64 %rd1484, %rd864, %rd1484;
st.shared.u64 [%rd49], %rd1484;

BB97_154:
setp.ge.u64	%p137, %rd50, %rd157;
@%p137 bra BB97_156;

ld.local.u64 %rd865, [%rd1+8];
add.s64 %rd1484, %rd865, %rd1484;
st.shared.u64 [%rd49+8], %rd1484;

BB97_156:
add.s64 %rd866, %rd50, 8;
setp.ge.u64	%p138, %rd866, %rd157;
@%p138 bra BB97_158;

ld.local.u64 %rd867, [%rd1+16];
add.s64 %rd1484, %rd867, %rd1484;
st.shared.u64 [%rd49+16], %rd1484;

BB97_158:
add.s64 %rd868, %rd50, 16;
setp.ge.u64	%p139, %rd868, %rd157;
@%p139 bra BB97_160;

ld.local.u64 %rd869, [%rd1+24];
add.s64 %rd1484, %rd869, %rd1484;
st.shared.u64 [%rd49+24], %rd1484;

BB97_160:
add.s64 %rd870, %rd50, 24;
setp.ge.u64	%p140, %rd870, %rd157;
@%p140 bra BB97_162;

ld.local.u64 %rd871, [%rd1+32];
add.s64 %rd1484, %rd871, %rd1484;
st.shared.u64 [%rd49+32], %rd1484;

BB97_162:
add.s64 %rd872, %rd50, 32;
setp.ge.u64	%p141, %rd872, %rd157;
@%p141 bra BB97_164;

ld.local.u64 %rd873, [%rd1+40];
add.s64 %rd1484, %rd873, %rd1484;
st.shared.u64 [%rd49+40], %rd1484;

BB97_164:
add.s64 %rd874, %rd50, 40;
setp.ge.u64	%p142, %rd874, %rd157;
@%p142 bra BB97_166;

ld.local.u64 %rd875, [%rd1+48];
add.s64 %rd1484, %rd875, %rd1484;
st.shared.u64 [%rd49+48], %rd1484;

BB97_166:
add.s64 %rd876, %rd50, 48;
setp.ge.u64	%p143, %rd876, %rd157;
@%p143 bra BB97_168;

ld.local.u64 %rd877, [%rd1+56];
add.s64 %rd1484, %rd877, %rd1484;
st.shared.u64 [%rd49+56], %rd1484;

BB97_168:
add.s64 %rd878, %rd50, 56;
setp.ge.u64	%p144, %rd878, %rd157;
@%p144 bra BB97_170;

ld.local.u64 %rd879, [%rd1+64];
add.s64 %rd880, %rd879, %rd1484;
st.shared.u64 [%rd49+64], %rd880;

BB97_170:
bar.sync 0;
@%p64 bra BB97_193;
bra.uni BB97_171;

BB97_193:
shl.b64 %rd901, %rd46, 3;
add.s64 %rd902, %rd63, %rd901;
ld.shared.u64 %rd903, [%rd47];
ld.shared.u64 %rd904, [%rd47+1024];
ld.shared.u64 %rd905, [%rd47+2048];
ld.shared.u64 %rd906, [%rd47+3072];
ld.shared.u64 %rd907, [%rd47+4096];
ld.shared.u64 %rd908, [%rd47+5120];
ld.shared.u64 %rd909, [%rd47+6144];
ld.shared.u64 %rd910, [%rd47+7168];
ld.shared.u64 %rd911, [%rd47+8192];
st.global.u64 [%rd902], %rd903;
st.global.u64 [%rd902+1024], %rd904;
st.global.u64 [%rd902+2048], %rd905;
st.global.u64 [%rd902+3072], %rd906;
st.global.u64 [%rd902+4096], %rd907;
st.global.u64 [%rd902+5120], %rd908;
st.global.u64 [%rd902+6144], %rd909;
st.global.u64 [%rd902+7168], %rd910;
st.global.u64 [%rd902+8192], %rd911;
bra.uni BB97_194;

BB97_171:
add.s64 %rd174, %rd43, %rd810;
mov.u64 %rd1486, %rd41;
mov.u64 %rd1485, %rd43;
setp.ge.u64	%p145, %rd43, %rd174;
mov.u64 %rd1492, %rd63;
@%p145 bra BB97_194;

BB97_172:
mov.u64 %rd179, %rd1492;
sub.s64 %rd180, %rd81, %rd1486;
setp.gt.s64	%p146, %rd180, 9208;
shl.b64 %rd882, %rd46, 3;
add.s64 %rd181, %rd1485, %rd882;
add.s64 %rd182, %rd179, %rd882;
@%p146 bra BB97_191;
bra.uni BB97_173;

BB97_191:
ld.shared.u64 %rd892, [%rd181];
ld.shared.u64 %rd893, [%rd181+1024];
ld.shared.u64 %rd894, [%rd181+2048];
ld.shared.u64 %rd895, [%rd181+3072];
ld.shared.u64 %rd896, [%rd181+4096];
ld.shared.u64 %rd897, [%rd181+5120];
ld.shared.u64 %rd898, [%rd181+6144];
ld.shared.u64 %rd899, [%rd181+7168];
ld.shared.u64 %rd900, [%rd181+8192];
st.global.u64 [%rd182], %rd892;
st.global.u64 [%rd182+1024], %rd893;
st.global.u64 [%rd182+2048], %rd894;
st.global.u64 [%rd182+3072], %rd895;
st.global.u64 [%rd182+4096], %rd896;
st.global.u64 [%rd182+5120], %rd897;
st.global.u64 [%rd182+6144], %rd898;
st.global.u64 [%rd182+7168], %rd899;
st.global.u64 [%rd182+8192], %rd900;
bra.uni BB97_192;

BB97_173:
shr.s64 %rd183, %rd180, 3;
setp.ge.s64	%p147, %rd46, %rd183;
@%p147 bra BB97_175;

ld.shared.u64 %rd883, [%rd181];
st.global.u64 [%rd182], %rd883;

BB97_175:
setp.ge.s64	%p148, %rd51, %rd183;
@%p148 bra BB97_177;

ld.shared.u64 %rd884, [%rd181+1024];
st.global.u64 [%rd182+1024], %rd884;

BB97_177:
setp.ge.s64	%p149, %rd52, %rd183;
@%p149 bra BB97_179;

ld.shared.u64 %rd885, [%rd181+2048];
st.global.u64 [%rd182+2048], %rd885;

BB97_179:
setp.ge.s64	%p150, %rd53, %rd183;
@%p150 bra BB97_181;

ld.shared.u64 %rd886, [%rd181+3072];
st.global.u64 [%rd182+3072], %rd886;

BB97_181:
setp.ge.s64	%p151, %rd54, %rd183;
@%p151 bra BB97_183;

ld.shared.u64 %rd887, [%rd181+4096];
st.global.u64 [%rd182+4096], %rd887;

BB97_183:
setp.ge.s64	%p152, %rd55, %rd183;
@%p152 bra BB97_185;

ld.shared.u64 %rd888, [%rd181+5120];
st.global.u64 [%rd182+5120], %rd888;

BB97_185:
setp.ge.s64	%p153, %rd56, %rd183;
@%p153 bra BB97_187;

ld.shared.u64 %rd889, [%rd181+6144];
st.global.u64 [%rd182+6144], %rd889;

BB97_187:
setp.ge.s64	%p154, %rd57, %rd183;
@%p154 bra BB97_189;

ld.shared.u64 %rd890, [%rd181+7168];
st.global.u64 [%rd182+7168], %rd890;

BB97_189:
setp.ge.s64	%p155, %rd58, %rd183;
@%p155 bra BB97_192;

ld.shared.u64 %rd891, [%rd181+8192];
st.global.u64 [%rd182+8192], %rd891;

BB97_192:
add.s64 %rd1485, %rd1485, 9216;
add.s64 %rd1486, %rd1486, 9216;
add.s64 %rd186, %rd179, 9216;
setp.lt.u64	%p156, %rd1485, %rd174;
mov.u64 %rd1492, %rd186;
@%p156 bra BB97_172;

BB97_194:
bar.sync 0;
add.s64 %rd1509, %rd62, 9216;
add.s64 %rd1493, %rd63, 9216;
add.s64 %rd1463, %rd61, 9216;
mov.u64 %rd1502, %rd1463;
sub.s64 %rd912, %rd1463, %rd10;
setp.lt.s64	%p157, %rd912, 0;
@%p157 bra BB97_27;
bra.uni BB97_365;

BB97_195:
setp.gt.s64	%p158, %rd42, -1;
@%p158 bra BB97_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1488, %rd1502;
cvt.s64.s32	%rd193, %r1;
mul.wide.s32 %rd206, %r1, 8;
add.s64 %rd194, %rd41, %rd206;
mul.wide.s32 %rd195, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd914, %r79, 8;
add.s64 %rd196, %rd41, %rd914;
add.s64 %rd197, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd198, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd199, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd200, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd201, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd202, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd203, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd204, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd205, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd915, %r89;
mul.lo.s64 %rd916, %rd706, %rd915;
add.s64 %rd917, %rd8, %rd916;
mul.lo.s64 %rd918, %rd707, %rd917;
add.s64 %rd207, %rd918, %rd193;
mov.u64 %rd1487, 0;
mov.u64 %rd1491, %rd1493;
mov.u64 %rd1500, %rd1502;
mov.u64 %rd1507, %rd1509;
mov.u64 %rd1558, %rd1569;

BB97_197:
mov.u64 %rd210, %rd1558;
mov.u64 %rd1505, %rd1507;
mov.u64 %rd212, %rd1505;
mov.u64 %rd1498, %rd1500;
mov.u64 %rd211, %rd1498;
mov.u64 %rd209, %rd1488;
sub.s64 %rd919, %rd10, %rd209;
shr.u64 %rd920, %rd919, 3;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB97_221;
bra.uni BB97_198;

BB97_221:
shl.b64 %rd943, %rd193, 3;
add.s64 %rd944, %rd212, %rd943;
ld.global.u64 %rd945, [%rd944];
st.u64 [%rd194], %rd945;
ld.global.u64 %rd946, [%rd944+1024];
st.u64 [%rd194+1024], %rd946;
ld.global.u64 %rd947, [%rd944+2048];
st.u64 [%rd194+2048], %rd947;
ld.global.u64 %rd948, [%rd944+3072];
st.u64 [%rd194+3072], %rd948;
ld.global.u64 %rd949, [%rd944+4096];
st.u64 [%rd194+4096], %rd949;
ld.global.u64 %rd950, [%rd944+5120];
st.u64 [%rd194+5120], %rd950;
ld.global.u64 %rd951, [%rd944+6144];
st.u64 [%rd194+6144], %rd951;
ld.global.u64 %rd952, [%rd944+7168];
st.u64 [%rd194+7168], %rd952;
ld.global.u64 %rd953, [%rd944+8192];
st.u64 [%rd194+8192], %rd953;
mov.u64 %rd1510, 1152;
bra.uni BB97_222;

BB97_198:
cvt.s64.s32	%rd1510, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB97_222;

shl.b64 %rd921, %rd1510, 3;
add.s64 %rd215, %rd211, %rd921;
mov.u64 %rd1495, %rd41;
mov.u64 %rd1494, %rd211;
mov.u64 %rd1499, %rd211;
mov.u64 %rd1506, %rd212;

BB97_200:
mov.u64 %rd221, %rd1506;
mov.u64 %rd220, %rd1499;
mov.u64 %rd218, %rd1494;
sub.s64 %rd222, %rd215, %rd218;
setp.gt.s64	%p161, %rd222, 9208;
shl.b64 %rd922, %rd193, 3;
add.s64 %rd223, %rd221, %rd922;
add.s64 %rd224, %rd1495, %rd922;
@%p161 bra BB97_219;
bra.uni BB97_201;

BB97_219:
ld.global.u64 %rd932, [%rd223];
st.u64 [%rd224], %rd932;
ld.global.u64 %rd933, [%rd223+1024];
st.u64 [%rd224+1024], %rd933;
ld.global.u64 %rd934, [%rd223+2048];
st.u64 [%rd224+2048], %rd934;
ld.global.u64 %rd935, [%rd223+3072];
st.u64 [%rd224+3072], %rd935;
ld.global.u64 %rd936, [%rd223+4096];
st.u64 [%rd224+4096], %rd936;
ld.global.u64 %rd937, [%rd223+5120];
st.u64 [%rd224+5120], %rd937;
ld.global.u64 %rd938, [%rd223+6144];
st.u64 [%rd224+6144], %rd938;
ld.global.u64 %rd939, [%rd223+7168];
st.u64 [%rd224+7168], %rd939;
ld.global.u64 %rd940, [%rd223+8192];
st.u64 [%rd224+8192], %rd940;
bra.uni BB97_220;

BB97_201:
shr.s64 %rd225, %rd222, 3;
setp.ge.s64	%p162, %rd193, %rd225;
@%p162 bra BB97_203;

ld.global.u64 %rd923, [%rd223];
st.u64 [%rd224], %rd923;

BB97_203:
setp.ge.s64	%p163, %rd198, %rd225;
@%p163 bra BB97_205;

ld.global.u64 %rd924, [%rd223+1024];
st.u64 [%rd224+1024], %rd924;

BB97_205:
setp.ge.s64	%p164, %rd199, %rd225;
@%p164 bra BB97_207;

ld.global.u64 %rd925, [%rd223+2048];
st.u64 [%rd224+2048], %rd925;

BB97_207:
setp.ge.s64	%p165, %rd200, %rd225;
@%p165 bra BB97_209;

ld.global.u64 %rd926, [%rd223+3072];
st.u64 [%rd224+3072], %rd926;

BB97_209:
setp.ge.s64	%p166, %rd201, %rd225;
@%p166 bra BB97_211;

ld.global.u64 %rd927, [%rd223+4096];
st.u64 [%rd224+4096], %rd927;

BB97_211:
setp.ge.s64	%p167, %rd202, %rd225;
@%p167 bra BB97_213;

ld.global.u64 %rd928, [%rd223+5120];
st.u64 [%rd224+5120], %rd928;

BB97_213:
setp.ge.s64	%p168, %rd203, %rd225;
@%p168 bra BB97_215;

ld.global.u64 %rd929, [%rd223+6144];
st.u64 [%rd224+6144], %rd929;

BB97_215:
setp.ge.s64	%p169, %rd204, %rd225;
@%p169 bra BB97_217;

ld.global.u64 %rd930, [%rd223+7168];
st.u64 [%rd224+7168], %rd930;

BB97_217:
setp.ge.s64	%p170, %rd205, %rd225;
@%p170 bra BB97_220;

ld.global.u64 %rd931, [%rd223+8192];
st.u64 [%rd224+8192], %rd931;

BB97_220:
add.s64 %rd226, %rd221, 9216;
add.s64 %rd1495, %rd1495, 9216;
add.s64 %rd1494, %rd220, 9216;
mov.u64 %rd228, %rd1494;
sub.s64 %rd941, %rd1494, %rd215;
setp.lt.s64	%p171, %rd941, 0;
mov.u64 %rd1499, %rd228;
mov.u64 %rd1506, %rd226;
@%p171 bra BB97_200;

BB97_222:
bar.sync 0;
shl.b64 %rd954, %rd1510, 3;
add.s64 %rd231, %rd41, %rd954;
and.b64 %rd955, %rd1510, 2305843009213693951;
cvt.u32.u64	%r13, %rd1510;
add.s64 %rd956, %rd955, %rd195;
cvt.u32.u64	%r92, %rd956;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB97_241;
bra.uni BB97_223;

BB97_241:
ld.u64 %rd966, [%rd196];
st.local.u64 [%rd1], %rd966;
ld.u64 %rd967, [%rd196+8];
st.local.u64 [%rd1+8], %rd967;
ld.u64 %rd968, [%rd196+16];
st.local.u64 [%rd1+16], %rd968;
ld.u64 %rd969, [%rd196+24];
st.local.u64 [%rd1+24], %rd969;
ld.u64 %rd970, [%rd196+32];
st.local.u64 [%rd1+32], %rd970;
ld.u64 %rd971, [%rd196+40];
st.local.u64 [%rd1+40], %rd971;
ld.u64 %rd972, [%rd196+48];
st.local.u64 [%rd1+48], %rd972;
ld.u64 %rd973, [%rd196+56];
st.local.u64 [%rd1+56], %rd973;
ld.u64 %rd974, [%rd196+64];
st.local.u64 [%rd1+64], %rd974;
bra.uni BB97_242;

BB97_223:
mov.u64 %rd232, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1525, %rd232;
@%p173 bra BB97_225;

ld.u64 %rd957, [%rd196];
st.local.u64 [%rd1], %rd957;
mov.u64 %rd1525, %rd197;

BB97_225:
mov.u64 %rd1511, %rd1525;
mov.u64 %rd1524, %rd1511;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB97_227;

ld.u64 %rd958, [%rd196+8];
st.local.u64 [%rd1524], %rd958;
add.s64 %rd1524, %rd1524, 8;

BB97_227:
mov.u64 %rd1523, %rd1524;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB97_229;

ld.u64 %rd959, [%rd196+16];
st.local.u64 [%rd1523], %rd959;
add.s64 %rd1523, %rd1523, 8;

BB97_229:
mov.u64 %rd1522, %rd1523;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB97_231;

ld.u64 %rd960, [%rd196+24];
st.local.u64 [%rd1522], %rd960;
add.s64 %rd1522, %rd1522, 8;

BB97_231:
mov.u64 %rd1521, %rd1522;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB97_233;

ld.u64 %rd961, [%rd196+32];
st.local.u64 [%rd1521], %rd961;
add.s64 %rd1521, %rd1521, 8;

BB97_233:
mov.u64 %rd1520, %rd1521;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB97_235;

ld.u64 %rd962, [%rd196+40];
st.local.u64 [%rd1520], %rd962;
add.s64 %rd1520, %rd1520, 8;

BB97_235:
mov.u64 %rd1519, %rd1520;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB97_237;

ld.u64 %rd963, [%rd196+48];
st.local.u64 [%rd1519], %rd963;
add.s64 %rd1519, %rd1519, 8;

BB97_237:
mov.u64 %rd1518, %rd1519;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB97_239;

ld.u64 %rd964, [%rd196+56];
st.local.u64 [%rd1518], %rd964;
add.s64 %rd1518, %rd1518, 8;

BB97_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB97_242;

ld.u64 %rd965, [%rd196+64];
st.local.u64 [%rd1518], %rd965;

BB97_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB97_259;

ld.local.u64 %rd1571, [%rd1];
mul.wide.u32 %rd976, %r15, 8;
add.s64 %rd977, %rd976, 34359738360;
shr.u64 %rd978, %rd977, 3;
cvt.u32.u64	%r16, %rd978;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB97_245;

ld.local.u64 %rd979, [%rd1+8];
add.s64 %rd1571, %rd979, %rd1571;

BB97_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB97_247;

ld.local.u64 %rd980, [%rd1+16];
add.s64 %rd1571, %rd980, %rd1571;

BB97_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB97_249;

ld.local.u64 %rd981, [%rd1+24];
add.s64 %rd1571, %rd981, %rd1571;

BB97_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB97_251;

ld.local.u64 %rd982, [%rd1+32];
add.s64 %rd1571, %rd982, %rd1571;

BB97_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB97_253;

ld.local.u64 %rd983, [%rd1+40];
add.s64 %rd1571, %rd983, %rd1571;

BB97_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB97_255;

ld.local.u64 %rd984, [%rd1+48];
add.s64 %rd1571, %rd984, %rd1571;

BB97_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB97_257;

ld.local.u64 %rd985, [%rd1+56];
add.s64 %rd1571, %rd985, %rd1571;

BB97_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB97_259;

ld.local.u64 %rd986, [%rd1+64];
add.s64 %rd1571, %rd986, %rd1571;

BB97_259:
bar.sync 0;
@%p182 bra BB97_261;

st.u64 [%rd194], %rd1571;

BB97_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB97_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB97_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB97_301;
bra.uni BB97_264;

BB97_301:
@%p42 bra BB97_303;

ld.u64 %rd998, [%rd41];
add.s64 %rd999, %rd998, %rd210;
st.u64 [%rd41], %rd999;

BB97_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1527, [%rd194];
bar.sync 0;
@%p19 bra BB97_305;

ld.u64 %rd1000, [%rd194+-8];
add.s64 %rd1527, %rd1000, %rd1527;

BB97_305:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB97_307;

ld.u64 %rd1001, [%rd194+-16];
add.s64 %rd1527, %rd1001, %rd1527;

BB97_307:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB97_309;

ld.u64 %rd1002, [%rd194+-32];
add.s64 %rd1527, %rd1002, %rd1527;

BB97_309:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB97_311;

ld.u64 %rd1003, [%rd194+-64];
add.s64 %rd1527, %rd1003, %rd1527;

BB97_311:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB97_313;

ld.u64 %rd1004, [%rd194+-128];
add.s64 %rd1527, %rd1004, %rd1527;

BB97_313:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB97_315;

ld.u64 %rd1005, [%rd194+-256];
add.s64 %rd1527, %rd1005, %rd1527;

BB97_315:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB97_317;

ld.u64 %rd1006, [%rd194+-512];
add.s64 %rd1527, %rd1006, %rd1527;

BB97_317:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
ld.u64 %rd1559, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1549, %rd210;
@%p229 bra BB97_319;

ld.u64 %rd1549, [%rd194+-8];

BB97_319:
bar.sync 0;
st.u64 [%rd194], %rd1549;
bar.sync 0;
bra.uni BB97_320;

BB97_264:
@%p42 bra BB97_266;

ld.u64 %rd987, [%rd41];
add.s64 %rd988, %rd987, %rd210;
st.u64 [%rd41], %rd988;

BB97_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1557, %rd210;
@%p195 bra BB97_268;

ld.u64 %rd266, [%rd194];
mov.u64 %rd1557, %rd266;

BB97_268:
mov.u64 %rd1542, %rd1557;
mov.u64 %rd1556, %rd1542;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB97_270;
bra.uni BB97_269;

BB97_269:
ld.u64 %rd989, [%rd194+-8];
add.s64 %rd1556, %rd989, %rd1556;

BB97_270:
mov.u64 %rd1555, %rd1556;
bar.sync 0;
@%p195 bra BB97_272;

st.u64 [%rd194], %rd1555;

BB97_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB97_274;
bra.uni BB97_273;

BB97_273:
ld.u64 %rd990, [%rd194+-16];
add.s64 %rd1555, %rd990, %rd1555;

BB97_274:
mov.u64 %rd1554, %rd1555;
bar.sync 0;
@%p195 bra BB97_276;

st.u64 [%rd194], %rd1554;

BB97_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB97_278;
bra.uni BB97_277;

BB97_277:
ld.u64 %rd991, [%rd194+-32];
add.s64 %rd1554, %rd991, %rd1554;

BB97_278:
mov.u64 %rd1553, %rd1554;
bar.sync 0;
@%p195 bra BB97_280;

st.u64 [%rd194], %rd1553;

BB97_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB97_282;
bra.uni BB97_281;

BB97_281:
ld.u64 %rd992, [%rd194+-64];
add.s64 %rd1553, %rd992, %rd1553;

BB97_282:
mov.u64 %rd1552, %rd1553;
bar.sync 0;
@%p195 bra BB97_284;

st.u64 [%rd194], %rd1552;

BB97_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB97_286;
bra.uni BB97_285;

BB97_285:
ld.u64 %rd993, [%rd194+-128];
add.s64 %rd1552, %rd993, %rd1552;

BB97_286:
mov.u64 %rd1551, %rd1552;
bar.sync 0;
@%p195 bra BB97_288;

st.u64 [%rd194], %rd1551;

BB97_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB97_290;
bra.uni BB97_289;

BB97_289:
ld.u64 %rd994, [%rd194+-256];
add.s64 %rd1551, %rd994, %rd1551;

BB97_290:
mov.u64 %rd1550, %rd1551;
bar.sync 0;
@%p195 bra BB97_292;

st.u64 [%rd194], %rd1550;

BB97_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB97_294;
bra.uni BB97_293;

BB97_293:
ld.u64 %rd995, [%rd194+-512];
add.s64 %rd1550, %rd995, %rd1550;

BB97_294:
bar.sync 0;
@%p195 bra BB97_296;

st.u64 [%rd194], %rd1550;

BB97_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd996, %r105, 8;
add.s64 %rd997, %rd41, %rd996;
ld.u64 %rd1559, [%rd997];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1526, %rd210, %rd1550, %p18;
@%p220 bra BB97_298;

ld.u64 %rd1526, [%rd194+-8];

BB97_298:
bar.sync 0;
@%p195 bra BB97_300;

st.u64 [%rd194], %rd1526;

BB97_300:
bar.sync 0;

BB97_320:
mov.u64 %rd1558, %rd1559;
@%p182 bra BB97_322;

ld.u64 %rd1571, [%rd194];

BB97_322:
bar.sync 0;
mul.wide.s32 %rd1007, %r15, 8;
add.s64 %rd307, %rd1, %rd1007;
setp.ge.u64	%p231, %rd1, %rd307;
@%p231 bra BB97_324;

ld.local.u64 %rd1008, [%rd1];
add.s64 %rd1571, %rd1008, %rd1571;
st.u64 [%rd196], %rd1571;

BB97_324:
setp.ge.u64	%p232, %rd197, %rd307;
@%p232 bra BB97_326;

ld.local.u64 %rd1009, [%rd1+8];
add.s64 %rd1571, %rd1009, %rd1571;
st.u64 [%rd196+8], %rd1571;

BB97_326:
add.s64 %rd1010, %rd197, 8;
setp.ge.u64	%p233, %rd1010, %rd307;
@%p233 bra BB97_328;

ld.local.u64 %rd1011, [%rd1+16];
add.s64 %rd1571, %rd1011, %rd1571;
st.u64 [%rd196+16], %rd1571;

BB97_328:
add.s64 %rd1012, %rd197, 16;
setp.ge.u64	%p234, %rd1012, %rd307;
@%p234 bra BB97_330;

ld.local.u64 %rd1013, [%rd1+24];
add.s64 %rd1571, %rd1013, %rd1571;
st.u64 [%rd196+24], %rd1571;

BB97_330:
add.s64 %rd1014, %rd197, 24;
setp.ge.u64	%p235, %rd1014, %rd307;
@%p235 bra BB97_332;

ld.local.u64 %rd1015, [%rd1+32];
add.s64 %rd1571, %rd1015, %rd1571;
st.u64 [%rd196+32], %rd1571;

BB97_332:
add.s64 %rd1016, %rd197, 32;
setp.ge.u64	%p236, %rd1016, %rd307;
@%p236 bra BB97_334;

ld.local.u64 %rd1017, [%rd1+40];
add.s64 %rd1571, %rd1017, %rd1571;
st.u64 [%rd196+40], %rd1571;

BB97_334:
add.s64 %rd1018, %rd197, 40;
setp.ge.u64	%p237, %rd1018, %rd307;
@%p237 bra BB97_336;

ld.local.u64 %rd1019, [%rd1+48];
add.s64 %rd1571, %rd1019, %rd1571;
st.u64 [%rd196+48], %rd1571;

BB97_336:
add.s64 %rd1020, %rd197, 48;
setp.ge.u64	%p238, %rd1020, %rd307;
@%p238 bra BB97_338;

ld.local.u64 %rd1021, [%rd1+56];
add.s64 %rd1571, %rd1021, %rd1571;
st.u64 [%rd196+56], %rd1571;

BB97_338:
add.s64 %rd1022, %rd197, 56;
setp.ge.u64	%p239, %rd1022, %rd307;
@%p239 bra BB97_340;

ld.local.u64 %rd1023, [%rd1+64];
add.s64 %rd1024, %rd1023, %rd1571;
st.u64 [%rd196+64], %rd1024;

BB97_340:
bar.sync 0;
@%p159 bra BB97_363;
bra.uni BB97_341;

BB97_363:
shl.b64 %rd1045, %rd193, 3;
add.s64 %rd1046, %rd1491, %rd1045;
ld.u64 %rd1047, [%rd194];
st.global.u64 [%rd1046], %rd1047;
ld.u64 %rd1048, [%rd194+1024];
st.global.u64 [%rd1046+1024], %rd1048;
ld.u64 %rd1049, [%rd194+2048];
st.global.u64 [%rd1046+2048], %rd1049;
ld.u64 %rd1050, [%rd194+3072];
st.global.u64 [%rd1046+3072], %rd1050;
ld.u64 %rd1051, [%rd194+4096];
st.global.u64 [%rd1046+4096], %rd1051;
ld.u64 %rd1052, [%rd194+5120];
st.global.u64 [%rd1046+5120], %rd1052;
ld.u64 %rd1053, [%rd194+6144];
st.global.u64 [%rd1046+6144], %rd1053;
ld.u64 %rd1054, [%rd194+7168];
st.global.u64 [%rd1046+7168], %rd1054;
ld.u64 %rd1055, [%rd194+8192];
st.global.u64 [%rd1046+8192], %rd1055;
bra.uni BB97_364;

BB97_341:
add.s64 %rd1025, %rd207, %rd1487;
shl.b64 %rd1026, %rd1025, 3;
add.s64 %rd1572, %rd2, %rd1026;
mov.u64 %rd1573, %rd41;
setp.ge.u64	%p240, %rd41, %rd231;
@%p240 bra BB97_364;

BB97_342:
sub.s64 %rd328, %rd231, %rd1573;
setp.gt.s64	%p241, %rd328, 9208;
add.s64 %rd329, %rd1573, %rd206;
@%p241 bra BB97_361;
bra.uni BB97_343;

BB97_361:
ld.u64 %rd1036, [%rd329];
st.global.u64 [%rd1572], %rd1036;
ld.u64 %rd1037, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1037;
ld.u64 %rd1038, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1038;
ld.u64 %rd1039, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1039;
ld.u64 %rd1040, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1040;
ld.u64 %rd1041, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1041;
ld.u64 %rd1042, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1042;
ld.u64 %rd1043, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1043;
ld.u64 %rd1044, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1044;
bra.uni BB97_362;

BB97_343:
shr.s64 %rd330, %rd328, 3;
setp.ge.s64	%p242, %rd193, %rd330;
@%p242 bra BB97_345;

ld.u64 %rd1027, [%rd329];
st.global.u64 [%rd1572], %rd1027;

BB97_345:
setp.ge.s64	%p243, %rd198, %rd330;
@%p243 bra BB97_347;

ld.u64 %rd1028, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1028;

BB97_347:
setp.ge.s64	%p244, %rd199, %rd330;
@%p244 bra BB97_349;

ld.u64 %rd1029, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1029;

BB97_349:
setp.ge.s64	%p245, %rd200, %rd330;
@%p245 bra BB97_351;

ld.u64 %rd1030, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1030;

BB97_351:
setp.ge.s64	%p246, %rd201, %rd330;
@%p246 bra BB97_353;

ld.u64 %rd1031, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1031;

BB97_353:
setp.ge.s64	%p247, %rd202, %rd330;
@%p247 bra BB97_355;

ld.u64 %rd1032, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1032;

BB97_355:
setp.ge.s64	%p248, %rd203, %rd330;
@%p248 bra BB97_357;

ld.u64 %rd1033, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1033;

BB97_357:
setp.ge.s64	%p249, %rd204, %rd330;
@%p249 bra BB97_359;

ld.u64 %rd1034, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1034;

BB97_359:
setp.ge.s64	%p250, %rd205, %rd330;
@%p250 bra BB97_362;

ld.u64 %rd1035, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1035;

BB97_362:
add.s64 %rd1573, %rd1573, 9216;
add.s64 %rd1572, %rd1572, 9216;
setp.lt.u64	%p251, %rd1573, %rd231;
@%p251 bra BB97_342;

BB97_364:
bar.sync 0;
add.s64 %rd1507, %rd212, 9216;
add.s64 %rd1491, %rd1491, 9216;
add.s64 %rd1488, %rd211, 9216;
mov.u64 %rd1500, %rd1488;
sub.s64 %rd1056, %rd1488, %rd10;
setp.lt.s64	%p252, %rd1056, 0;
add.s64 %rd1487, %rd1487, 1152;
@%p252 bra BB97_197;

BB97_365:
@%p42 bra BB97_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB97_380;

mov.u64 %rd1058, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1059, %rd1058;
sub.s64 %rd339, %rd41, %rd1059;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB97_381;

add.s64 %rd1060, %rd339, -16;
add.s64 %rd1062, %rd1058, %rd1060;
add.s64 %rd341, %rd1059, %rd1060;
ld.shared.u8 %rs34, [%rd1062];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1062], %rs35;
ld.shared.u64 %rd342, [%rd1062+8];
setp.eq.s64	%p256, %rd342, 0;
mov.u64 %rd1577, %rd341;
@%p256 bra BB97_374;

mov.u64 %rd343, %rd341;
ld.u8 %rs36, [%rd342];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1577, %rd343;
@!%p257 bra BB97_374;
bra.uni BB97_370;

BB97_370:
ld.u64 %rd345, [%rd342];
shr.u64 %rd346, %rd345, 1;
add.s64 %rd347, %rd342, 16;
add.s64 %rd348, %rd347, %rd346;
ld.shared.u64 %rd1064, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd348, %rd1064;
mov.u64 %rd1577, %rd342;
@%p258 bra BB97_374;

ld.u8 %rs38, [%rd348];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1574, %rd342;
mov.u64 %rd1577, %rd1574;
@!%p259 bra BB97_374;
bra.uni BB97_372;

BB97_372:
ld.u64 %rd1065, [%rd348];
shr.u64 %rd1066, %rd1065, 1;
add.s64 %rd1067, %rd1066, %rd346;
add.s64 %rd1068, %rd1067, 16;
shl.b64 %rd1069, %rd1068, 1;
and.b64 %rd1070, %rd345, 1;
or.b64 %rd1071, %rd1069, %rd1070;
st.u64 [%rd342], %rd1071;
and.b64 %rd349, %rd1068, 9223372036854775807;
add.s64 %rd1072, %rd347, %rd349;
ld.shared.u64 %rd1073, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1072, %rd1073;
mov.u64 %rd1575, %rd342;
mov.u64 %rd1577, %rd1575;
@%p260 bra BB97_374;

add.s64 %rd1074, %rd349, %rd347;
st.u64 [%rd1074+8], %rd342;
mov.u64 %rd1577, %rd342;

BB97_374:
ld.u64 %rd352, [%rd1577];
shr.u64 %rd353, %rd352, 1;
add.s64 %rd354, %rd1577, 16;
add.s64 %rd355, %rd354, %rd353;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd355, %rd1075;
@%p261 bra BB97_378;

ld.u8 %rs40, [%rd355];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB97_381;
bra.uni BB97_376;

BB97_376:
ld.u64 %rd1076, [%rd355];
shr.u64 %rd1077, %rd1076, 1;
add.s64 %rd1078, %rd1077, %rd353;
add.s64 %rd1079, %rd1078, 16;
shl.b64 %rd1080, %rd1079, 1;
and.b64 %rd1081, %rd352, 1;
or.b64 %rd1082, %rd1080, %rd1081;
st.u64 [%rd1577], %rd1082;
and.b64 %rd356, %rd1079, 9223372036854775807;
add.s64 %rd1083, %rd354, %rd356;
ld.shared.u64 %rd1084, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1083, %rd1084;
@%p263 bra BB97_381;

add.s64 %rd1085, %rd356, %rd354;
st.u64 [%rd1085+8], %rd1577;
bra.uni BB97_381;

BB97_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB97_381:
bar.sync 0;
bra.uni BB97_764;

BB97_378:
setp.lt.u64	%p264, %rd355, %rd1577;
@%p264 bra BB97_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd1577;
bra.uni BB97_381;

BB97_393:
mov.u64 %rd1097, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1098, %rd1097;
sub.s64 %rd1099, %rd358, %rd1098;
add.s64 %rd1100, %rd1099, 9232;
ld.shared.u64 %rd1101, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1100, %rd1101;
mov.u64 %rd1587, -1;
mov.u64 %rd1588, %rd358;
@%p275 bra BB97_395;

add.s64 %rd369, %rd358, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd369;
mov.u64 %rd1587, %rd369;
mov.u64 %rd1588, %rd369;

BB97_395:
mov.u64 %rd370, %rd1588;
setp.eq.s64	%p276, %rd1587, -1;
@%p276 bra BB97_397;

mov.u64 %rd1102, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1103, %rd1102;
sub.s64 %rd1104, %rd358, %rd1103;
add.s64 %rd1105, %rd1102, %rd1104;
ld.shared.u64 %rd1106, [%rd1105];
and.b64 %rd1107, %rd1106, 1;
or.b64 %rd1108, %rd1107, 18432;
st.shared.u64 [%rd1105], %rd1108;
st.shared.u64 [%rd1105+8], %rd1583;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1105], %rs44;

BB97_397:
mov.u64 %rd1589, %rd358;
setp.eq.s64	%p277, %rd358, %rd370;
mov.u64 %rd1590, 0;
@%p277 bra BB97_403;

BB97_402:
add.s64 %rd1590, %rd1589, 16;

BB97_403:
mov.u64 %rd1591, %rd1590;
setp.ne.s64	%p280, %rd1590, 0;
@%p280 bra BB97_405;

mov.u64 %rd1124, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1124;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1591, [retval0+0];


	}

BB97_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result], %rd1591;

BB97_406:
ld.param.u64 %rd1448, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1447, %rd1448;
add.s64 %rd1127, %rd727, 8;
add.s64 %rd1638, %rd1447, %rd1127;
add.s64 %rd1631, %rd1448, %rd1127;
add.s64 %rd1622, %rd2, %rd1127;
bar.sync 0;
ld.shared.u64 %rd387, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_196326_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd388, %rd1631, %rd10;
@%p281 bra BB97_577;

setp.gt.s64	%p282, %rd388, -1;
@%p282 bra BB97_747;

mov.u64 %rd1129, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1130, %rd1129;
sub.s64 %rd1131, %rd387, %rd1130;
add.s64 %rd389, %rd1129, %rd1131;
mov.u64 %rd1592, %rd1631;
cvt.s64.s32	%rd392, %r1;
mul.wide.s32 %rd1132, %r1, 8;
add.s64 %rd393, %rd389, %rd1132;
mul.wide.s32 %rd394, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1133, %r108, 8;
add.s64 %rd395, %rd389, %rd1133;
add.s64 %rd396, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd397, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd398, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd399, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd400, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd401, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd402, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd403, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd404, %r116;
add.s32 %r19, %r1, -2;

BB97_409:
mov.u64 %rd406, %rd1698;
mov.u64 %rd1633, %rd1638;
mov.u64 %rd408, %rd1633;
mov.u64 %rd1626, %rd1631;
mov.u64 %rd407, %rd1626;
mov.u64 %rd1619, %rd1622;
mov.u64 %rd409, %rd1619;
mov.u64 %rd405, %rd1592;
sub.s64 %rd1134, %rd10, %rd405;
shr.u64 %rd1135, %rd1134, 3;
cvt.u32.u64	%r117, %rd1135;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB97_433;
bra.uni BB97_410;

BB97_433:
shl.b64 %rd1158, %rd392, 3;
add.s64 %rd1159, %rd408, %rd1158;
ld.global.u64 %rd1160, [%rd1159];
ld.global.u64 %rd1161, [%rd1159+1024];
ld.global.u64 %rd1162, [%rd1159+2048];
ld.global.u64 %rd1163, [%rd1159+3072];
ld.global.u64 %rd1164, [%rd1159+4096];
ld.global.u64 %rd1165, [%rd1159+5120];
ld.global.u64 %rd1166, [%rd1159+6144];
ld.global.u64 %rd1167, [%rd1159+7168];
ld.global.u64 %rd1168, [%rd1159+8192];
st.shared.u64 [%rd393], %rd1160;
st.shared.u64 [%rd393+1024], %rd1161;
st.shared.u64 [%rd393+2048], %rd1162;
st.shared.u64 [%rd393+3072], %rd1163;
st.shared.u64 [%rd393+4096], %rd1164;
st.shared.u64 [%rd393+5120], %rd1165;
st.shared.u64 [%rd393+6144], %rd1166;
st.shared.u64 [%rd393+7168], %rd1167;
st.shared.u64 [%rd393+8192], %rd1168;
mov.u64 %rd1595, 1152;
bra.uni BB97_434;

BB97_410:
cvt.s64.s32	%rd1595, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB97_434;

shl.b64 %rd1136, %rd1595, 3;
add.s64 %rd411, %rd407, %rd1136;
mov.u64 %rd1594, %rd389;
mov.u64 %rd1593, %rd407;
mov.u64 %rd1630, %rd407;
mov.u64 %rd1637, %rd408;

BB97_412:
mov.u64 %rd417, %rd1637;
mov.u64 %rd416, %rd1630;
mov.u64 %rd414, %rd1593;
sub.s64 %rd418, %rd411, %rd414;
setp.gt.s64	%p285, %rd418, 9208;
shl.b64 %rd1137, %rd392, 3;
add.s64 %rd419, %rd417, %rd1137;
add.s64 %rd420, %rd1594, %rd1137;
@%p285 bra BB97_431;
bra.uni BB97_413;

BB97_431:
ld.global.u64 %rd1147, [%rd419];
ld.global.u64 %rd1148, [%rd419+1024];
ld.global.u64 %rd1149, [%rd419+2048];
ld.global.u64 %rd1150, [%rd419+3072];
ld.global.u64 %rd1151, [%rd419+4096];
ld.global.u64 %rd1152, [%rd419+5120];
ld.global.u64 %rd1153, [%rd419+6144];
ld.global.u64 %rd1154, [%rd419+7168];
ld.global.u64 %rd1155, [%rd419+8192];
st.shared.u64 [%rd420], %rd1147;
st.shared.u64 [%rd420+1024], %rd1148;
st.shared.u64 [%rd420+2048], %rd1149;
st.shared.u64 [%rd420+3072], %rd1150;
st.shared.u64 [%rd420+4096], %rd1151;
st.shared.u64 [%rd420+5120], %rd1152;
st.shared.u64 [%rd420+6144], %rd1153;
st.shared.u64 [%rd420+7168], %rd1154;
st.shared.u64 [%rd420+8192], %rd1155;
bra.uni BB97_432;

BB97_413:
shr.s64 %rd421, %rd418, 3;
setp.ge.s64	%p286, %rd392, %rd421;
@%p286 bra BB97_415;

ld.global.u64 %rd1138, [%rd419];
st.shared.u64 [%rd420], %rd1138;

BB97_415:
setp.ge.s64	%p287, %rd397, %rd421;
@%p287 bra BB97_417;

ld.global.u64 %rd1139, [%rd419+1024];
st.shared.u64 [%rd420+1024], %rd1139;

BB97_417:
setp.ge.s64	%p288, %rd398, %rd421;
@%p288 bra BB97_419;

ld.global.u64 %rd1140, [%rd419+2048];
st.shared.u64 [%rd420+2048], %rd1140;

BB97_419:
setp.ge.s64	%p289, %rd399, %rd421;
@%p289 bra BB97_421;

ld.global.u64 %rd1141, [%rd419+3072];
st.shared.u64 [%rd420+3072], %rd1141;

BB97_421:
setp.ge.s64	%p290, %rd400, %rd421;
@%p290 bra BB97_423;

ld.global.u64 %rd1142, [%rd419+4096];
st.shared.u64 [%rd420+4096], %rd1142;

BB97_423:
setp.ge.s64	%p291, %rd401, %rd421;
@%p291 bra BB97_425;

ld.global.u64 %rd1143, [%rd419+5120];
st.shared.u64 [%rd420+5120], %rd1143;

BB97_425:
setp.ge.s64	%p292, %rd402, %rd421;
@%p292 bra BB97_427;

ld.global.u64 %rd1144, [%rd419+6144];
st.shared.u64 [%rd420+6144], %rd1144;

BB97_427:
setp.ge.s64	%p293, %rd403, %rd421;
@%p293 bra BB97_429;

ld.global.u64 %rd1145, [%rd419+7168];
st.shared.u64 [%rd420+7168], %rd1145;

BB97_429:
setp.ge.s64	%p294, %rd404, %rd421;
@%p294 bra BB97_432;

ld.global.u64 %rd1146, [%rd419+8192];
st.shared.u64 [%rd420+8192], %rd1146;

BB97_432:
add.s64 %rd422, %rd417, 9216;
add.s64 %rd1594, %rd1594, 9216;
add.s64 %rd1593, %rd416, 9216;
mov.u64 %rd424, %rd1593;
sub.s64 %rd1156, %rd1593, %rd411;
setp.lt.s64	%p295, %rd1156, 0;
mov.u64 %rd1630, %rd424;
mov.u64 %rd1637, %rd422;
@%p295 bra BB97_412;

BB97_434:
bar.sync 0;
shl.b64 %rd1169, %rd1595, 3;
add.s64 %rd427, %rd387, %rd1169;
and.b64 %rd1170, %rd1595, 2305843009213693951;
cvt.u32.u64	%r21, %rd1595;
add.s64 %rd1171, %rd1170, %rd394;
cvt.u32.u64	%r119, %rd1171;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB97_453;
bra.uni BB97_435;

BB97_453:
ld.shared.u64 %rd1181, [%rd395];
ld.shared.u64 %rd1182, [%rd395+8];
ld.shared.u64 %rd1183, [%rd395+16];
ld.shared.u64 %rd1184, [%rd395+24];
ld.shared.u64 %rd1185, [%rd395+32];
ld.shared.u64 %rd1186, [%rd395+40];
ld.shared.u64 %rd1187, [%rd395+48];
ld.shared.u64 %rd1188, [%rd395+56];
ld.shared.u64 %rd1189, [%rd395+64];
st.local.u64 [%rd1], %rd1181;
st.local.u64 [%rd1+8], %rd1182;
st.local.u64 [%rd1+16], %rd1183;
st.local.u64 [%rd1+24], %rd1184;
st.local.u64 [%rd1+32], %rd1185;
st.local.u64 [%rd1+40], %rd1186;
st.local.u64 [%rd1+48], %rd1187;
st.local.u64 [%rd1+56], %rd1188;
st.local.u64 [%rd1+64], %rd1189;
bra.uni BB97_454;

BB97_435:
mov.u64 %rd428, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1610, %rd428;
@%p297 bra BB97_437;

ld.shared.u64 %rd1172, [%rd395];
st.local.u64 [%rd1], %rd1172;
mov.u64 %rd1610, %rd396;

BB97_437:
mov.u64 %rd1596, %rd1610;
mov.u64 %rd1609, %rd1596;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB97_439;

ld.shared.u64 %rd1173, [%rd395+8];
st.local.u64 [%rd1609], %rd1173;
add.s64 %rd1609, %rd1609, 8;

BB97_439:
mov.u64 %rd1608, %rd1609;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB97_441;

ld.shared.u64 %rd1174, [%rd395+16];
st.local.u64 [%rd1608], %rd1174;
add.s64 %rd1608, %rd1608, 8;

BB97_441:
mov.u64 %rd1607, %rd1608;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB97_443;

ld.shared.u64 %rd1175, [%rd395+24];
st.local.u64 [%rd1607], %rd1175;
add.s64 %rd1607, %rd1607, 8;

BB97_443:
mov.u64 %rd1606, %rd1607;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB97_445;

ld.shared.u64 %rd1176, [%rd395+32];
st.local.u64 [%rd1606], %rd1176;
add.s64 %rd1606, %rd1606, 8;

BB97_445:
mov.u64 %rd1605, %rd1606;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB97_447;

ld.shared.u64 %rd1177, [%rd395+40];
st.local.u64 [%rd1605], %rd1177;
add.s64 %rd1605, %rd1605, 8;

BB97_447:
mov.u64 %rd1604, %rd1605;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB97_449;

ld.shared.u64 %rd1178, [%rd395+48];
st.local.u64 [%rd1604], %rd1178;
add.s64 %rd1604, %rd1604, 8;

BB97_449:
mov.u64 %rd1603, %rd1604;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB97_451;

ld.shared.u64 %rd1179, [%rd395+56];
st.local.u64 [%rd1603], %rd1179;
add.s64 %rd1603, %rd1603, 8;

BB97_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB97_454;

ld.shared.u64 %rd1180, [%rd395+64];
st.local.u64 [%rd1603], %rd1180;

BB97_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB97_471;

ld.local.u64 %rd1613, [%rd1];
mul.wide.u32 %rd1191, %r23, 8;
add.s64 %rd1192, %rd1191, 34359738360;
shr.u64 %rd1193, %rd1192, 3;
cvt.u32.u64	%r24, %rd1193;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB97_457;

ld.local.u64 %rd1194, [%rd1+8];
add.s64 %rd1613, %rd1194, %rd1613;

BB97_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB97_459;

ld.local.u64 %rd1195, [%rd1+16];
add.s64 %rd1613, %rd1195, %rd1613;

BB97_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB97_461;

ld.local.u64 %rd1196, [%rd1+24];
add.s64 %rd1613, %rd1196, %rd1613;

BB97_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB97_463;

ld.local.u64 %rd1197, [%rd1+32];
add.s64 %rd1613, %rd1197, %rd1613;

BB97_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB97_465;

ld.local.u64 %rd1198, [%rd1+40];
add.s64 %rd1613, %rd1198, %rd1613;

BB97_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB97_467;

ld.local.u64 %rd1199, [%rd1+48];
add.s64 %rd1613, %rd1199, %rd1613;

BB97_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB97_469;

ld.local.u64 %rd1200, [%rd1+56];
add.s64 %rd1613, %rd1200, %rd1613;

BB97_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB97_471;

ld.local.u64 %rd1201, [%rd1+64];
add.s64 %rd1613, %rd1201, %rd1613;

BB97_471:
bar.sync 0;
@%p306 bra BB97_473;

st.shared.u64 [%rd393], %rd1613;

BB97_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB97_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB97_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB97_513;
bra.uni BB97_476;

BB97_513:
@%p42 bra BB97_515;

ld.shared.u64 %rd1213, [%rd389];
add.s64 %rd1214, %rd1213, %rd406;
st.shared.u64 [%rd389], %rd1214;

BB97_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1612, [%rd393];
bar.sync 0;
@%p31 bra BB97_517;

ld.shared.u64 %rd1215, [%rd393+-8];
add.s64 %rd1612, %rd1215, %rd1612;

BB97_517:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB97_519;

ld.shared.u64 %rd1216, [%rd393+-16];
add.s64 %rd1612, %rd1216, %rd1612;

BB97_519:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB97_521;

ld.shared.u64 %rd1217, [%rd393+-32];
add.s64 %rd1612, %rd1217, %rd1612;

BB97_521:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB97_523;

ld.shared.u64 %rd1218, [%rd393+-64];
add.s64 %rd1612, %rd1218, %rd1612;

BB97_523:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB97_525;

ld.shared.u64 %rd1219, [%rd393+-128];
add.s64 %rd1612, %rd1219, %rd1612;

BB97_525:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB97_527;

ld.shared.u64 %rd1220, [%rd393+-256];
add.s64 %rd1612, %rd1220, %rd1612;

BB97_527:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB97_529;

ld.shared.u64 %rd1221, [%rd393+-512];
add.s64 %rd1612, %rd1221, %rd1612;

BB97_529:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
ld.shared.u64 %rd1699, [%rd389+1016];
mov.u64 %rd1689, %rd406;
@%p21 bra BB97_531;

ld.shared.u64 %rd1689, [%rd393+-8];

BB97_531:
bar.sync 0;
st.shared.u64 [%rd393], %rd1689;
bar.sync 0;
bra.uni BB97_532;

BB97_476:
@%p42 bra BB97_478;

ld.shared.u64 %rd1202, [%rd389];
add.s64 %rd1203, %rd1202, %rd406;
st.shared.u64 [%rd389], %rd1203;

BB97_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1697, %rd406;
@%p319 bra BB97_480;

ld.shared.u64 %rd462, [%rd393];
mov.u64 %rd1697, %rd462;

BB97_480:
mov.u64 %rd1662, %rd1697;
mov.u64 %rd1696, %rd1662;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB97_482;
bra.uni BB97_481;

BB97_481:
ld.shared.u64 %rd1204, [%rd393+-8];
add.s64 %rd1696, %rd1204, %rd1696;

BB97_482:
mov.u64 %rd1695, %rd1696;
bar.sync 0;
@%p319 bra BB97_484;

st.shared.u64 [%rd393], %rd1695;

BB97_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB97_486;
bra.uni BB97_485;

BB97_485:
ld.shared.u64 %rd1205, [%rd393+-16];
add.s64 %rd1695, %rd1205, %rd1695;

BB97_486:
mov.u64 %rd1694, %rd1695;
bar.sync 0;
@%p319 bra BB97_488;

st.shared.u64 [%rd393], %rd1694;

BB97_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB97_490;
bra.uni BB97_489;

BB97_489:
ld.shared.u64 %rd1206, [%rd393+-32];
add.s64 %rd1694, %rd1206, %rd1694;

BB97_490:
mov.u64 %rd1693, %rd1694;
bar.sync 0;
@%p319 bra BB97_492;

st.shared.u64 [%rd393], %rd1693;

BB97_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB97_494;
bra.uni BB97_493;

BB97_493:
ld.shared.u64 %rd1207, [%rd393+-64];
add.s64 %rd1693, %rd1207, %rd1693;

BB97_494:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p319 bra BB97_496;

st.shared.u64 [%rd393], %rd1692;

BB97_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB97_498;
bra.uni BB97_497;

BB97_497:
ld.shared.u64 %rd1208, [%rd393+-128];
add.s64 %rd1692, %rd1208, %rd1692;

BB97_498:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p319 bra BB97_500;

st.shared.u64 [%rd393], %rd1691;

BB97_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB97_502;
bra.uni BB97_501;

BB97_501:
ld.shared.u64 %rd1209, [%rd393+-256];
add.s64 %rd1691, %rd1209, %rd1691;

BB97_502:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p319 bra BB97_504;

st.shared.u64 [%rd393], %rd1690;

BB97_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB97_506;
bra.uni BB97_505;

BB97_505:
ld.shared.u64 %rd1210, [%rd393+-512];
add.s64 %rd1690, %rd1210, %rd1690;

BB97_506:
bar.sync 0;
@%p319 bra BB97_508;

st.shared.u64 [%rd393], %rd1690;

BB97_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1211, %r132, 8;
add.s64 %rd1212, %rd389, %rd1211;
ld.shared.u64 %rd1699, [%rd1212];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1611, %rd406, %rd1690, %p30;
@%p344 bra BB97_510;

ld.shared.u64 %rd1611, [%rd393+-8];

BB97_510:
bar.sync 0;
@%p319 bra BB97_512;

st.shared.u64 [%rd393], %rd1611;

BB97_512:
bar.sync 0;

BB97_532:
mov.u64 %rd1698, %rd1699;
@%p306 bra BB97_534;

ld.shared.u64 %rd1613, [%rd393];

BB97_534:
bar.sync 0;
mul.wide.s32 %rd1222, %r23, 8;
add.s64 %rd503, %rd1, %rd1222;
setp.ge.u64	%p355, %rd1, %rd503;
@%p355 bra BB97_536;

ld.local.u64 %rd1223, [%rd1];
add.s64 %rd1613, %rd1223, %rd1613;
st.shared.u64 [%rd395], %rd1613;

BB97_536:
setp.ge.u64	%p356, %rd396, %rd503;
@%p356 bra BB97_538;

ld.local.u64 %rd1224, [%rd1+8];
add.s64 %rd1613, %rd1224, %rd1613;
st.shared.u64 [%rd395+8], %rd1613;

BB97_538:
add.s64 %rd1225, %rd396, 8;
setp.ge.u64	%p357, %rd1225, %rd503;
@%p357 bra BB97_540;

ld.local.u64 %rd1226, [%rd1+16];
add.s64 %rd1613, %rd1226, %rd1613;
st.shared.u64 [%rd395+16], %rd1613;

BB97_540:
add.s64 %rd1227, %rd396, 16;
setp.ge.u64	%p358, %rd1227, %rd503;
@%p358 bra BB97_542;

ld.local.u64 %rd1228, [%rd1+24];
add.s64 %rd1613, %rd1228, %rd1613;
st.shared.u64 [%rd395+24], %rd1613;

BB97_542:
add.s64 %rd1229, %rd396, 24;
setp.ge.u64	%p359, %rd1229, %rd503;
@%p359 bra BB97_544;

ld.local.u64 %rd1230, [%rd1+32];
add.s64 %rd1613, %rd1230, %rd1613;
st.shared.u64 [%rd395+32], %rd1613;

BB97_544:
add.s64 %rd1231, %rd396, 32;
setp.ge.u64	%p360, %rd1231, %rd503;
@%p360 bra BB97_546;

ld.local.u64 %rd1232, [%rd1+40];
add.s64 %rd1613, %rd1232, %rd1613;
st.shared.u64 [%rd395+40], %rd1613;

BB97_546:
add.s64 %rd1233, %rd396, 40;
setp.ge.u64	%p361, %rd1233, %rd503;
@%p361 bra BB97_548;

ld.local.u64 %rd1234, [%rd1+48];
add.s64 %rd1613, %rd1234, %rd1613;
st.shared.u64 [%rd395+48], %rd1613;

BB97_548:
add.s64 %rd1235, %rd396, 48;
setp.ge.u64	%p362, %rd1235, %rd503;
@%p362 bra BB97_550;

ld.local.u64 %rd1236, [%rd1+56];
add.s64 %rd1613, %rd1236, %rd1613;
st.shared.u64 [%rd395+56], %rd1613;

BB97_550:
add.s64 %rd1237, %rd396, 56;
setp.ge.u64	%p363, %rd1237, %rd503;
@%p363 bra BB97_552;

ld.local.u64 %rd1238, [%rd1+64];
add.s64 %rd1239, %rd1238, %rd1613;
st.shared.u64 [%rd395+64], %rd1239;

BB97_552:
bar.sync 0;
@%p283 bra BB97_575;
bra.uni BB97_553;

BB97_575:
shl.b64 %rd1260, %rd392, 3;
add.s64 %rd1261, %rd409, %rd1260;
ld.shared.u64 %rd1262, [%rd393];
ld.shared.u64 %rd1263, [%rd393+1024];
ld.shared.u64 %rd1264, [%rd393+2048];
ld.shared.u64 %rd1265, [%rd393+3072];
ld.shared.u64 %rd1266, [%rd393+4096];
ld.shared.u64 %rd1267, [%rd393+5120];
ld.shared.u64 %rd1268, [%rd393+6144];
ld.shared.u64 %rd1269, [%rd393+7168];
ld.shared.u64 %rd1270, [%rd393+8192];
st.global.u64 [%rd1261], %rd1262;
st.global.u64 [%rd1261+1024], %rd1263;
st.global.u64 [%rd1261+2048], %rd1264;
st.global.u64 [%rd1261+3072], %rd1265;
st.global.u64 [%rd1261+4096], %rd1266;
st.global.u64 [%rd1261+5120], %rd1267;
st.global.u64 [%rd1261+6144], %rd1268;
st.global.u64 [%rd1261+7168], %rd1269;
st.global.u64 [%rd1261+8192], %rd1270;
bra.uni BB97_576;

BB97_553:
add.s64 %rd520, %rd389, %rd1169;
mov.u64 %rd1615, %rd387;
mov.u64 %rd1614, %rd389;
setp.ge.u64	%p364, %rd389, %rd520;
mov.u64 %rd1621, %rd409;
@%p364 bra BB97_576;

BB97_554:
mov.u64 %rd525, %rd1621;
sub.s64 %rd526, %rd427, %rd1615;
setp.gt.s64	%p365, %rd526, 9208;
shl.b64 %rd1241, %rd392, 3;
add.s64 %rd527, %rd1614, %rd1241;
add.s64 %rd528, %rd525, %rd1241;
@%p365 bra BB97_573;
bra.uni BB97_555;

BB97_573:
ld.shared.u64 %rd1251, [%rd527];
ld.shared.u64 %rd1252, [%rd527+1024];
ld.shared.u64 %rd1253, [%rd527+2048];
ld.shared.u64 %rd1254, [%rd527+3072];
ld.shared.u64 %rd1255, [%rd527+4096];
ld.shared.u64 %rd1256, [%rd527+5120];
ld.shared.u64 %rd1257, [%rd527+6144];
ld.shared.u64 %rd1258, [%rd527+7168];
ld.shared.u64 %rd1259, [%rd527+8192];
st.global.u64 [%rd528], %rd1251;
st.global.u64 [%rd528+1024], %rd1252;
st.global.u64 [%rd528+2048], %rd1253;
st.global.u64 [%rd528+3072], %rd1254;
st.global.u64 [%rd528+4096], %rd1255;
st.global.u64 [%rd528+5120], %rd1256;
st.global.u64 [%rd528+6144], %rd1257;
st.global.u64 [%rd528+7168], %rd1258;
st.global.u64 [%rd528+8192], %rd1259;
bra.uni BB97_574;

BB97_555:
shr.s64 %rd529, %rd526, 3;
setp.ge.s64	%p366, %rd392, %rd529;
@%p366 bra BB97_557;

ld.shared.u64 %rd1242, [%rd527];
st.global.u64 [%rd528], %rd1242;

BB97_557:
setp.ge.s64	%p367, %rd397, %rd529;
@%p367 bra BB97_559;

ld.shared.u64 %rd1243, [%rd527+1024];
st.global.u64 [%rd528+1024], %rd1243;

BB97_559:
setp.ge.s64	%p368, %rd398, %rd529;
@%p368 bra BB97_561;

ld.shared.u64 %rd1244, [%rd527+2048];
st.global.u64 [%rd528+2048], %rd1244;

BB97_561:
setp.ge.s64	%p369, %rd399, %rd529;
@%p369 bra BB97_563;

ld.shared.u64 %rd1245, [%rd527+3072];
st.global.u64 [%rd528+3072], %rd1245;

BB97_563:
setp.ge.s64	%p370, %rd400, %rd529;
@%p370 bra BB97_565;

ld.shared.u64 %rd1246, [%rd527+4096];
st.global.u64 [%rd528+4096], %rd1246;

BB97_565:
setp.ge.s64	%p371, %rd401, %rd529;
@%p371 bra BB97_567;

ld.shared.u64 %rd1247, [%rd527+5120];
st.global.u64 [%rd528+5120], %rd1247;

BB97_567:
setp.ge.s64	%p372, %rd402, %rd529;
@%p372 bra BB97_569;

ld.shared.u64 %rd1248, [%rd527+6144];
st.global.u64 [%rd528+6144], %rd1248;

BB97_569:
setp.ge.s64	%p373, %rd403, %rd529;
@%p373 bra BB97_571;

ld.shared.u64 %rd1249, [%rd527+7168];
st.global.u64 [%rd528+7168], %rd1249;

BB97_571:
setp.ge.s64	%p374, %rd404, %rd529;
@%p374 bra BB97_574;

ld.shared.u64 %rd1250, [%rd527+8192];
st.global.u64 [%rd528+8192], %rd1250;

BB97_574:
add.s64 %rd1614, %rd1614, 9216;
add.s64 %rd1615, %rd1615, 9216;
add.s64 %rd532, %rd525, 9216;
setp.lt.u64	%p375, %rd1614, %rd520;
mov.u64 %rd1621, %rd532;
@%p375 bra BB97_554;

BB97_576:
bar.sync 0;
add.s64 %rd1638, %rd408, 9216;
add.s64 %rd1622, %rd409, 9216;
add.s64 %rd1592, %rd407, 9216;
mov.u64 %rd1631, %rd1592;
sub.s64 %rd1271, %rd1592, %rd10;
setp.lt.s64	%p376, %rd1271, 0;
@%p376 bra BB97_409;
bra.uni BB97_747;

BB97_577:
setp.gt.s64	%p377, %rd388, -1;
@%p377 bra BB97_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1617, %rd1631;
cvt.s64.s32	%rd539, %r1;
mul.wide.s32 %rd552, %r1, 8;
add.s64 %rd540, %rd387, %rd552;
mul.wide.s32 %rd541, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1273, %r133, 8;
add.s64 %rd542, %rd387, %rd1273;
add.s64 %rd543, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd544, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd545, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd546, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd547, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd548, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd549, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd550, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd551, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1274, %r143;
mul.lo.s64 %rd1275, %rd706, %rd1274;
add.s64 %rd1276, %rd8, %rd1275;
mul.lo.s64 %rd1277, %rd707, %rd1276;
add.s64 %rd553, %rd1277, %rd539;
mov.u64 %rd1616, 0;
mov.u64 %rd1620, %rd1622;
mov.u64 %rd1629, %rd1631;
mov.u64 %rd1636, %rd1638;
mov.u64 %rd1687, %rd1698;

BB97_579:
mov.u64 %rd556, %rd1687;
mov.u64 %rd1634, %rd1636;
mov.u64 %rd558, %rd1634;
mov.u64 %rd1627, %rd1629;
mov.u64 %rd557, %rd1627;
mov.u64 %rd555, %rd1617;
sub.s64 %rd1278, %rd10, %rd555;
shr.u64 %rd1279, %rd1278, 3;
cvt.u32.u64	%r144, %rd1279;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB97_603;
bra.uni BB97_580;

BB97_603:
shl.b64 %rd1302, %rd539, 3;
add.s64 %rd1303, %rd558, %rd1302;
ld.global.u64 %rd1304, [%rd1303];
st.u64 [%rd540], %rd1304;
ld.global.u64 %rd1305, [%rd1303+1024];
st.u64 [%rd540+1024], %rd1305;
ld.global.u64 %rd1306, [%rd1303+2048];
st.u64 [%rd540+2048], %rd1306;
ld.global.u64 %rd1307, [%rd1303+3072];
st.u64 [%rd540+3072], %rd1307;
ld.global.u64 %rd1308, [%rd1303+4096];
st.u64 [%rd540+4096], %rd1308;
ld.global.u64 %rd1309, [%rd1303+5120];
st.u64 [%rd540+5120], %rd1309;
ld.global.u64 %rd1310, [%rd1303+6144];
st.u64 [%rd540+6144], %rd1310;
ld.global.u64 %rd1311, [%rd1303+7168];
st.u64 [%rd540+7168], %rd1311;
ld.global.u64 %rd1312, [%rd1303+8192];
st.u64 [%rd540+8192], %rd1312;
mov.u64 %rd1639, 1152;
bra.uni BB97_604;

BB97_580:
cvt.s64.s32	%rd1639, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB97_604;

shl.b64 %rd1280, %rd1639, 3;
add.s64 %rd561, %rd557, %rd1280;
mov.u64 %rd1624, %rd387;
mov.u64 %rd1623, %rd557;
mov.u64 %rd1628, %rd557;
mov.u64 %rd1635, %rd558;

BB97_582:
mov.u64 %rd567, %rd1635;
mov.u64 %rd566, %rd1628;
mov.u64 %rd564, %rd1623;
sub.s64 %rd568, %rd561, %rd564;
setp.gt.s64	%p380, %rd568, 9208;
shl.b64 %rd1281, %rd539, 3;
add.s64 %rd569, %rd567, %rd1281;
add.s64 %rd570, %rd1624, %rd1281;
@%p380 bra BB97_601;
bra.uni BB97_583;

BB97_601:
ld.global.u64 %rd1291, [%rd569];
st.u64 [%rd570], %rd1291;
ld.global.u64 %rd1292, [%rd569+1024];
st.u64 [%rd570+1024], %rd1292;
ld.global.u64 %rd1293, [%rd569+2048];
st.u64 [%rd570+2048], %rd1293;
ld.global.u64 %rd1294, [%rd569+3072];
st.u64 [%rd570+3072], %rd1294;
ld.global.u64 %rd1295, [%rd569+4096];
st.u64 [%rd570+4096], %rd1295;
ld.global.u64 %rd1296, [%rd569+5120];
st.u64 [%rd570+5120], %rd1296;
ld.global.u64 %rd1297, [%rd569+6144];
st.u64 [%rd570+6144], %rd1297;
ld.global.u64 %rd1298, [%rd569+7168];
st.u64 [%rd570+7168], %rd1298;
ld.global.u64 %rd1299, [%rd569+8192];
st.u64 [%rd570+8192], %rd1299;
bra.uni BB97_602;

BB97_583:
shr.s64 %rd571, %rd568, 3;
setp.ge.s64	%p381, %rd539, %rd571;
@%p381 bra BB97_585;

ld.global.u64 %rd1282, [%rd569];
st.u64 [%rd570], %rd1282;

BB97_585:
setp.ge.s64	%p382, %rd544, %rd571;
@%p382 bra BB97_587;

ld.global.u64 %rd1283, [%rd569+1024];
st.u64 [%rd570+1024], %rd1283;

BB97_587:
setp.ge.s64	%p383, %rd545, %rd571;
@%p383 bra BB97_589;

ld.global.u64 %rd1284, [%rd569+2048];
st.u64 [%rd570+2048], %rd1284;

BB97_589:
setp.ge.s64	%p384, %rd546, %rd571;
@%p384 bra BB97_591;

ld.global.u64 %rd1285, [%rd569+3072];
st.u64 [%rd570+3072], %rd1285;

BB97_591:
setp.ge.s64	%p385, %rd547, %rd571;
@%p385 bra BB97_593;

ld.global.u64 %rd1286, [%rd569+4096];
st.u64 [%rd570+4096], %rd1286;

BB97_593:
setp.ge.s64	%p386, %rd548, %rd571;
@%p386 bra BB97_595;

ld.global.u64 %rd1287, [%rd569+5120];
st.u64 [%rd570+5120], %rd1287;

BB97_595:
setp.ge.s64	%p387, %rd549, %rd571;
@%p387 bra BB97_597;

ld.global.u64 %rd1288, [%rd569+6144];
st.u64 [%rd570+6144], %rd1288;

BB97_597:
setp.ge.s64	%p388, %rd550, %rd571;
@%p388 bra BB97_599;

ld.global.u64 %rd1289, [%rd569+7168];
st.u64 [%rd570+7168], %rd1289;

BB97_599:
setp.ge.s64	%p389, %rd551, %rd571;
@%p389 bra BB97_602;

ld.global.u64 %rd1290, [%rd569+8192];
st.u64 [%rd570+8192], %rd1290;

BB97_602:
add.s64 %rd572, %rd567, 9216;
add.s64 %rd1624, %rd1624, 9216;
add.s64 %rd1623, %rd566, 9216;
mov.u64 %rd574, %rd1623;
sub.s64 %rd1300, %rd1623, %rd561;
setp.lt.s64	%p390, %rd1300, 0;
mov.u64 %rd1628, %rd574;
mov.u64 %rd1635, %rd572;
@%p390 bra BB97_582;

BB97_604:
bar.sync 0;
shl.b64 %rd1313, %rd1639, 3;
add.s64 %rd577, %rd387, %rd1313;
and.b64 %rd1314, %rd1639, 2305843009213693951;
cvt.u32.u64	%r29, %rd1639;
add.s64 %rd1315, %rd1314, %rd541;
cvt.u32.u64	%r146, %rd1315;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB97_623;
bra.uni BB97_605;

BB97_623:
ld.u64 %rd1325, [%rd542];
st.local.u64 [%rd1], %rd1325;
ld.u64 %rd1326, [%rd542+8];
st.local.u64 [%rd1+8], %rd1326;
ld.u64 %rd1327, [%rd542+16];
st.local.u64 [%rd1+16], %rd1327;
ld.u64 %rd1328, [%rd542+24];
st.local.u64 [%rd1+24], %rd1328;
ld.u64 %rd1329, [%rd542+32];
st.local.u64 [%rd1+32], %rd1329;
ld.u64 %rd1330, [%rd542+40];
st.local.u64 [%rd1+40], %rd1330;
ld.u64 %rd1331, [%rd542+48];
st.local.u64 [%rd1+48], %rd1331;
ld.u64 %rd1332, [%rd542+56];
st.local.u64 [%rd1+56], %rd1332;
ld.u64 %rd1333, [%rd542+64];
st.local.u64 [%rd1+64], %rd1333;
bra.uni BB97_624;

BB97_605:
mov.u64 %rd578, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1654, %rd578;
@%p392 bra BB97_607;

ld.u64 %rd1316, [%rd542];
st.local.u64 [%rd1], %rd1316;
mov.u64 %rd1654, %rd543;

BB97_607:
mov.u64 %rd1640, %rd1654;
mov.u64 %rd1653, %rd1640;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB97_609;

ld.u64 %rd1317, [%rd542+8];
st.local.u64 [%rd1653], %rd1317;
add.s64 %rd1653, %rd1653, 8;

BB97_609:
mov.u64 %rd1652, %rd1653;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB97_611;

ld.u64 %rd1318, [%rd542+16];
st.local.u64 [%rd1652], %rd1318;
add.s64 %rd1652, %rd1652, 8;

BB97_611:
mov.u64 %rd1651, %rd1652;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB97_613;

ld.u64 %rd1319, [%rd542+24];
st.local.u64 [%rd1651], %rd1319;
add.s64 %rd1651, %rd1651, 8;

BB97_613:
mov.u64 %rd1650, %rd1651;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB97_615;

ld.u64 %rd1320, [%rd542+32];
st.local.u64 [%rd1650], %rd1320;
add.s64 %rd1650, %rd1650, 8;

BB97_615:
mov.u64 %rd1649, %rd1650;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB97_617;

ld.u64 %rd1321, [%rd542+40];
st.local.u64 [%rd1649], %rd1321;
add.s64 %rd1649, %rd1649, 8;

BB97_617:
mov.u64 %rd1648, %rd1649;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB97_619;

ld.u64 %rd1322, [%rd542+48];
st.local.u64 [%rd1648], %rd1322;
add.s64 %rd1648, %rd1648, 8;

BB97_619:
mov.u64 %rd1647, %rd1648;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB97_621;

ld.u64 %rd1323, [%rd542+56];
st.local.u64 [%rd1647], %rd1323;
add.s64 %rd1647, %rd1647, 8;

BB97_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB97_624;

ld.u64 %rd1324, [%rd542+64];
st.local.u64 [%rd1647], %rd1324;

BB97_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB97_641;

ld.local.u64 %rd1700, [%rd1];
mul.wide.u32 %rd1335, %r31, 8;
add.s64 %rd1336, %rd1335, 34359738360;
shr.u64 %rd1337, %rd1336, 3;
cvt.u32.u64	%r32, %rd1337;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB97_627;

ld.local.u64 %rd1338, [%rd1+8];
add.s64 %rd1700, %rd1338, %rd1700;

BB97_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB97_629;

ld.local.u64 %rd1339, [%rd1+16];
add.s64 %rd1700, %rd1339, %rd1700;

BB97_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB97_631;

ld.local.u64 %rd1340, [%rd1+24];
add.s64 %rd1700, %rd1340, %rd1700;

BB97_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB97_633;

ld.local.u64 %rd1341, [%rd1+32];
add.s64 %rd1700, %rd1341, %rd1700;

BB97_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB97_635;

ld.local.u64 %rd1342, [%rd1+40];
add.s64 %rd1700, %rd1342, %rd1700;

BB97_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB97_637;

ld.local.u64 %rd1343, [%rd1+48];
add.s64 %rd1700, %rd1343, %rd1700;

BB97_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB97_639;

ld.local.u64 %rd1344, [%rd1+56];
add.s64 %rd1700, %rd1344, %rd1700;

BB97_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB97_641;

ld.local.u64 %rd1345, [%rd1+64];
add.s64 %rd1700, %rd1345, %rd1700;

BB97_641:
bar.sync 0;
@%p401 bra BB97_643;

st.u64 [%rd540], %rd1700;

BB97_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB97_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB97_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB97_683;
bra.uni BB97_646;

BB97_683:
@%p42 bra BB97_685;

ld.u64 %rd1357, [%rd387];
add.s64 %rd1358, %rd1357, %rd556;
st.u64 [%rd387], %rd1358;

BB97_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1656, [%rd540];
bar.sync 0;
@%p40 bra BB97_687;

ld.u64 %rd1359, [%rd540+-8];
add.s64 %rd1656, %rd1359, %rd1656;

BB97_687:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB97_689;

ld.u64 %rd1360, [%rd540+-16];
add.s64 %rd1656, %rd1360, %rd1656;

BB97_689:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB97_691;

ld.u64 %rd1361, [%rd540+-32];
add.s64 %rd1656, %rd1361, %rd1656;

BB97_691:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB97_693;

ld.u64 %rd1362, [%rd540+-64];
add.s64 %rd1656, %rd1362, %rd1656;

BB97_693:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB97_695;

ld.u64 %rd1363, [%rd540+-128];
add.s64 %rd1656, %rd1363, %rd1656;

BB97_695:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB97_697;

ld.u64 %rd1364, [%rd540+-256];
add.s64 %rd1656, %rd1364, %rd1656;

BB97_697:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB97_699;

ld.u64 %rd1365, [%rd540+-512];
add.s64 %rd1656, %rd1365, %rd1656;

BB97_699:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
ld.u64 %rd1688, [%rd387+1016];
mov.u64 %rd1678, %rd556;
@%p21 bra BB97_701;

ld.u64 %rd1678, [%rd540+-8];

BB97_701:
bar.sync 0;
st.u64 [%rd540], %rd1678;
bar.sync 0;
bra.uni BB97_702;

BB97_646:
@%p42 bra BB97_648;

ld.u64 %rd1346, [%rd387];
add.s64 %rd1347, %rd1346, %rd556;
st.u64 [%rd387], %rd1347;

BB97_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1686, %rd556;
@%p414 bra BB97_650;

ld.u64 %rd612, [%rd540];
mov.u64 %rd1686, %rd612;

BB97_650:
mov.u64 %rd1671, %rd1686;
mov.u64 %rd1685, %rd1671;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB97_652;
bra.uni BB97_651;

BB97_651:
ld.u64 %rd1348, [%rd540+-8];
add.s64 %rd1685, %rd1348, %rd1685;

BB97_652:
mov.u64 %rd1684, %rd1685;
bar.sync 0;
@%p414 bra BB97_654;

st.u64 [%rd540], %rd1684;

BB97_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB97_656;
bra.uni BB97_655;

BB97_655:
ld.u64 %rd1349, [%rd540+-16];
add.s64 %rd1684, %rd1349, %rd1684;

BB97_656:
mov.u64 %rd1683, %rd1684;
bar.sync 0;
@%p414 bra BB97_658;

st.u64 [%rd540], %rd1683;

BB97_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB97_660;
bra.uni BB97_659;

BB97_659:
ld.u64 %rd1350, [%rd540+-32];
add.s64 %rd1683, %rd1350, %rd1683;

BB97_660:
mov.u64 %rd1682, %rd1683;
bar.sync 0;
@%p414 bra BB97_662;

st.u64 [%rd540], %rd1682;

BB97_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB97_664;
bra.uni BB97_663;

BB97_663:
ld.u64 %rd1351, [%rd540+-64];
add.s64 %rd1682, %rd1351, %rd1682;

BB97_664:
mov.u64 %rd1681, %rd1682;
bar.sync 0;
@%p414 bra BB97_666;

st.u64 [%rd540], %rd1681;

BB97_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB97_668;
bra.uni BB97_667;

BB97_667:
ld.u64 %rd1352, [%rd540+-128];
add.s64 %rd1681, %rd1352, %rd1681;

BB97_668:
mov.u64 %rd1680, %rd1681;
bar.sync 0;
@%p414 bra BB97_670;

st.u64 [%rd540], %rd1680;

BB97_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB97_672;
bra.uni BB97_671;

BB97_671:
ld.u64 %rd1353, [%rd540+-256];
add.s64 %rd1680, %rd1353, %rd1680;

BB97_672:
mov.u64 %rd1679, %rd1680;
bar.sync 0;
@%p414 bra BB97_674;

st.u64 [%rd540], %rd1679;

BB97_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB97_676;
bra.uni BB97_675;

BB97_675:
ld.u64 %rd1354, [%rd540+-512];
add.s64 %rd1679, %rd1354, %rd1679;

BB97_676:
bar.sync 0;
@%p414 bra BB97_678;

st.u64 [%rd540], %rd1679;

BB97_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1355, %r159, 8;
add.s64 %rd1356, %rd387, %rd1355;
ld.u64 %rd1688, [%rd1356];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1655, %rd556, %rd1679, %p39;
@%p439 bra BB97_680;

ld.u64 %rd1655, [%rd540+-8];

BB97_680:
bar.sync 0;
@%p414 bra BB97_682;

st.u64 [%rd540], %rd1655;

BB97_682:
bar.sync 0;

BB97_702:
mov.u64 %rd1687, %rd1688;
@%p401 bra BB97_704;

ld.u64 %rd1700, [%rd540];

BB97_704:
bar.sync 0;
mul.wide.s32 %rd1366, %r31, 8;
add.s64 %rd653, %rd1, %rd1366;
setp.ge.u64	%p450, %rd1, %rd653;
@%p450 bra BB97_706;

ld.local.u64 %rd1367, [%rd1];
add.s64 %rd1700, %rd1367, %rd1700;
st.u64 [%rd542], %rd1700;

BB97_706:
setp.ge.u64	%p451, %rd543, %rd653;
@%p451 bra BB97_708;

ld.local.u64 %rd1368, [%rd1+8];
add.s64 %rd1700, %rd1368, %rd1700;
st.u64 [%rd542+8], %rd1700;

BB97_708:
add.s64 %rd1369, %rd543, 8;
setp.ge.u64	%p452, %rd1369, %rd653;
@%p452 bra BB97_710;

ld.local.u64 %rd1370, [%rd1+16];
add.s64 %rd1700, %rd1370, %rd1700;
st.u64 [%rd542+16], %rd1700;

BB97_710:
add.s64 %rd1371, %rd543, 16;
setp.ge.u64	%p453, %rd1371, %rd653;
@%p453 bra BB97_712;

ld.local.u64 %rd1372, [%rd1+24];
add.s64 %rd1700, %rd1372, %rd1700;
st.u64 [%rd542+24], %rd1700;

BB97_712:
add.s64 %rd1373, %rd543, 24;
setp.ge.u64	%p454, %rd1373, %rd653;
@%p454 bra BB97_714;

ld.local.u64 %rd1374, [%rd1+32];
add.s64 %rd1700, %rd1374, %rd1700;
st.u64 [%rd542+32], %rd1700;

BB97_714:
add.s64 %rd1375, %rd543, 32;
setp.ge.u64	%p455, %rd1375, %rd653;
@%p455 bra BB97_716;

ld.local.u64 %rd1376, [%rd1+40];
add.s64 %rd1700, %rd1376, %rd1700;
st.u64 [%rd542+40], %rd1700;

BB97_716:
add.s64 %rd1377, %rd543, 40;
setp.ge.u64	%p456, %rd1377, %rd653;
@%p456 bra BB97_718;

ld.local.u64 %rd1378, [%rd1+48];
add.s64 %rd1700, %rd1378, %rd1700;
st.u64 [%rd542+48], %rd1700;

BB97_718:
add.s64 %rd1379, %rd543, 48;
setp.ge.u64	%p457, %rd1379, %rd653;
@%p457 bra BB97_720;

ld.local.u64 %rd1380, [%rd1+56];
add.s64 %rd1700, %rd1380, %rd1700;
st.u64 [%rd542+56], %rd1700;

BB97_720:
add.s64 %rd1381, %rd543, 56;
setp.ge.u64	%p458, %rd1381, %rd653;
@%p458 bra BB97_722;

ld.local.u64 %rd1382, [%rd1+64];
add.s64 %rd1383, %rd1382, %rd1700;
st.u64 [%rd542+64], %rd1383;

BB97_722:
bar.sync 0;
@%p378 bra BB97_745;
bra.uni BB97_723;

BB97_745:
shl.b64 %rd1405, %rd539, 3;
add.s64 %rd1406, %rd1620, %rd1405;
ld.u64 %rd1407, [%rd540];
st.global.u64 [%rd1406], %rd1407;
ld.u64 %rd1408, [%rd540+1024];
st.global.u64 [%rd1406+1024], %rd1408;
ld.u64 %rd1409, [%rd540+2048];
st.global.u64 [%rd1406+2048], %rd1409;
ld.u64 %rd1410, [%rd540+3072];
st.global.u64 [%rd1406+3072], %rd1410;
ld.u64 %rd1411, [%rd540+4096];
st.global.u64 [%rd1406+4096], %rd1411;
ld.u64 %rd1412, [%rd540+5120];
st.global.u64 [%rd1406+5120], %rd1412;
ld.u64 %rd1413, [%rd540+6144];
st.global.u64 [%rd1406+6144], %rd1413;
ld.u64 %rd1414, [%rd540+7168];
st.global.u64 [%rd1406+7168], %rd1414;
ld.u64 %rd1415, [%rd540+8192];
st.global.u64 [%rd1406+8192], %rd1415;
bra.uni BB97_746;

BB97_723:
mul.lo.s64 %rd1384, %rd1616, 1152;
add.s64 %rd1385, %rd553, %rd1384;
shl.b64 %rd1386, %rd1385, 3;
add.s64 %rd1701, %rd2, %rd1386;
mov.u64 %rd1702, %rd387;
setp.ge.u64	%p459, %rd387, %rd577;
@%p459 bra BB97_746;

BB97_724:
sub.s64 %rd674, %rd577, %rd1702;
setp.gt.s64	%p460, %rd674, 9208;
add.s64 %rd675, %rd1702, %rd552;
@%p460 bra BB97_743;
bra.uni BB97_725;

BB97_743:
ld.u64 %rd1396, [%rd675];
st.global.u64 [%rd1701+8], %rd1396;
ld.u64 %rd1397, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1397;
ld.u64 %rd1398, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1398;
ld.u64 %rd1399, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1399;
ld.u64 %rd1400, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1400;
ld.u64 %rd1401, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1401;
ld.u64 %rd1402, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1402;
ld.u64 %rd1403, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1403;
ld.u64 %rd1404, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1404;
bra.uni BB97_744;

BB97_725:
shr.s64 %rd676, %rd674, 3;
setp.ge.s64	%p461, %rd539, %rd676;
@%p461 bra BB97_727;

ld.u64 %rd1387, [%rd675];
st.global.u64 [%rd1701+8], %rd1387;

BB97_727:
setp.ge.s64	%p462, %rd544, %rd676;
@%p462 bra BB97_729;

ld.u64 %rd1388, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1388;

BB97_729:
setp.ge.s64	%p463, %rd545, %rd676;
@%p463 bra BB97_731;

ld.u64 %rd1389, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1389;

BB97_731:
setp.ge.s64	%p464, %rd546, %rd676;
@%p464 bra BB97_733;

ld.u64 %rd1390, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1390;

BB97_733:
setp.ge.s64	%p465, %rd547, %rd676;
@%p465 bra BB97_735;

ld.u64 %rd1391, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1391;

BB97_735:
setp.ge.s64	%p466, %rd548, %rd676;
@%p466 bra BB97_737;

ld.u64 %rd1392, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1392;

BB97_737:
setp.ge.s64	%p467, %rd549, %rd676;
@%p467 bra BB97_739;

ld.u64 %rd1393, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1393;

BB97_739:
setp.ge.s64	%p468, %rd550, %rd676;
@%p468 bra BB97_741;

ld.u64 %rd1394, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1394;

BB97_741:
setp.ge.s64	%p469, %rd551, %rd676;
@%p469 bra BB97_744;

ld.u64 %rd1395, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1395;

BB97_744:
add.s64 %rd1702, %rd1702, 9216;
add.s64 %rd1701, %rd1701, 9216;
setp.lt.u64	%p470, %rd1702, %rd577;
@%p470 bra BB97_724;

BB97_746:
bar.sync 0;
add.s64 %rd1636, %rd558, 9216;
add.s64 %rd1620, %rd1620, 9216;
add.s64 %rd1617, %rd557, 9216;
mov.u64 %rd1629, %rd1617;
sub.s64 %rd1416, %rd1617, %rd10;
setp.lt.s64	%p471, %rd1416, 0;
add.s64 %rd1616, %rd1616, 1;
@%p471 bra BB97_579;

BB97_747:
@%p42 bra BB97_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB97_762;

mov.u64 %rd1418, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1419, %rd1418;
sub.s64 %rd685, %rd387, %rd1419;
setp.eq.s64	%p474, %rd387, 0;
@%p474 bra BB97_763;

add.s64 %rd1420, %rd685, -16;
add.s64 %rd1422, %rd1418, %rd1420;
add.s64 %rd687, %rd1419, %rd1420;
ld.shared.u8 %rs49, [%rd1422];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1422], %rs50;
ld.shared.u64 %rd688, [%rd1422+8];
setp.eq.s64	%p475, %rd688, 0;
mov.u64 %rd1706, %rd687;
@%p475 bra BB97_756;

mov.u64 %rd689, %rd687;
ld.u8 %rs51, [%rd688];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1706, %rd689;
@!%p476 bra BB97_756;
bra.uni BB97_752;

BB97_752:
ld.u64 %rd691, [%rd688];
shr.u64 %rd692, %rd691, 1;
add.s64 %rd693, %rd688, 16;
add.s64 %rd694, %rd693, %rd692;
ld.shared.u64 %rd1424, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd694, %rd1424;
mov.u64 %rd1706, %rd688;
@%p477 bra BB97_756;

ld.u8 %rs53, [%rd694];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1703, %rd688;
mov.u64 %rd1706, %rd1703;
@!%p478 bra BB97_756;
bra.uni BB97_754;

BB97_754:
ld.u64 %rd1425, [%rd694];
shr.u64 %rd1426, %rd1425, 1;
add.s64 %rd1427, %rd1426, %rd692;
add.s64 %rd1428, %rd1427, 16;
shl.b64 %rd1429, %rd1428, 1;
and.b64 %rd1430, %rd691, 1;
or.b64 %rd1431, %rd1429, %rd1430;
st.u64 [%rd688], %rd1431;
and.b64 %rd695, %rd1428, 9223372036854775807;
add.s64 %rd1432, %rd693, %rd695;
ld.shared.u64 %rd1433, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1432, %rd1433;
mov.u64 %rd1704, %rd688;
mov.u64 %rd1706, %rd1704;
@%p479 bra BB97_756;

add.s64 %rd1434, %rd695, %rd693;
st.u64 [%rd1434+8], %rd688;
mov.u64 %rd1706, %rd688;

BB97_756:
ld.u64 %rd698, [%rd1706];
shr.u64 %rd699, %rd698, 1;
add.s64 %rd700, %rd1706, 16;
add.s64 %rd701, %rd700, %rd699;
ld.shared.u64 %rd1435, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd701, %rd1435;
@%p480 bra BB97_760;

ld.u8 %rs55, [%rd701];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB97_763;
bra.uni BB97_758;

BB97_758:
ld.u64 %rd1436, [%rd701];
shr.u64 %rd1437, %rd1436, 1;
add.s64 %rd1438, %rd1437, %rd699;
add.s64 %rd1439, %rd1438, 16;
shl.b64 %rd1440, %rd1439, 1;
and.b64 %rd1441, %rd698, 1;
or.b64 %rd1442, %rd1440, %rd1441;
st.u64 [%rd1706], %rd1442;
and.b64 %rd702, %rd1439, 9223372036854775807;
add.s64 %rd1443, %rd700, %rd702;
ld.shared.u64 %rd1444, [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1443, %rd1444;
@%p482 bra BB97_763;

add.s64 %rd1445, %rd702, %rd700;
st.u64 [%rd1445+8], %rd1706;
bra.uni BB97_763;

BB97_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd387;
call.uni 
free, 
(
param0
);


	}

BB97_763:
bar.sync 0;

BB97_764:
ret;

BB97_760:
setp.lt.u64	%p483, %rd701, %rd1706;
@%p483 bra BB97_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd1706;
bra.uni BB97_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB98_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB98_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB98_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB98_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB98_4;

BB98_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB99_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB99_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB99_4;

BB99_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB99_3;

BB99_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<33>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r22, %tid.x;
setp.ne.s32	%p1, %r22, 0;
mov.u64 %rd28, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd29, %rd28;
setp.eq.s64	%p2, %rd29, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB100_2;

cvt.s64.s32	%rd30, %r19;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r23;
mov.u64 %rd31, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd32, %rd31;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd30;

BB100_2:
mov.u32 %r24, %ctaid.x;
add.s32 %r2, %r24, %r15;
bar.sync 0;
mov.u32 %r3, %ntid.x;
mad.lo.s32 %r32, %r2, %r3, %r22;
setp.ge.u32	%p4, %r32, %r8;
@%p4 bra BB100_11;

cvta.to.global.u64 %rd2, %rd22;
cvta.to.global.u64 %rd4, %rd25;
mul.lo.s32 %r5, %r3, %r16;
cvt.u64.u32	%rd33, %r32;
add.s64 %rd46, %rd33, %rd20;
add.s64 %rd45, %rd33, %rd23;

BB100_4:
mul.lo.s64 %rd34, %rd46, %rd21;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd2, %rd35;
ld.global.u64 %rd11, [%rd36];
or.b64 %rd37, %rd11, %rd26;
and.b64 %rd38, %rd37, -4294967296;
setp.eq.s64	%p5, %rd38, 0;
@%p5 bra BB100_6;
bra.uni BB100_5;

BB100_6:
cvt.u32.u64	%r26, %rd26;
cvt.u32.u64	%r27, %rd11;
div.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd47, %r28;
bra.uni BB100_7;

BB100_5:
div.s64 %rd47, %rd11, %rd26;

BB100_7:
or.b64 %rd39, %rd47, %rd27;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p6, %rd40, 0;
@%p6 bra BB100_9;
bra.uni BB100_8;

BB100_9:
cvt.u32.u64	%r29, %rd27;
cvt.u32.u64	%r30, %rd47;
rem.u32 %r31, %r30, %r29;
cvt.u64.u32	%rd48, %r31;
bra.uni BB100_10;

BB100_8:
rem.s64 %rd48, %rd47, %rd27;

BB100_10:
mul.lo.s64 %rd41, %rd45, %rd24;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd43, %rd4, %rd42;
st.global.u64 [%rd43], %rd48;
cvt.u64.u32	%rd44, %r5;
add.s64 %rd46, %rd46, %rd44;
add.s64 %rd45, %rd45, %rd44;
add.s32 %r32, %r32, %r5;
setp.lt.u32	%p7, %r32, %r8;
@%p7 bra BB100_4;

BB100_11:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<28>;
.reg .b64 %rd<56>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_20permutation_iteratorINS_10device_ptrIlEENS_18transform_iteratorIN13strided_rangeISM_E14stride_functorENS_17counting_iteratorIlNS_11use_defaultESS_SS_EESS_SS_EEEESV_NS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENS_6detail16wrapped_functionINSZ_23unary_transform_functorI11idx_functorEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB101_2;

cvt.s64.s32	%rd38, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd38;

BB101_2:
cvta.to.global.u64 %rd3, %rd29;
cvta.to.global.u64 %rd6, %rd32;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd10, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd51, %r21;
add.s64 %rd53, %rd51, %rd27;
add.s64 %rd52, %rd51, %rd30;
setp.ge.s64	%p4, %rd51, %rd35;
@%p4 bra BB101_10;

BB101_3:
mul.lo.s64 %rd41, %rd53, %rd28;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd43, %rd3, %rd42;
ld.global.u64 %rd17, [%rd43];
or.b64 %rd44, %rd17, %rd33;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p5, %rd45, 0;
@%p5 bra BB101_5;
bra.uni BB101_4;

BB101_5:
cvt.u32.u64	%r22, %rd33;
cvt.u32.u64	%r23, %rd17;
div.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd54, %r24;
bra.uni BB101_6;

BB101_4:
div.s64 %rd54, %rd17, %rd33;

BB101_6:
or.b64 %rd46, %rd54, %rd34;
and.b64 %rd47, %rd46, -4294967296;
setp.eq.s64	%p6, %rd47, 0;
@%p6 bra BB101_8;
bra.uni BB101_7;

BB101_8:
cvt.u32.u64	%r25, %rd34;
cvt.u32.u64	%r26, %rd54;
rem.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd55, %r27;
bra.uni BB101_9;

BB101_7:
rem.s64 %rd55, %rd54, %rd34;

BB101_9:
mul.lo.s64 %rd48, %rd52, %rd31;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd6, %rd49;
st.global.u64 [%rd50], %rd55;
add.s64 %rd53, %rd53, %rd10;
add.s64 %rd52, %rd52, %rd10;
add.s64 %rd51, %rd51, %rd10;
setp.lt.s64	%p7, %rd51, %rd35;
@%p7 bra BB101_3;

BB101_10:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB102_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd16;

BB102_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB102_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd24, %rd20, %rd10;
add.s64 %rd23, %rd19, %rd20;
cvt.u64.u32	%rd5, %r6;

BB102_4:
mul.lo.s64 %rd21, %rd24, %rd13;
add.s64 %rd22, %rd21, %rd12;
st.global.u8 [%rd23], %rd22;
add.s64 %rd24, %rd24, %rd5;
add.s64 %rd23, %rd23, %rd5;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB102_4;

BB102_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIhEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIhlEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB103_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd23;

BB103_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd28, %r21;
add.s64 %rd30, %rd28, %rd16;
add.s64 %rd29, %rd2, %rd28;
setp.ge.s64	%p4, %rd28, %rd20;
@%p4 bra BB103_4;

BB103_3:
mul.lo.s64 %rd26, %rd30, %rd19;
add.s64 %rd27, %rd26, %rd18;
st.global.u8 [%rd29], %rd27;
add.s64 %rd30, %rd30, %rd6;
add.s64 %rd29, %rd29, %rd6;
add.s64 %rd28, %rd28, %rd6;
setp.lt.s64	%p5, %rd28, %rd20;
@%p5 bra BB103_3;

BB103_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB104_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB104_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB104_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
cvt.u64.u32	%rd17, %r26;
add.s64 %rd19, %rd15, %rd17;
add.s64 %rd18, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;

BB104_4:
ld.global.u8 %rs12, [%rd19];
st.global.u8 [%rd18], %rs12;
add.s64 %rd19, %rd19, %rd3;
add.s64 %rd18, %rd18, %rd3;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB104_4;

BB104_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIaEEPaNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIaEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB105_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB105_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd22, %r21;
add.s64 %rd24, %rd1, %rd22;
add.s64 %rd23, %rd2, %rd22;
setp.ge.s64	%p4, %rd22, %rd16;
@%p4 bra BB105_4;

BB105_3:
ld.global.u8 %rs12, [%rd24];
st.global.u8 [%rd23], %rs12;
add.s64 %rd24, %rd24, %rd4;
add.s64 %rd23, %rd23, %rd4;
add.s64 %rd22, %rd22, %rd4;
setp.lt.s64	%p5, %rd22, %rd16;
@%p5 bra BB105_3;

BB105_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB106_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd16;

BB106_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB106_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd24, %rd20, %rd10;
add.s64 %rd23, %rd19, %rd20;
cvt.u64.u32	%rd5, %r6;

BB106_4:
mul.lo.s64 %rd21, %rd24, %rd13;
add.s64 %rd22, %rd21, %rd12;
st.global.u8 [%rd23], %rd22;
add.s64 %rd24, %rd24, %rd5;
add.s64 %rd23, %rd23, %rd5;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB106_4;

BB106_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIaEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIalEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB107_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd23;

BB107_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd28, %r21;
add.s64 %rd30, %rd28, %rd16;
add.s64 %rd29, %rd2, %rd28;
setp.ge.s64	%p4, %rd28, %rd20;
@%p4 bra BB107_4;

BB107_3:
mul.lo.s64 %rd26, %rd30, %rd19;
add.s64 %rd27, %rd26, %rd18;
st.global.u8 [%rd29], %rd27;
add.s64 %rd30, %rd30, %rd6;
add.s64 %rd29, %rd29, %rd6;
add.s64 %rd28, %rd28, %rd6;
setp.lt.s64	%p5, %rd28, %rd20;
@%p5 bra BB107_3;

BB107_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB108_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB108_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB108_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB108_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB108_4;

BB108_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIsEEPsNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIsEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB109_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB109_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB109_4;

BB109_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB109_3;

BB109_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB110_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd16;

BB110_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB110_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd26, %rd20, %rd10;
mul.wide.u32 %rd21, %r26, 2;
add.s64 %rd25, %rd19, %rd21;
cvt.u64.u32	%rd5, %r6;

BB110_4:
mul.lo.s64 %rd22, %rd26, %rd13;
add.s64 %rd23, %rd22, %rd12;
st.global.u16 [%rd25], %rd23;
add.s64 %rd26, %rd26, %rd5;
shl.b64 %rd24, %rd5, 1;
add.s64 %rd25, %rd25, %rd24;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB110_4;

BB110_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIsEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIslEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB111_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd23;

BB111_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd32, %rd30, %rd16;
mul.wide.s32 %rd26, %r21, 2;
add.s64 %rd31, %rd2, %rd26;
setp.ge.s64	%p4, %rd30, %rd20;
@%p4 bra BB111_4;

BB111_3:
mul.lo.s64 %rd27, %rd32, %rd19;
add.s64 %rd28, %rd27, %rd18;
st.global.u16 [%rd31], %rd28;
add.s64 %rd32, %rd32, %rd6;
shl.b64 %rd29, %rd6, 1;
add.s64 %rd31, %rd31, %rd29;
add.s64 %rd30, %rd30, %rd6;
setp.lt.s64	%p5, %rd30, %rd20;
@%p5 bra BB111_3;

BB111_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB112_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB112_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB112_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB112_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB112_4;

BB112_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB113_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB113_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB113_4;

BB113_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB113_3;

BB113_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB114_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd16;

BB114_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB114_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd26, %rd20, %rd10;
mul.wide.u32 %rd21, %r26, 4;
add.s64 %rd25, %rd19, %rd21;
cvt.u64.u32	%rd5, %r6;

BB114_4:
mul.lo.s64 %rd22, %rd26, %rd13;
add.s64 %rd23, %rd22, %rd12;
st.global.u32 [%rd25], %rd23;
add.s64 %rd26, %rd26, %rd5;
shl.b64 %rd24, %rd5, 2;
add.s64 %rd25, %rd25, %rd24;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB114_4;

BB114_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIiEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIilEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB115_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd23;

BB115_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd32, %rd30, %rd16;
mul.wide.s32 %rd26, %r21, 4;
add.s64 %rd31, %rd2, %rd26;
setp.ge.s64	%p4, %rd30, %rd20;
@%p4 bra BB115_4;

BB115_3:
mul.lo.s64 %rd27, %rd32, %rd19;
add.s64 %rd28, %rd27, %rd18;
st.global.u32 [%rd31], %rd28;
add.s64 %rd32, %rd32, %rd6;
shl.b64 %rd29, %rd6, 2;
add.s64 %rd31, %rd31, %rd29;
add.s64 %rd30, %rd30, %rd6;
setp.lt.s64	%p5, %rd30, %rd20;
@%p5 bra BB115_3;

BB115_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB116_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB116_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB116_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB116_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB116_4;

BB116_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB117_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB117_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB117_4;

BB117_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB117_3;

BB117_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB118_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd16;

BB118_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB118_5;

cvta.to.global.u64 %rd19, %rd11;
cvt.u64.u32	%rd20, %r26;
add.s64 %rd26, %rd20, %rd10;
mul.wide.u32 %rd21, %r26, 8;
add.s64 %rd25, %rd19, %rd21;
cvt.u64.u32	%rd5, %r6;

BB118_4:
mul.lo.s64 %rd22, %rd26, %rd13;
add.s64 %rd23, %rd22, %rd12;
st.global.u64 [%rd25], %rd23;
add.s64 %rd26, %rd26, %rd5;
shl.b64 %rd24, %rd5, 3;
add.s64 %rd25, %rd25, %rd24;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB118_4;

BB118_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIllEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB119_2;

cvt.s64.s32	%rd23, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd23;

BB119_2:
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd6, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r21;
add.s64 %rd32, %rd30, %rd16;
mul.wide.s32 %rd26, %r21, 8;
add.s64 %rd31, %rd2, %rd26;
setp.ge.s64	%p4, %rd30, %rd20;
@%p4 bra BB119_4;

BB119_3:
mul.lo.s64 %rd27, %rd32, %rd19;
add.s64 %rd28, %rd27, %rd18;
st.global.u64 [%rd31], %rd28;
add.s64 %rd32, %rd32, %rd6;
shl.b64 %rd29, %rd6, 3;
add.s64 %rd31, %rd31, %rd29;
add.s64 %rd30, %rd30, %rd6;
setp.lt.s64	%p5, %rd30, %rd20;
@%p5 bra BB119_3;

BB119_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB120_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB120_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB120_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB120_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB120_4;

BB120_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB121_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB121_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB121_4;

BB121_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB121_3;

BB121_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<24>;
.reg .f32 %f<8>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+48];
ld.param.v2.u16 {%rs11, %rs12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB122_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB122_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB122_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB122_4:
cvt.rn.f32.s64	%f1, %rd20;

	{ cvt.rn.f16.f32 %rs17, %f1;}


	
	{ cvt.f32.f16 %f2, %rs12;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mul.f32 %f4, %f2, %f3;

	{ cvt.rn.f16.f32 %rs20, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	
	{ cvt.f32.f16 %f6, %rs20;}


	add.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs23, %f7;}


	st.global.u16 [%rd19], %rs23;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 1;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB122_4;

BB122_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<24>;
.reg .f32 %f<8>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.v2.u16 {%rs11, %rs12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB123_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB123_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB123_4;

BB123_3:
cvt.rn.f32.s64	%f1, %rd26;

	{ cvt.rn.f16.f32 %rs17, %f1;}


	
	{ cvt.f32.f16 %f2, %rs12;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mul.f32 %f4, %f2, %f3;

	{ cvt.rn.f16.f32 %rs20, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	
	{ cvt.f32.f16 %f6, %rs20;}


	add.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs23, %f7;}


	st.global.u16 [%rd25], %rs23;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB123_3;

BB123_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<26>;
.reg .f32 %f<21>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+48];
ld.param.v2.u16 {%rs11, %rs12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB124_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB124_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB124_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB124_4:
cvt.rn.f32.s64	%f1, %rd20;

	{ cvt.rn.f16.f32 %rs17, %f1;}


	
	{ cvt.f32.f16 %f2, %rs12;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mul.f32 %f4, %f2, %f3;

	{ cvt.rn.f16.f32 %rs20, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	
	{ cvt.f32.f16 %f6, %rs20;}


	add.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs23, %f7;}


	
	{ cvt.f32.f16 %f8, %rs23;}


	mul.f32 %f12, %f8, 0f40549A78;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBE9A2080;
fma.rn.f32 %f15, %f13, %f14, %f8;
mov.f32 %f16, 0fB55427DE;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f40549A78;

	ex2.approx.ftz.f32 %f9,%f10;

	ex2.approx.f32 %f18, %f13;
mul.f32 %f19, %f9, %f18;
setp.lt.f32	%p5, %f8, 0fC2380000;
selp.f32	%f20, 0f00000000, %f19, %p5;
setp.gt.f32	%p6, %f8, 0f42380000;
selp.f32	%f11, 0f7F800000, %f20, %p6;

	{ cvt.rn.f16.f32 %rs25, %f11;}


	st.global.u16 [%rd19], %rs25;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 1;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p7, %r26, %r10;
@%p7 bra BB124_4;

BB124_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<26>;
.reg .f32 %f<21>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.v2.u16 {%rs11, %rs12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LogspaceOpISP_SP_EEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB125_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB125_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB125_4;

BB125_3:
cvt.rn.f32.s64	%f1, %rd26;

	{ cvt.rn.f16.f32 %rs17, %f1;}


	
	{ cvt.f32.f16 %f2, %rs12;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mul.f32 %f4, %f2, %f3;

	{ cvt.rn.f16.f32 %rs20, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	
	{ cvt.f32.f16 %f6, %rs20;}


	add.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs23, %f7;}


	
	{ cvt.f32.f16 %f8, %rs23;}


	mul.f32 %f12, %f8, 0f40549A78;
cvt.rzi.f32.f32	%f13, %f12;
mov.f32 %f14, 0fBE9A2080;
fma.rn.f32 %f15, %f13, %f14, %f8;
mov.f32 %f16, 0fB55427DE;
fma.rn.f32 %f17, %f13, %f16, %f15;
mul.f32 %f10, %f17, 0f40549A78;

	ex2.approx.ftz.f32 %f9,%f10;

	ex2.approx.f32 %f18, %f13;
mul.f32 %f19, %f9, %f18;
setp.lt.f32	%p5, %f8, 0fC2380000;
selp.f32	%f20, 0f00000000, %f19, %p5;
setp.gt.f32	%p6, %f8, 0f42380000;
selp.f32	%f11, 0f7F800000, %f20, %p6;

	{ cvt.rn.f16.f32 %rs25, %f11;}


	st.global.u16 [%rd25], %rs25;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p7, %rd24, %rd16;
@%p7 bra BB125_3;

BB125_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<20>;
.reg .f32 %f<7>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB126_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB126_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB126_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB126_4:
cvt.rn.f32.s64	%f6, %rd20;
fma.rn.f32 %f5, %f4, %f6, %f3;

	{ cvt.rn.f16.f32 %rs19, %f5;}


	st.global.u16 [%rd19], %rs19;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 1;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB126_4;

BB126_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<7>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIN3c104HalfEEENS_9null_typeESR_SR_SR_SR_SR_SR_SR_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorI10LinspaceOpISP_fEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB127_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB127_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB127_4;

BB127_3:
cvt.rn.f32.s64	%f6, %rd26;
fma.rn.f32 %f5, %f4, %f6, %f3;

	{ cvt.rn.f16.f32 %rs11, %f5;}


	st.global.u16 [%rd25], %rs11;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB127_3;

BB127_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB128_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB128_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB128_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB128_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB128_4;

BB128_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB129_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB129_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB129_4;

BB129_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB129_3;

BB129_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .f32 %f<7>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB130_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB130_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB130_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB130_4:
cvt.rn.f32.s64	%f5, %rd20;
fma.rn.f32 %f6, %f4, %f5, %f3;
st.global.f32 [%rd19], %f6;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 2;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB130_4;

BB130_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .f32 %f<7>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB131_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB131_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB131_4;

BB131_3:
cvt.rn.f32.s64	%f5, %rd26;
fma.rn.f32 %f6, %f4, %f5, %f3;
st.global.f32 [%rd25], %f6;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB131_3;

BB131_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .f32 %f<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB132_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB132_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB132_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB132_4:
cvt.rn.f32.s64	%f7, %rd20;
fma.rn.f32 %f8, %f2, %f7, %f1;
mul.f32 %f9, %f8, 0f40549A78;
cvt.rzi.f32.f32	%f10, %f9;
mov.f32 %f11, 0fBE9A2080;
fma.rn.f32 %f12, %f10, %f11, %f8;
mov.f32 %f13, 0fB55427DE;
fma.rn.f32 %f14, %f10, %f13, %f12;
mul.f32 %f6, %f14, 0f40549A78;

	ex2.approx.ftz.f32 %f5,%f6;

	ex2.approx.f32 %f15, %f10;
mul.f32 %f16, %f5, %f15;
setp.lt.f32	%p5, %f8, 0fC2380000;
selp.f32	%f17, 0f00000000, %f16, %p5;
setp.gt.f32	%p6, %f8, 0f42380000;
selp.f32	%f18, 0f7F800000, %f17, %p6;
st.global.f32 [%rd19], %f18;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 2;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p7, %r26, %r10;
@%p7 bra BB132_4;

BB132_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .f32 %f<19>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.f32 %f1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIfEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIffEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB133_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB133_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB133_4;

BB133_3:
cvt.rn.f32.s64	%f7, %rd26;
fma.rn.f32 %f8, %f2, %f7, %f1;
mul.f32 %f9, %f8, 0f40549A78;
cvt.rzi.f32.f32	%f10, %f9;
mov.f32 %f11, 0fBE9A2080;
fma.rn.f32 %f12, %f10, %f11, %f8;
mov.f32 %f13, 0fB55427DE;
fma.rn.f32 %f14, %f10, %f13, %f12;
mul.f32 %f6, %f14, 0f40549A78;

	ex2.approx.ftz.f32 %f5,%f6;

	ex2.approx.f32 %f15, %f10;
mul.f32 %f16, %f5, %f15;
setp.lt.f32	%p5, %f8, 0fC2380000;
selp.f32	%f17, 0f00000000, %f16, %p5;
setp.gt.f32	%p6, %f8, 0f42380000;
selp.f32	%f18, 0f7F800000, %f17, %p6;
st.global.f32 [%rd25], %f18;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p7, %rd24, %rd16;
@%p7 bra BB133_3;

BB133_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB134_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB134_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB134_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB134_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB134_4;

BB134_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB135_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB135_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB135_4;

BB135_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB135_3;

BB135_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<7>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB136_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd12;

BB136_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB136_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB136_4:
cvt.rn.f64.s64	%fd5, %rd20;
fma.rn.f64 %fd6, %fd4, %fd5, %fd3;
st.global.f64 [%rd19], %fd6;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB136_4;

BB136_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<7>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LinspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB137_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB137_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB137_4;

BB137_3:
cvt.rn.f64.s64	%fd5, %rd26;
fma.rn.f64 %fd6, %fd4, %fd5, %fd3;
st.global.f64 [%rd25], %fd6;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB137_3;

BB137_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .f32 %f<3>;
.reg .b32 %r<41>;
.reg .f64 %fd<51>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r21, %r22}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r23, %r24}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd9, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd10, %rd9;
setp.eq.s64	%p2, %rd10, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB138_2;

cvt.s64.s32	%rd11, %r24;
mov.u32 %r27, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r27;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd13, %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd11;

BB138_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r28, %ctaid.x;
add.s32 %r4, %r28, %r20;
bar.sync 0;
mad.lo.s32 %r40, %r4, %r3, %r1;
setp.ge.u32	%p4, %r40, %r13;
@%p4 bra BB138_8;

cvta.to.global.u64 %rd14, %rd8;
mul.lo.s32 %r6, %r3, %r21;
cvt.u64.u32	%rd15, %r40;
add.s64 %rd20, %rd15, %rd7;
mul.wide.u32 %rd16, %r40, 8;
add.s64 %rd19, %rd14, %rd16;

BB138_4:
cvt.rn.f64.s64	%fd10, %rd20;
fma.rn.f64 %fd3, %fd2, %fd10, %fd1;
mov.f64 %fd11, 0d4338000000000000;
mov.f64 %fd12, 0d400A934F0979A371;
fma.rn.f64 %fd13, %fd3, %fd12, %fd11;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd13;
}
mov.f64 %fd14, 0dC338000000000000;
add.rn.f64 %fd15, %fd13, %fd14;
mov.f64 %fd16, 0dBFD34413509F79FF;
fma.rn.f64 %fd17, %fd15, %fd16, %fd3;
mov.f64 %fd18, 0d3C49DC1DA994FD21;
fma.rn.f64 %fd19, %fd15, %fd18, %fd17;
mul.f64 %fd20, %fd19, 0dBCAF48AD494EA3E9;
mov.f64 %fd21, 0d40026BB1BBB55516;
fma.rn.f64 %fd22, %fd19, %fd21, %fd20;
mov.f64 %fd23, 0d3E928AF3FCA213EA;
mov.f64 %fd24, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd25, %fd24, %fd22, %fd23;
mov.f64 %fd26, 0d3EC71DEE62401315;
fma.rn.f64 %fd27, %fd25, %fd22, %fd26;
mov.f64 %fd28, 0d3EFA01997C89EB71;
fma.rn.f64 %fd29, %fd27, %fd22, %fd28;
mov.f64 %fd30, 0d3F2A01A014761F65;
fma.rn.f64 %fd31, %fd29, %fd22, %fd30;
mov.f64 %fd32, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd33, %fd31, %fd22, %fd32;
mov.f64 %fd34, 0d3F81111111122322;
fma.rn.f64 %fd35, %fd33, %fd22, %fd34;
mov.f64 %fd36, 0d3FA55555555502A1;
fma.rn.f64 %fd37, %fd35, %fd22, %fd36;
mov.f64 %fd38, 0d3FC5555555555511;
fma.rn.f64 %fd39, %fd37, %fd22, %fd38;
mov.f64 %fd40, 0d3FE000000000000B;
fma.rn.f64 %fd41, %fd39, %fd22, %fd40;
mov.f64 %fd42, 0d3FF0000000000000;
fma.rn.f64 %fd43, %fd41, %fd22, %fd42;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd44;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r10}, %fd44;
}
shl.b32 %r29, %r8, 20;
add.s32 %r30, %r10, %r29;
mov.b64 %fd50, {%r9, %r30};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r11}, %fd3;
}
mov.b32 %f2, %r11;
abs.f32 %f1, %f2;
setp.lt.f32	%p5, %f1, 0f40733A71;
@%p5 bra BB138_7;

setp.lt.s32	%p6, %r11, 0;
selp.f64	%fd45, 0d0000000000000000, 0d7FF0000000000000, %p6;
abs.f64 %fd46, %fd3;
setp.gtu.f64	%p7, %fd46, 0d7FF0000000000000;
add.f64 %fd47, %fd3, %fd3;
selp.f64	%fd50, %fd47, %fd45, %p7;
setp.geu.f32	%p8, %f1, 0f407439B8;
@%p8 bra BB138_7;

shr.u32 %r31, %r8, 31;
add.s32 %r32, %r8, %r31;
shr.s32 %r33, %r32, 1;
shl.b32 %r34, %r33, 20;
add.s32 %r35, %r34, %r10;
mov.b64 %fd48, {%r9, %r35};
sub.s32 %r36, %r8, %r33;
shl.b32 %r37, %r36, 20;
add.s32 %r38, %r37, 1072693248;
mov.u32 %r39, 0;
mov.b64 %fd49, {%r39, %r38};
mul.f64 %fd50, %fd48, %fd49;

BB138_7:
st.global.f64 [%rd19], %fd50;
cvt.u64.u32	%rd17, %r6;
add.s64 %rd20, %rd20, %rd17;
mul.wide.u32 %rd18, %r6, 8;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r40, %r40, %r6;
setp.lt.u32	%p9, %r40, %r13;
@%p9 bra BB138_4;

BB138_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<11>;
.reg .f32 %f<3>;
.reg .b32 %r<37>;
.reg .f64 %fd<51>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd2, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.f64 %fd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB139_2;

cvt.s64.s32	%rd19, %r19;
mov.u32 %r22, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE], %r22;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail72_GLOBAL__N__48_tmpxft_0000359d_00000000_7_THCTensorMath_cpp1_ii_e0aca43019s_on_chip_allocatorE+16], %rd19;

BB139_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
add.s32 %r4, %r23, %r15;
bar.sync 0;
mul.lo.s32 %r24, %r3, %r16;
cvt.s64.s32	%rd4, %r24;
mad.lo.s32 %r25, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r25;
add.s64 %rd27, %rd25, %rd14;
mul.wide.s32 %rd22, %r25, 8;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB139_7;

BB139_3:
cvt.rn.f64.s64	%fd10, %rd27;
fma.rn.f64 %fd3, %fd2, %fd10, %fd1;
mov.f64 %fd11, 0d4338000000000000;
mov.f64 %fd12, 0d400A934F0979A371;
fma.rn.f64 %fd13, %fd3, %fd12, %fd11;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd13;
}
mov.f64 %fd14, 0dC338000000000000;
add.rn.f64 %fd15, %fd13, %fd14;
mov.f64 %fd16, 0dBFD34413509F79FF;
fma.rn.f64 %fd17, %fd15, %fd16, %fd3;
mov.f64 %fd18, 0d3C49DC1DA994FD21;
fma.rn.f64 %fd19, %fd15, %fd18, %fd17;
mul.f64 %fd20, %fd19, 0dBCAF48AD494EA3E9;
mov.f64 %fd21, 0d40026BB1BBB55516;
fma.rn.f64 %fd22, %fd19, %fd21, %fd20;
mov.f64 %fd23, 0d3E928AF3FCA213EA;
mov.f64 %fd24, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd25, %fd24, %fd22, %fd23;
mov.f64 %fd26, 0d3EC71DEE62401315;
fma.rn.f64 %fd27, %fd25, %fd22, %fd26;
mov.f64 %fd28, 0d3EFA01997C89EB71;
fma.rn.f64 %fd29, %fd27, %fd22, %fd28;
mov.f64 %fd30, 0d3F2A01A014761F65;
fma.rn.f64 %fd31, %fd29, %fd22, %fd30;
mov.f64 %fd32, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd33, %fd31, %fd22, %fd32;
mov.f64 %fd34, 0d3F81111111122322;
fma.rn.f64 %fd35, %fd33, %fd22, %fd34;
mov.f64 %fd36, 0d3FA55555555502A1;
fma.rn.f64 %fd37, %fd35, %fd22, %fd36;
mov.f64 %fd38, 0d3FC5555555555511;
fma.rn.f64 %fd39, %fd37, %fd22, %fd38;
mov.f64 %fd40, 0d3FE000000000000B;
fma.rn.f64 %fd41, %fd39, %fd22, %fd40;
mov.f64 %fd42, 0d3FF0000000000000;
fma.rn.f64 %fd43, %fd41, %fd22, %fd42;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd44;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd44;
}
shl.b32 %r26, %r5, 20;
add.s32 %r27, %r7, %r26;
mov.b64 %fd50, {%r6, %r27};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd3;
}
mov.b32 %f2, %r8;
abs.f32 %f1, %f2;
setp.lt.f32	%p5, %f1, 0f40733A71;
@%p5 bra BB139_6;

setp.lt.s32	%p6, %r8, 0;
selp.f64	%fd45, 0d0000000000000000, 0d7FF0000000000000, %p6;
abs.f64 %fd46, %fd3;
setp.gtu.f64	%p7, %fd46, 0d7FF0000000000000;
add.f64 %fd47, %fd3, %fd3;
selp.f64	%fd50, %fd47, %fd45, %p7;
setp.geu.f32	%p8, %f1, 0f407439B8;
@%p8 bra BB139_6;

shr.u32 %r28, %r5, 31;
add.s32 %r29, %r5, %r28;
shr.s32 %r30, %r29, 1;
shl.b32 %r31, %r30, 20;
add.s32 %r32, %r31, %r7;
mov.b64 %fd48, {%r6, %r32};
sub.s32 %r33, %r5, %r30;
shl.b32 %r34, %r33, 20;
add.s32 %r35, %r34, 1072693248;
mov.u32 %r36, 0;
mov.b64 %fd49, {%r36, %r35};
mul.f64 %fd50, %fd48, %fd49;

BB139_6:
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_10device_ptrIdEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorI10LogspaceOpIddEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
st.global.f64 [%rd26], %fd50;
add.s64 %rd27, %rd27, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p9, %rd25, %rd24;
@%p9 bra BB139_3;

BB139_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<36>;
.reg .f32 %f<3>;
.reg .b32 %r<36>;
.reg .b64 %rd<89>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB140_2;
bra.uni BB140_1;

BB140_2:
mul.lo.s64 %rd80, %rd3, %rd2;
add.s64 %rd81, %rd80, %rd2;
bra.uni BB140_3;

BB140_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd80, %rd49, %rd50;
add.s64 %rd51, %rd80, %rd46;
min.s64 %rd81, %rd51, %rd43;

BB140_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd80;
add.s64 %rd12, %rd1, %rd11;
sub.s64 %rd14, %rd81, %rd80;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd53, %r2, 8;
mov.u64 %rd54, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd54, %rd53;
@%p2 bra BB140_13;
bra.uni BB140_4;

BB140_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd61, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd61;
@%p13 bra BB140_17;

ld.global.u8 %rs32, [%rd12];
mov.f32 %f2, 0f00000000;
cvt.rzi.u32.f32	%r25, %f2;
cvt.u16.u32	%rs2, %r25;
and.b16 %rs33, %rs2, 255;
setp.ne.s16	%p14, %rs33, %rs32;
selp.u64	%rd87, 1, 0, %p14;
add.s64 %rd85, %rd11, %rd27;
add.s64 %rd86, %rd1, %rd85;
setp.ge.s64	%p15, %rd85, %rd81;
@%p15 bra BB140_16;

BB140_15:
ld.global.u8 %rs34, [%rd86];
setp.ne.s16	%p16, %rs33, %rs34;
selp.u64	%rd63, 1, 0, %p16;
add.s64 %rd87, %rd63, %rd87;
add.s64 %rd86, %rd86, %rd27;
add.s64 %rd85, %rd85, %rd27;
setp.lt.s64	%p17, %rd85, %rd81;
@%p17 bra BB140_15;

BB140_16:
st.shared.u64 [%rd16], %rd87;
bra.uni BB140_17;

BB140_4:
ld.global.u8 %rs28, [%rd12];
mov.f32 %f1, 0f00000000;
cvt.rzi.u32.f32	%r21, %f1;
cvt.u16.u32	%rs1, %r21;
and.b16 %rs29, %rs1, 255;
setp.ne.s16	%p3, %rs29, %rs28;
selp.u64	%rd84, 1, 0, %p3;
add.s64 %rd83, %rd11, %rd15;
add.s64 %rd82, %rd1, %rd83;
setp.ge.s64	%p4, %rd83, %rd81;
@%p4 bra BB140_6;

BB140_5:
ld.global.u8 %rs30, [%rd82];
setp.ne.s16	%p5, %rs29, %rs30;
selp.u64	%rd55, 1, 0, %p5;
add.s64 %rd84, %rd55, %rd84;
add.s64 %rd82, %rd82, %rd15;
add.s64 %rd83, %rd83, %rd15;
setp.lt.s64	%p6, %rd83, %rd81;
@%p6 bra BB140_5;

BB140_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB140_8;

st.shared.u64 [%rd16], %rd84;

BB140_8:
cvt.u32.u64	%r22, %rd15;
setp.ge.u32	%p8, %r1, %r22;
@%p8 bra BB140_17;

mov.u32 %r32, %r1;
mov.u32 %r33, %r1;

BB140_10:
mov.u32 %r4, %r33;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r32;
and.pred %p11, %p9, %p10;
@!%p11 bra BB140_12;
bra.uni BB140_11;

BB140_11:
sub.s32 %r23, %r2, %r32;
mul.wide.u32 %rd56, %r23, 8;
add.s64 %rd58, %rd54, %rd56;
ld.shared.u64 %rd59, [%rd58];
add.s64 %rd60, %rd59, %rd84;
st.shared.u64 [%rd58], %rd60;

BB140_12:
add.s32 %r32, %r32, %r1;
setp.lt.u32	%p12, %r32, %r20;
mov.u32 %r33, %r6;
@%p12 bra BB140_10;

BB140_17:
bar.sync 0;
cvt.u64.u32	%rd64, %r1;
min.s64 %rd65, %rd64, %rd14;
cvt.u32.u64	%r35, %rd65;
setp.ge.u32	%p18, %r20, %r35;
@%p18 bra BB140_22;

add.s32 %r34, %r20, %r2;
setp.ge.u32	%p19, %r34, %r35;
@%p19 bra BB140_21;

ld.shared.u64 %rd88, [%rd16];

BB140_20:
mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd54, %rd66;
ld.shared.u64 %rd69, [%rd68];
add.s64 %rd88, %rd69, %rd88;
st.shared.u64 [%rd16], %rd88;
add.s32 %r34, %r34, %r20;
setp.lt.u32	%p20, %r34, %r35;
@%p20 bra BB140_20;

BB140_21:
bar.sync 0;

BB140_22:
setp.lt.u32	%p21, %r35, 2;
@%p21 bra BB140_27;

not.b32 %r13, %r2;

BB140_24:
shr.u32 %r16, %r35, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB140_26;

add.s32 %r28, %r35, %r13;
mul.wide.u32 %rd70, %r28, 8;
add.s64 %rd72, %rd54, %rd70;
ld.shared.u64 %rd73, [%rd72];
ld.shared.u64 %rd74, [%rd16];
add.s64 %rd75, %rd73, %rd74;
st.shared.u64 [%rd16], %rd75;

BB140_26:
bar.sync 0;
sub.s32 %r35, %r35, %r16;
setp.gt.u32	%p23, %r35, 1;
@%p23 bra BB140_24;

BB140_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB140_29;

cvta.to.global.u64 %rd76, %rd42;
mul.wide.u32 %rd77, %r19, 8;
add.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd78], %rd79;

BB140_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<40>;
.reg .f32 %f<3>;
.reg .b32 %r<86>;
.reg .b64 %rd<136>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB141_2;
bra.uni BB141_1;

BB141_2:
mul.lo.s64 %rd128, %rd4, %rd2;
add.s64 %rd129, %rd128, %rd2;
bra.uni BB141_3;

BB141_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd128, %rd50, %rd51;
add.s64 %rd52, %rd128, %rd43;
min.s64 %rd129, %rd52, %rd40;

BB141_3:
mov.u64 %rd135, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd131, %rd128;
add.s64 %rd13, %rd53, %rd128;
add.s64 %rd133, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB141_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r41, %r1, -1;
mul.wide.u32 %rd55, %r41, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd135, %rd57, %rd45;

BB141_5:
cvta.to.global.u64 %rd58, %rd38;
add.s64 %rd134, %rd58, %rd13;
add.s64 %rd132, %rd128, 256;
setp.gt.s64	%p3, %rd132, %rd129;
@%p3 bra BB141_26;

mov.f32 %f1, 0f00000000;
cvt.rzi.u32.f32	%r42, %f1;
cvt.u16.u32	%rs1, %r42;

BB141_7:
mov.u64 %rd130, %rd132;
mov.u64 %rd131, %rd130;
ld.global.u8 %rs2, [%rd134];
and.b16 %rs35, %rs1, 255;
setp.ne.s16	%p4, %rs35, %rs2;
selp.u32	%r43, 1, 0, %p4;
mul.wide.u32 %rd59, %r2, 4;
mov.u64 %rd60, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd60, %rd59;
st.shared.u32 [%rd25], %r43;
bar.sync 0;
ld.shared.u32 %r83, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB141_9;

add.s32 %r44, %r2, -1;
mul.wide.u32 %rd61, %r44, 4;
add.s64 %rd63, %rd60, %rd61;
ld.shared.u32 %r45, [%rd63];
add.s32 %r83, %r45, %r83;

BB141_9:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB141_11;

add.s32 %r46, %r2, -2;
mul.wide.u32 %rd66, %r46, 4;
add.s64 %rd68, %rd60, %rd66;
ld.shared.u32 %r47, [%rd68];
add.s32 %r83, %r47, %r83;

BB141_11:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB141_13;

add.s32 %r48, %r2, -4;
mul.wide.u32 %rd69, %r48, 4;
add.s64 %rd71, %rd60, %rd69;
ld.shared.u32 %r49, [%rd71];
add.s32 %r83, %r49, %r83;

BB141_13:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB141_15;

add.s32 %r50, %r2, -8;
mul.wide.u32 %rd72, %r50, 4;
add.s64 %rd74, %rd60, %rd72;
ld.shared.u32 %r51, [%rd74];
add.s32 %r83, %r51, %r83;

BB141_15:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB141_17;

add.s32 %r52, %r2, -16;
mul.wide.u32 %rd75, %r52, 4;
add.s64 %rd77, %rd60, %rd75;
ld.shared.u32 %r53, [%rd77];
add.s32 %r83, %r53, %r83;

BB141_17:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB141_19;

add.s32 %r54, %r2, -32;
mul.wide.u32 %rd78, %r54, 4;
add.s64 %rd80, %rd60, %rd78;
ld.shared.u32 %r55, [%rd80];
add.s32 %r83, %r55, %r83;

BB141_19:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB141_21;

add.s32 %r56, %r2, -64;
mul.wide.u32 %rd81, %r56, 4;
add.s64 %rd83, %rd60, %rd81;
ld.shared.u32 %r57, [%rd83];
add.s32 %r83, %r57, %r83;

BB141_21:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB141_23;

add.s32 %r58, %r2, -128;
mul.wide.u32 %rd84, %r58, 4;
add.s64 %rd86, %rd60, %rd84;
ld.shared.u32 %r59, [%rd86];
add.s32 %r83, %r59, %r83;

BB141_23:
bar.sync 0;
st.shared.u32 [%rd25], %r83;
bar.sync 0;
setp.eq.s16	%p13, %rs35, %rs2;
@%p13 bra BB141_25;

ld.shared.u32 %r60, [%rd25];
add.s32 %r61, %r60, -1;
cvt.u64.u32	%rd90, %r61;
add.s64 %rd91, %rd90, %rd135;
mul.lo.s64 %rd92, %rd91, %rd46;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd94, %rd3, %rd93;
st.global.u64 [%rd94], %rd133;

BB141_25:
add.s64 %rd133, %rd133, 256;
add.s64 %rd134, %rd134, 256;
ld.shared.u32 %rd95, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd135, %rd95, %rd135;
bar.sync 0;
add.s64 %rd132, %rd131, 256;
setp.le.s64	%p14, %rd132, %rd129;
@%p14 bra BB141_7;

BB141_26:
setp.ge.s64	%p15, %rd131, %rd129;
@%p15 bra BB141_47;

add.s64 %rd96, %rd131, %rd53;
mov.u32 %r84, 0;
setp.ge.s64	%p16, %rd96, %rd129;
@%p16 bra BB141_29;

ld.global.u8 %rs37, [%rd134];
mov.f32 %f2, 0f00000000;
cvt.rzi.u32.f32	%r64, %f2;
cvt.u16.u32	%rs38, %r64;
and.b16 %rs39, %rs38, 255;
setp.ne.s16	%p17, %rs39, %rs37;
selp.u32	%r84, 1, 0, %p17;

BB141_29:
shl.b64 %rd97, %rd53, 2;
mov.u64 %rd98, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIhElEENS_10device_ptrIhEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd98, %rd97;
st.shared.u32 [%rd36], %r84;
bar.sync 0;
ld.shared.u32 %r85, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB141_31;

add.s32 %r65, %r2, -1;
mul.wide.u32 %rd99, %r65, 4;
add.s64 %rd101, %rd98, %rd99;
ld.shared.u32 %r66, [%rd101];
add.s32 %r85, %r66, %r85;

BB141_31:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB141_33;

add.s32 %r67, %r2, -2;
mul.wide.u32 %rd102, %r67, 4;
add.s64 %rd104, %rd98, %rd102;
ld.shared.u32 %r68, [%rd104];
add.s32 %r85, %r68, %r85;

BB141_33:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB141_35;

add.s32 %r69, %r2, -4;
mul.wide.u32 %rd105, %r69, 4;
add.s64 %rd107, %rd98, %rd105;
ld.shared.u32 %r70, [%rd107];
add.s32 %r85, %r70, %r85;

BB141_35:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB141_37;

add.s32 %r71, %r2, -8;
mul.wide.u32 %rd108, %r71, 4;
add.s64 %rd110, %rd98, %rd108;
ld.shared.u32 %r72, [%rd110];
add.s32 %r85, %r72, %r85;

BB141_37:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB141_39;

add.s32 %r73, %r2, -16;
mul.wide.u32 %rd111, %r73, 4;
add.s64 %rd113, %rd98, %rd111;
ld.shared.u32 %r74, [%rd113];
add.s32 %r85, %r74, %r85;

BB141_39:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB141_41;

add.s32 %r75, %r2, -32;
mul.wide.u32 %rd114, %r75, 4;
add.s64 %rd116, %rd98, %rd114;
ld.shared.u32 %r76, [%rd116];
add.s32 %r85, %r76, %r85;

BB141_41:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB141_43;

add.s32 %r77, %r2, -64;
mul.wide.u32 %rd117, %r77, 4;
add.s64 %rd119, %rd98, %rd117;
ld.shared.u32 %r78, [%rd119];
add.s32 %r85, %r78, %r85;

BB141_43:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB141_45;

add.s32 %r79, %r2, -128;
mul.wide.u32 %rd120, %r79, 4;
add.s64 %rd122, %rd98, %rd120;
ld.shared.u32 %r80, [%rd122];
add.s32 %r85, %r80, %r85;

BB141_45:
bar.sync 0;
st.shared.u32 [%rd36], %r85;
bar.sync 0;
setp.eq.s32	%p26, %r84, 0;
@%p26 bra BB141_47;

ld.shared.u32 %r81, [%rd36];
add.s32 %r82, %r81, -1;
cvt.u64.u32	%rd123, %r82;
add.s64 %rd124, %rd123, %rd135;
mul.lo.s64 %rd125, %rd124, %rd46;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd3, %rd126;
st.global.u64 [%rd127], %rd133;

BB141_47:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .f32 %f<3>;
.reg .b32 %r<42>;
.reg .b64 %rd<89>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r21, %ctaid.x;
cvt.u64.u32	%rd3, %r21;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB142_2;
bra.uni BB142_1;

BB142_2:
mul.lo.s64 %rd80, %rd3, %rd2;
add.s64 %rd81, %rd80, %rd2;
bra.uni BB142_3;

BB142_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd80, %rd49, %rd50;
add.s64 %rd51, %rd80, %rd46;
min.s64 %rd81, %rd51, %rd43;

BB142_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd80;
add.s64 %rd12, %rd1, %rd11;
sub.s64 %rd14, %rd81, %rd80;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd15, %r22;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd53, %r2, 8;
mov.u64 %rd54, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd54, %rd53;
@%p2 bra BB142_13;
bra.uni BB142_4;

BB142_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd61, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd61;
@%p13 bra BB142_17;

ld.global.s8 %r29, [%rd12];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r30, %f2;
cvt.s32.s8 %r9, %r30;
setp.ne.s32	%p14, %r29, %r9;
selp.u64	%rd87, 1, 0, %p14;
add.s64 %rd85, %rd11, %rd27;
add.s64 %rd86, %rd1, %rd85;
setp.ge.s64	%p15, %rd85, %rd81;
@%p15 bra BB142_16;

BB142_15:
ld.global.s8 %r31, [%rd86];
setp.ne.s32	%p16, %r31, %r9;
selp.u64	%rd63, 1, 0, %p16;
add.s64 %rd87, %rd63, %rd87;
add.s64 %rd86, %rd86, %rd27;
add.s64 %rd85, %rd85, %rd27;
setp.lt.s64	%p17, %rd85, %rd81;
@%p17 bra BB142_15;

BB142_16:
st.shared.u64 [%rd16], %rd87;
bra.uni BB142_17;

BB142_4:
ld.global.s8 %r23, [%rd12];
mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r24, %f1;
cvt.s32.s8 %r3, %r24;
setp.ne.s32	%p3, %r23, %r3;
selp.u64	%rd84, 1, 0, %p3;
add.s64 %rd83, %rd11, %rd15;
add.s64 %rd82, %rd1, %rd83;
setp.ge.s64	%p4, %rd83, %rd81;
@%p4 bra BB142_6;

BB142_5:
ld.global.s8 %r25, [%rd82];
setp.ne.s32	%p5, %r25, %r3;
selp.u64	%rd55, 1, 0, %p5;
add.s64 %rd84, %rd55, %rd84;
add.s64 %rd82, %rd82, %rd15;
add.s64 %rd83, %rd83, %rd15;
setp.lt.s64	%p6, %rd83, %rd81;
@%p6 bra BB142_5;

BB142_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB142_8;

st.shared.u64 [%rd16], %rd84;

BB142_8:
cvt.u32.u64	%r26, %rd15;
setp.ge.u32	%p8, %r1, %r26;
@%p8 bra BB142_17;

mov.u32 %r38, %r1;
mov.u32 %r39, %r1;

BB142_10:
mov.u32 %r5, %r39;
bar.sync 0;
add.s32 %r7, %r5, %r1;
setp.lt.u32	%p9, %r2, %r7;
setp.ge.u32	%p10, %r2, %r38;
and.pred %p11, %p9, %p10;
@!%p11 bra BB142_12;
bra.uni BB142_11;

BB142_11:
sub.s32 %r27, %r2, %r38;
mul.wide.u32 %rd56, %r27, 8;
add.s64 %rd58, %rd54, %rd56;
ld.shared.u64 %rd59, [%rd58];
add.s64 %rd60, %rd59, %rd84;
st.shared.u64 [%rd58], %rd60;

BB142_12:
add.s32 %r38, %r38, %r1;
setp.lt.u32	%p12, %r38, %r22;
mov.u32 %r39, %r7;
@%p12 bra BB142_10;

BB142_17:
bar.sync 0;
cvt.u64.u32	%rd64, %r1;
min.s64 %rd65, %rd64, %rd14;
cvt.u32.u64	%r41, %rd65;
setp.ge.u32	%p18, %r22, %r41;
@%p18 bra BB142_22;

add.s32 %r40, %r22, %r2;
setp.ge.u32	%p19, %r40, %r41;
@%p19 bra BB142_21;

ld.shared.u64 %rd88, [%rd16];

BB142_20:
mul.wide.u32 %rd66, %r40, 8;
add.s64 %rd68, %rd54, %rd66;
ld.shared.u64 %rd69, [%rd68];
add.s64 %rd88, %rd69, %rd88;
st.shared.u64 [%rd16], %rd88;
add.s32 %r40, %r40, %r22;
setp.lt.u32	%p20, %r40, %r41;
@%p20 bra BB142_20;

BB142_21:
bar.sync 0;

BB142_22:
setp.lt.u32	%p21, %r41, 2;
@%p21 bra BB142_27;

not.b32 %r15, %r2;

BB142_24:
shr.u32 %r18, %r41, 1;
setp.ge.u32	%p22, %r2, %r18;
@%p22 bra BB142_26;

add.s32 %r34, %r41, %r15;
mul.wide.u32 %rd70, %r34, 8;
add.s64 %rd72, %rd54, %rd70;
ld.shared.u64 %rd73, [%rd72];
ld.shared.u64 %rd74, [%rd16];
add.s64 %rd75, %rd73, %rd74;
st.shared.u64 [%rd16], %rd75;

BB142_26:
bar.sync 0;
sub.s32 %r41, %r41, %r18;
setp.gt.u32	%p23, %r41, 1;
@%p23 bra BB142_24;

BB142_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB142_29;

cvta.to.global.u64 %rd76, %rd42;
mul.wide.u32 %rd77, %r21, 8;
add.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd78], %rd79;

BB142_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .b64 %rd<136>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB143_2;
bra.uni BB143_1;

BB143_2:
mul.lo.s64 %rd128, %rd4, %rd2;
add.s64 %rd129, %rd128, %rd2;
bra.uni BB143_3;

BB143_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd128, %rd50, %rd51;
add.s64 %rd52, %rd128, %rd43;
min.s64 %rd129, %rd52, %rd40;

BB143_3:
mov.u64 %rd135, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd131, %rd128;
add.s64 %rd13, %rd53, %rd128;
add.s64 %rd133, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB143_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r43, %r1, -1;
mul.wide.u32 %rd55, %r43, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd135, %rd57, %rd45;

BB143_5:
cvta.to.global.u64 %rd58, %rd38;
add.s64 %rd134, %rd58, %rd13;
add.s64 %rd132, %rd128, 256;
setp.gt.s64	%p3, %rd132, %rd129;
@%p3 bra BB143_26;

mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r44, %f1;
cvt.s32.s8 %r3, %r44;

BB143_7:
mov.u64 %rd130, %rd132;
mov.u64 %rd131, %rd130;
ld.global.s8 %r4, [%rd134];
setp.ne.s32	%p4, %r4, %r3;
selp.u32	%r45, 1, 0, %p4;
mul.wide.u32 %rd59, %r2, 4;
mov.u64 %rd60, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd60, %rd59;
st.shared.u32 [%rd25], %r45;
bar.sync 0;
ld.shared.u32 %r87, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB143_9;

add.s32 %r46, %r2, -1;
mul.wide.u32 %rd61, %r46, 4;
add.s64 %rd63, %rd60, %rd61;
ld.shared.u32 %r47, [%rd63];
add.s32 %r87, %r47, %r87;

BB143_9:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB143_11;

add.s32 %r48, %r2, -2;
mul.wide.u32 %rd66, %r48, 4;
add.s64 %rd68, %rd60, %rd66;
ld.shared.u32 %r49, [%rd68];
add.s32 %r87, %r49, %r87;

BB143_11:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB143_13;

add.s32 %r50, %r2, -4;
mul.wide.u32 %rd69, %r50, 4;
add.s64 %rd71, %rd60, %rd69;
ld.shared.u32 %r51, [%rd71];
add.s32 %r87, %r51, %r87;

BB143_13:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB143_15;

add.s32 %r52, %r2, -8;
mul.wide.u32 %rd72, %r52, 4;
add.s64 %rd74, %rd60, %rd72;
ld.shared.u32 %r53, [%rd74];
add.s32 %r87, %r53, %r87;

BB143_15:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB143_17;

add.s32 %r54, %r2, -16;
mul.wide.u32 %rd75, %r54, 4;
add.s64 %rd77, %rd60, %rd75;
ld.shared.u32 %r55, [%rd77];
add.s32 %r87, %r55, %r87;

BB143_17:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB143_19;

add.s32 %r56, %r2, -32;
mul.wide.u32 %rd78, %r56, 4;
add.s64 %rd80, %rd60, %rd78;
ld.shared.u32 %r57, [%rd80];
add.s32 %r87, %r57, %r87;

BB143_19:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB143_21;

add.s32 %r58, %r2, -64;
mul.wide.u32 %rd81, %r58, 4;
add.s64 %rd83, %rd60, %rd81;
ld.shared.u32 %r59, [%rd83];
add.s32 %r87, %r59, %r87;

BB143_21:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB143_23;

add.s32 %r60, %r2, -128;
mul.wide.u32 %rd84, %r60, 4;
add.s64 %rd86, %rd60, %rd84;
ld.shared.u32 %r61, [%rd86];
add.s32 %r87, %r61, %r87;

BB143_23:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.eq.s32	%p13, %r4, %r3;
@%p13 bra BB143_25;

ld.shared.u32 %r62, [%rd25];
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd90, %r63;
add.s64 %rd91, %rd90, %rd135;
mul.lo.s64 %rd92, %rd91, %rd46;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd94, %rd3, %rd93;
st.global.u64 [%rd94], %rd133;

BB143_25:
add.s64 %rd133, %rd133, 256;
add.s64 %rd134, %rd134, 256;
ld.shared.u32 %rd95, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd135, %rd95, %rd135;
bar.sync 0;
add.s64 %rd132, %rd131, 256;
setp.le.s64	%p14, %rd132, %rd129;
@%p14 bra BB143_7;

BB143_26:
setp.ge.s64	%p15, %rd131, %rd129;
@%p15 bra BB143_47;

add.s64 %rd96, %rd131, %rd53;
mov.u32 %r88, 0;
setp.ge.s64	%p16, %rd96, %rd129;
@%p16 bra BB143_29;

ld.global.s8 %r66, [%rd134];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r67, %f2;
cvt.s32.s8 %r68, %r67;
setp.ne.s32	%p17, %r66, %r68;
selp.u32	%r88, 1, 0, %p17;

BB143_29:
shl.b64 %rd97, %rd53, 2;
mov.u64 %rd98, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIaElEENS_10device_ptrIaEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd98, %rd97;
st.shared.u32 [%rd36], %r88;
bar.sync 0;
ld.shared.u32 %r89, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB143_31;

add.s32 %r69, %r2, -1;
mul.wide.u32 %rd99, %r69, 4;
add.s64 %rd101, %rd98, %rd99;
ld.shared.u32 %r70, [%rd101];
add.s32 %r89, %r70, %r89;

BB143_31:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB143_33;

add.s32 %r71, %r2, -2;
mul.wide.u32 %rd102, %r71, 4;
add.s64 %rd104, %rd98, %rd102;
ld.shared.u32 %r72, [%rd104];
add.s32 %r89, %r72, %r89;

BB143_33:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB143_35;

add.s32 %r73, %r2, -4;
mul.wide.u32 %rd105, %r73, 4;
add.s64 %rd107, %rd98, %rd105;
ld.shared.u32 %r74, [%rd107];
add.s32 %r89, %r74, %r89;

BB143_35:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB143_37;

add.s32 %r75, %r2, -8;
mul.wide.u32 %rd108, %r75, 4;
add.s64 %rd110, %rd98, %rd108;
ld.shared.u32 %r76, [%rd110];
add.s32 %r89, %r76, %r89;

BB143_37:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB143_39;

add.s32 %r77, %r2, -16;
mul.wide.u32 %rd111, %r77, 4;
add.s64 %rd113, %rd98, %rd111;
ld.shared.u32 %r78, [%rd113];
add.s32 %r89, %r78, %r89;

BB143_39:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB143_41;

add.s32 %r79, %r2, -32;
mul.wide.u32 %rd114, %r79, 4;
add.s64 %rd116, %rd98, %rd114;
ld.shared.u32 %r80, [%rd116];
add.s32 %r89, %r80, %r89;

BB143_41:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB143_43;

add.s32 %r81, %r2, -64;
mul.wide.u32 %rd117, %r81, 4;
add.s64 %rd119, %rd98, %rd117;
ld.shared.u32 %r82, [%rd119];
add.s32 %r89, %r82, %r89;

BB143_43:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB143_45;

add.s32 %r83, %r2, -128;
mul.wide.u32 %rd120, %r83, 4;
add.s64 %rd122, %rd98, %rd120;
ld.shared.u32 %r84, [%rd122];
add.s32 %r89, %r84, %r89;

BB143_45:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.eq.s32	%p26, %r88, 0;
@%p26 bra BB143_47;

ld.shared.u32 %r85, [%rd36];
add.s32 %r86, %r85, -1;
cvt.u64.u32	%rd123, %r86;
add.s64 %rd124, %rd123, %rd135;
mul.lo.s64 %rd125, %rd124, %rd46;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd3, %rd126;
st.global.u64 [%rd127], %rd133;

BB143_47:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .f32 %f<3>;
.reg .b32 %r<42>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r21, %ctaid.x;
cvt.u64.u32	%rd3, %r21;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB144_2;
bra.uni BB144_1;

BB144_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB144_3;

BB144_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB144_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 1;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd15, %r22;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB144_13;
bra.uni BB144_4;

BB144_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB144_17;

ld.global.s16 %r29, [%rd12];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r30, %f2;
cvt.s32.s16 %r9, %r30;
setp.ne.s32	%p14, %r29, %r9;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 1;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB144_16;

BB144_15:
ld.global.s16 %r31, [%rd91];
setp.ne.s32	%p16, %r31, %r9;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 1;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB144_15;

BB144_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB144_17;

BB144_4:
ld.global.s16 %r23, [%rd12];
mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r24, %f1;
cvt.s32.s16 %r3, %r24;
setp.ne.s32	%p3, %r23, %r3;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd88, %rd11, %rd15;
shl.b64 %rd56, %rd88, 1;
add.s64 %rd87, %rd1, %rd56;
setp.ge.s64	%p4, %rd88, %rd86;
@%p4 bra BB144_6;

BB144_5:
ld.global.s16 %r25, [%rd87];
setp.ne.s32	%p5, %r25, %r3;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 1;
add.s64 %rd87, %rd87, %rd58;
add.s64 %rd88, %rd88, %rd15;
setp.lt.s64	%p6, %rd88, %rd86;
@%p6 bra BB144_5;

BB144_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB144_8;

st.shared.u64 [%rd16], %rd89;

BB144_8:
cvt.u32.u64	%r26, %rd15;
setp.ge.u32	%p8, %r1, %r26;
@%p8 bra BB144_17;

mov.u32 %r38, %r1;
mov.u32 %r39, %r1;

BB144_10:
mov.u32 %r5, %r39;
bar.sync 0;
add.s32 %r7, %r5, %r1;
setp.lt.u32	%p9, %r2, %r7;
setp.ge.u32	%p10, %r2, %r38;
and.pred %p11, %p9, %p10;
@!%p11 bra BB144_12;
bra.uni BB144_11;

BB144_11:
sub.s32 %r27, %r2, %r38;
mul.wide.u32 %rd59, %r27, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB144_12:
add.s32 %r38, %r38, %r1;
setp.lt.u32	%p12, %r38, %r22;
mov.u32 %r39, %r7;
@%p12 bra BB144_10;

BB144_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r41, %rd70;
setp.ge.u32	%p18, %r22, %r41;
@%p18 bra BB144_22;

add.s32 %r40, %r22, %r2;
setp.ge.u32	%p19, %r40, %r41;
@%p19 bra BB144_21;

ld.shared.u64 %rd93, [%rd16];

BB144_20:
mul.wide.u32 %rd71, %r40, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r40, %r40, %r22;
setp.lt.u32	%p20, %r40, %r41;
@%p20 bra BB144_20;

BB144_21:
bar.sync 0;

BB144_22:
setp.lt.u32	%p21, %r41, 2;
@%p21 bra BB144_27;

not.b32 %r15, %r2;

BB144_24:
shr.u32 %r18, %r41, 1;
setp.ge.u32	%p22, %r2, %r18;
@%p22 bra BB144_26;

add.s32 %r34, %r41, %r15;
mul.wide.u32 %rd75, %r34, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB144_26:
bar.sync 0;
sub.s32 %r41, %r41, %r18;
setp.gt.u32	%p23, %r41, 1;
@%p23 bra BB144_24;

BB144_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB144_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r21, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB144_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .b64 %rd<137>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB145_2;
bra.uni BB145_1;

BB145_2:
mul.lo.s64 %rd129, %rd4, %rd2;
add.s64 %rd130, %rd129, %rd2;
bra.uni BB145_3;

BB145_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd129, %rd50, %rd51;
add.s64 %rd52, %rd129, %rd43;
min.s64 %rd130, %rd52, %rd40;

BB145_3:
mov.u64 %rd136, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd132, %rd129;
add.s64 %rd13, %rd53, %rd129;
add.s64 %rd134, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB145_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r43, %r1, -1;
mul.wide.u32 %rd55, %r43, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd136, %rd57, %rd45;

BB145_5:
cvta.to.global.u64 %rd58, %rd38;
shl.b64 %rd59, %rd13, 1;
add.s64 %rd135, %rd58, %rd59;
add.s64 %rd133, %rd129, 256;
setp.gt.s64	%p3, %rd133, %rd130;
@%p3 bra BB145_26;

mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r44, %f1;
cvt.s32.s16 %r3, %r44;

BB145_7:
mov.u64 %rd131, %rd133;
mov.u64 %rd132, %rd131;
ld.global.s16 %r4, [%rd135];
setp.ne.s32	%p4, %r4, %r3;
selp.u32	%r45, 1, 0, %p4;
mul.wide.u32 %rd60, %r2, 4;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd61, %rd60;
st.shared.u32 [%rd25], %r45;
bar.sync 0;
ld.shared.u32 %r87, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB145_9;

add.s32 %r46, %r2, -1;
mul.wide.u32 %rd62, %r46, 4;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u32 %r47, [%rd64];
add.s32 %r87, %r47, %r87;

BB145_9:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB145_11;

add.s32 %r48, %r2, -2;
mul.wide.u32 %rd67, %r48, 4;
add.s64 %rd69, %rd61, %rd67;
ld.shared.u32 %r49, [%rd69];
add.s32 %r87, %r49, %r87;

BB145_11:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB145_13;

add.s32 %r50, %r2, -4;
mul.wide.u32 %rd70, %r50, 4;
add.s64 %rd72, %rd61, %rd70;
ld.shared.u32 %r51, [%rd72];
add.s32 %r87, %r51, %r87;

BB145_13:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB145_15;

add.s32 %r52, %r2, -8;
mul.wide.u32 %rd73, %r52, 4;
add.s64 %rd75, %rd61, %rd73;
ld.shared.u32 %r53, [%rd75];
add.s32 %r87, %r53, %r87;

BB145_15:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB145_17;

add.s32 %r54, %r2, -16;
mul.wide.u32 %rd76, %r54, 4;
add.s64 %rd78, %rd61, %rd76;
ld.shared.u32 %r55, [%rd78];
add.s32 %r87, %r55, %r87;

BB145_17:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB145_19;

add.s32 %r56, %r2, -32;
mul.wide.u32 %rd79, %r56, 4;
add.s64 %rd81, %rd61, %rd79;
ld.shared.u32 %r57, [%rd81];
add.s32 %r87, %r57, %r87;

BB145_19:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB145_21;

add.s32 %r58, %r2, -64;
mul.wide.u32 %rd82, %r58, 4;
add.s64 %rd84, %rd61, %rd82;
ld.shared.u32 %r59, [%rd84];
add.s32 %r87, %r59, %r87;

BB145_21:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB145_23;

add.s32 %r60, %r2, -128;
mul.wide.u32 %rd85, %r60, 4;
add.s64 %rd87, %rd61, %rd85;
ld.shared.u32 %r61, [%rd87];
add.s32 %r87, %r61, %r87;

BB145_23:
bar.sync 0;
st.shared.u32 [%rd25], %r87;
bar.sync 0;
setp.eq.s32	%p13, %r4, %r3;
@%p13 bra BB145_25;

ld.shared.u32 %r62, [%rd25];
add.s32 %r63, %r62, -1;
cvt.u64.u32	%rd91, %r63;
add.s64 %rd92, %rd91, %rd136;
mul.lo.s64 %rd93, %rd92, %rd46;
shl.b64 %rd94, %rd93, 3;
add.s64 %rd95, %rd3, %rd94;
st.global.u64 [%rd95], %rd134;

BB145_25:
add.s64 %rd134, %rd134, 256;
add.s64 %rd135, %rd135, 512;
ld.shared.u32 %rd96, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd136, %rd96, %rd136;
bar.sync 0;
add.s64 %rd133, %rd132, 256;
setp.le.s64	%p14, %rd133, %rd130;
@%p14 bra BB145_7;

BB145_26:
setp.ge.s64	%p15, %rd132, %rd130;
@%p15 bra BB145_47;

add.s64 %rd97, %rd132, %rd53;
mov.u32 %r88, 0;
setp.ge.s64	%p16, %rd97, %rd130;
@%p16 bra BB145_29;

ld.global.s16 %r66, [%rd135];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r67, %f2;
cvt.s32.s16 %r68, %r67;
setp.ne.s32	%p17, %r66, %r68;
selp.u32	%r88, 1, 0, %p17;

BB145_29:
shl.b64 %rd98, %rd53, 2;
mov.u64 %rd99, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIsElEENS_10device_ptrIsEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd99, %rd98;
st.shared.u32 [%rd36], %r88;
bar.sync 0;
ld.shared.u32 %r89, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB145_31;

add.s32 %r69, %r2, -1;
mul.wide.u32 %rd100, %r69, 4;
add.s64 %rd102, %rd99, %rd100;
ld.shared.u32 %r70, [%rd102];
add.s32 %r89, %r70, %r89;

BB145_31:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB145_33;

add.s32 %r71, %r2, -2;
mul.wide.u32 %rd103, %r71, 4;
add.s64 %rd105, %rd99, %rd103;
ld.shared.u32 %r72, [%rd105];
add.s32 %r89, %r72, %r89;

BB145_33:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB145_35;

add.s32 %r73, %r2, -4;
mul.wide.u32 %rd106, %r73, 4;
add.s64 %rd108, %rd99, %rd106;
ld.shared.u32 %r74, [%rd108];
add.s32 %r89, %r74, %r89;

BB145_35:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB145_37;

add.s32 %r75, %r2, -8;
mul.wide.u32 %rd109, %r75, 4;
add.s64 %rd111, %rd99, %rd109;
ld.shared.u32 %r76, [%rd111];
add.s32 %r89, %r76, %r89;

BB145_37:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB145_39;

add.s32 %r77, %r2, -16;
mul.wide.u32 %rd112, %r77, 4;
add.s64 %rd114, %rd99, %rd112;
ld.shared.u32 %r78, [%rd114];
add.s32 %r89, %r78, %r89;

BB145_39:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB145_41;

add.s32 %r79, %r2, -32;
mul.wide.u32 %rd115, %r79, 4;
add.s64 %rd117, %rd99, %rd115;
ld.shared.u32 %r80, [%rd117];
add.s32 %r89, %r80, %r89;

BB145_41:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB145_43;

add.s32 %r81, %r2, -64;
mul.wide.u32 %rd118, %r81, 4;
add.s64 %rd120, %rd99, %rd118;
ld.shared.u32 %r82, [%rd120];
add.s32 %r89, %r82, %r89;

BB145_43:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB145_45;

add.s32 %r83, %r2, -128;
mul.wide.u32 %rd121, %r83, 4;
add.s64 %rd123, %rd99, %rd121;
ld.shared.u32 %r84, [%rd123];
add.s32 %r89, %r84, %r89;

BB145_45:
bar.sync 0;
st.shared.u32 [%rd36], %r89;
bar.sync 0;
setp.eq.s32	%p26, %r88, 0;
@%p26 bra BB145_47;

ld.shared.u32 %r85, [%rd36];
add.s32 %r86, %r85, -1;
cvt.u64.u32	%rd124, %r86;
add.s64 %rd125, %rd124, %rd136;
mul.lo.s64 %rd126, %rd125, %rd46;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd128, %rd3, %rd127;
st.global.u64 [%rd128], %rd134;

BB145_47:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .f32 %f<3>;
.reg .b32 %r<40>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r21, %ctaid.x;
cvt.u64.u32	%rd3, %r21;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB146_2;
bra.uni BB146_1;

BB146_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB146_3;

BB146_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB146_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 2;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd15, %r22;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB146_13;
bra.uni BB146_4;

BB146_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB146_17;

ld.global.u32 %r28, [%rd12];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r9, %f2;
setp.ne.s32	%p14, %r9, %r28;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 2;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB146_16;

BB146_15:
ld.global.u32 %r29, [%rd91];
setp.ne.s32	%p16, %r9, %r29;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 2;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB146_15;

BB146_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB146_17;

BB146_4:
ld.global.u32 %r23, [%rd12];
mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r3, %f1;
setp.ne.s32	%p3, %r3, %r23;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd88, %rd11, %rd15;
shl.b64 %rd56, %rd88, 2;
add.s64 %rd87, %rd1, %rd56;
setp.ge.s64	%p4, %rd88, %rd86;
@%p4 bra BB146_6;

BB146_5:
ld.global.u32 %r24, [%rd87];
setp.ne.s32	%p5, %r3, %r24;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 2;
add.s64 %rd87, %rd87, %rd58;
add.s64 %rd88, %rd88, %rd15;
setp.lt.s64	%p6, %rd88, %rd86;
@%p6 bra BB146_5;

BB146_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB146_8;

st.shared.u64 [%rd16], %rd89;

BB146_8:
cvt.u32.u64	%r25, %rd15;
setp.ge.u32	%p8, %r1, %r25;
@%p8 bra BB146_17;

mov.u32 %r36, %r1;
mov.u32 %r37, %r1;

BB146_10:
mov.u32 %r5, %r37;
bar.sync 0;
add.s32 %r7, %r5, %r1;
setp.lt.u32	%p9, %r2, %r7;
setp.ge.u32	%p10, %r2, %r36;
and.pred %p11, %p9, %p10;
@!%p11 bra BB146_12;
bra.uni BB146_11;

BB146_11:
sub.s32 %r26, %r2, %r36;
mul.wide.u32 %rd59, %r26, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB146_12:
add.s32 %r36, %r36, %r1;
setp.lt.u32	%p12, %r36, %r22;
mov.u32 %r37, %r7;
@%p12 bra BB146_10;

BB146_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r39, %rd70;
setp.ge.u32	%p18, %r22, %r39;
@%p18 bra BB146_22;

add.s32 %r38, %r22, %r2;
setp.ge.u32	%p19, %r38, %r39;
@%p19 bra BB146_21;

ld.shared.u64 %rd93, [%rd16];

BB146_20:
mul.wide.u32 %rd71, %r38, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r38, %r38, %r22;
setp.lt.u32	%p20, %r38, %r39;
@%p20 bra BB146_20;

BB146_21:
bar.sync 0;

BB146_22:
setp.lt.u32	%p21, %r39, 2;
@%p21 bra BB146_27;

not.b32 %r15, %r2;

BB146_24:
shr.u32 %r18, %r39, 1;
setp.ge.u32	%p22, %r2, %r18;
@%p22 bra BB146_26;

add.s32 %r32, %r39, %r15;
mul.wide.u32 %rd75, %r32, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB146_26:
bar.sync 0;
sub.s32 %r39, %r39, %r18;
setp.gt.u32	%p23, %r39, 1;
@%p23 bra BB146_24;

BB146_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB146_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r21, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB146_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .f32 %f<3>;
.reg .b32 %r<88>;
.reg .b64 %rd<137>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB147_2;
bra.uni BB147_1;

BB147_2:
mul.lo.s64 %rd129, %rd4, %rd2;
add.s64 %rd130, %rd129, %rd2;
bra.uni BB147_3;

BB147_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd129, %rd50, %rd51;
add.s64 %rd52, %rd129, %rd43;
min.s64 %rd130, %rd52, %rd40;

BB147_3:
mov.u64 %rd136, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd132, %rd129;
add.s64 %rd13, %rd53, %rd129;
add.s64 %rd134, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB147_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r43, %r1, -1;
mul.wide.u32 %rd55, %r43, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd136, %rd57, %rd45;

BB147_5:
cvta.to.global.u64 %rd58, %rd38;
shl.b64 %rd59, %rd13, 2;
add.s64 %rd135, %rd58, %rd59;
add.s64 %rd133, %rd129, 256;
setp.gt.s64	%p3, %rd133, %rd130;
@%p3 bra BB147_26;

mov.f32 %f1, 0f00000000;
cvt.rzi.s32.f32	%r3, %f1;

BB147_7:
mov.u64 %rd131, %rd133;
mov.u64 %rd132, %rd131;
ld.global.u32 %r4, [%rd135];
setp.ne.s32	%p4, %r3, %r4;
selp.u32	%r44, 1, 0, %p4;
mul.wide.u32 %rd60, %r2, 4;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd61, %rd60;
st.shared.u32 [%rd25], %r44;
bar.sync 0;
ld.shared.u32 %r85, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB147_9;

add.s32 %r45, %r2, -1;
mul.wide.u32 %rd62, %r45, 4;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u32 %r46, [%rd64];
add.s32 %r85, %r46, %r85;

BB147_9:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB147_11;

add.s32 %r47, %r2, -2;
mul.wide.u32 %rd67, %r47, 4;
add.s64 %rd69, %rd61, %rd67;
ld.shared.u32 %r48, [%rd69];
add.s32 %r85, %r48, %r85;

BB147_11:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB147_13;

add.s32 %r49, %r2, -4;
mul.wide.u32 %rd70, %r49, 4;
add.s64 %rd72, %rd61, %rd70;
ld.shared.u32 %r50, [%rd72];
add.s32 %r85, %r50, %r85;

BB147_13:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB147_15;

add.s32 %r51, %r2, -8;
mul.wide.u32 %rd73, %r51, 4;
add.s64 %rd75, %rd61, %rd73;
ld.shared.u32 %r52, [%rd75];
add.s32 %r85, %r52, %r85;

BB147_15:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB147_17;

add.s32 %r53, %r2, -16;
mul.wide.u32 %rd76, %r53, 4;
add.s64 %rd78, %rd61, %rd76;
ld.shared.u32 %r54, [%rd78];
add.s32 %r85, %r54, %r85;

BB147_17:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB147_19;

add.s32 %r55, %r2, -32;
mul.wide.u32 %rd79, %r55, 4;
add.s64 %rd81, %rd61, %rd79;
ld.shared.u32 %r56, [%rd81];
add.s32 %r85, %r56, %r85;

BB147_19:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB147_21;

add.s32 %r57, %r2, -64;
mul.wide.u32 %rd82, %r57, 4;
add.s64 %rd84, %rd61, %rd82;
ld.shared.u32 %r58, [%rd84];
add.s32 %r85, %r58, %r85;

BB147_21:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB147_23;

add.s32 %r59, %r2, -128;
mul.wide.u32 %rd85, %r59, 4;
add.s64 %rd87, %rd61, %rd85;
ld.shared.u32 %r60, [%rd87];
add.s32 %r85, %r60, %r85;

BB147_23:
bar.sync 0;
st.shared.u32 [%rd25], %r85;
bar.sync 0;
setp.eq.s32	%p13, %r3, %r4;
@%p13 bra BB147_25;

ld.shared.u32 %r61, [%rd25];
add.s32 %r62, %r61, -1;
cvt.u64.u32	%rd91, %r62;
add.s64 %rd92, %rd91, %rd136;
mul.lo.s64 %rd93, %rd92, %rd46;
shl.b64 %rd94, %rd93, 3;
add.s64 %rd95, %rd3, %rd94;
st.global.u64 [%rd95], %rd134;

BB147_25:
add.s64 %rd134, %rd134, 256;
add.s64 %rd135, %rd135, 1024;
ld.shared.u32 %rd96, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd136, %rd96, %rd136;
bar.sync 0;
add.s64 %rd133, %rd132, 256;
setp.le.s64	%p14, %rd133, %rd130;
@%p14 bra BB147_7;

BB147_26:
setp.ge.s64	%p15, %rd132, %rd130;
@%p15 bra BB147_47;

add.s64 %rd97, %rd132, %rd53;
mov.u32 %r86, 0;
setp.ge.s64	%p16, %rd97, %rd130;
@%p16 bra BB147_29;

ld.global.u32 %r65, [%rd135];
mov.f32 %f2, 0f00000000;
cvt.rzi.s32.f32	%r66, %f2;
setp.ne.s32	%p17, %r66, %r65;
selp.u32	%r86, 1, 0, %p17;

BB147_29:
shl.b64 %rd98, %rd53, 2;
mov.u64 %rd99, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIiElEENS_10device_ptrIiEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd99, %rd98;
st.shared.u32 [%rd36], %r86;
bar.sync 0;
ld.shared.u32 %r87, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB147_31;

add.s32 %r67, %r2, -1;
mul.wide.u32 %rd100, %r67, 4;
add.s64 %rd102, %rd99, %rd100;
ld.shared.u32 %r68, [%rd102];
add.s32 %r87, %r68, %r87;

BB147_31:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB147_33;

add.s32 %r69, %r2, -2;
mul.wide.u32 %rd103, %r69, 4;
add.s64 %rd105, %rd99, %rd103;
ld.shared.u32 %r70, [%rd105];
add.s32 %r87, %r70, %r87;

BB147_33:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB147_35;

add.s32 %r71, %r2, -4;
mul.wide.u32 %rd106, %r71, 4;
add.s64 %rd108, %rd99, %rd106;
ld.shared.u32 %r72, [%rd108];
add.s32 %r87, %r72, %r87;

BB147_35:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB147_37;

add.s32 %r73, %r2, -8;
mul.wide.u32 %rd109, %r73, 4;
add.s64 %rd111, %rd99, %rd109;
ld.shared.u32 %r74, [%rd111];
add.s32 %r87, %r74, %r87;

BB147_37:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB147_39;

add.s32 %r75, %r2, -16;
mul.wide.u32 %rd112, %r75, 4;
add.s64 %rd114, %rd99, %rd112;
ld.shared.u32 %r76, [%rd114];
add.s32 %r87, %r76, %r87;

BB147_39:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB147_41;

add.s32 %r77, %r2, -32;
mul.wide.u32 %rd115, %r77, 4;
add.s64 %rd117, %rd99, %rd115;
ld.shared.u32 %r78, [%rd117];
add.s32 %r87, %r78, %r87;

BB147_41:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB147_43;

add.s32 %r79, %r2, -64;
mul.wide.u32 %rd118, %r79, 4;
add.s64 %rd120, %rd99, %rd118;
ld.shared.u32 %r80, [%rd120];
add.s32 %r87, %r80, %r87;

BB147_43:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB147_45;

add.s32 %r81, %r2, -128;
mul.wide.u32 %rd121, %r81, 4;
add.s64 %rd123, %rd99, %rd121;
ld.shared.u32 %r82, [%rd123];
add.s32 %r87, %r82, %r87;

BB147_45:
bar.sync 0;
st.shared.u32 [%rd36], %r87;
bar.sync 0;
setp.eq.s32	%p26, %r86, 0;
@%p26 bra BB147_47;

ld.shared.u32 %r83, [%rd36];
add.s32 %r84, %r83, -1;
cvt.u64.u32	%rd124, %r84;
add.s64 %rd125, %rd124, %rd136;
mul.lo.s64 %rd126, %rd125, %rd46;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd128, %rd3, %rd127;
st.global.u64 [%rd128], %rd134;

BB147_47:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .f32 %f<3>;
.reg .b32 %r<34>;
.reg .b64 %rd<100>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd48, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd43;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB148_2;
bra.uni BB148_1;

BB148_2:
mul.lo.s64 %rd91, %rd3, %rd2;
add.s64 %rd92, %rd91, %rd2;
bra.uni BB148_3;

BB148_1:
sub.s64 %rd50, %rd3, %rd4;
mul.lo.s64 %rd51, %rd50, %rd48;
mul.lo.s64 %rd52, %rd2, %rd4;
add.s64 %rd91, %rd51, %rd52;
add.s64 %rd53, %rd91, %rd48;
min.s64 %rd92, %rd53, %rd45;

BB148_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd54, %r2;
add.s64 %rd11, %rd54, %rd91;
shl.b64 %rd55, %rd11, 3;
add.s64 %rd12, %rd1, %rd55;
sub.s64 %rd14, %rd92, %rd91;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd56, %r2, 8;
mov.u64 %rd57, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd57, %rd56;
@%p2 bra BB148_13;
bra.uni BB148_4;

BB148_13:
cvt.u64.u32	%rd28, %r1;
min.s64 %rd68, %rd14, %rd28;
setp.ge.s64	%p13, %rd54, %rd68;
@%p13 bra BB148_17;

ld.global.u64 %rd70, [%rd12];
mov.f32 %f2, 0f00000000;
cvt.rzi.s64.f32	%rd29, %f2;
setp.ne.s64	%p14, %rd29, %rd70;
selp.u64	%rd98, 1, 0, %p14;
add.s64 %rd96, %rd11, %rd28;
shl.b64 %rd71, %rd96, 3;
add.s64 %rd97, %rd1, %rd71;
setp.ge.s64	%p15, %rd96, %rd92;
@%p15 bra BB148_16;

BB148_15:
ld.global.u64 %rd72, [%rd97];
setp.ne.s64	%p16, %rd29, %rd72;
selp.u64	%rd73, 1, 0, %p16;
add.s64 %rd98, %rd73, %rd98;
shl.b64 %rd74, %rd28, 3;
add.s64 %rd97, %rd97, %rd74;
add.s64 %rd96, %rd96, %rd28;
setp.lt.s64	%p17, %rd96, %rd92;
@%p17 bra BB148_15;

BB148_16:
st.shared.u64 [%rd16], %rd98;
bra.uni BB148_17;

BB148_4:
ld.global.u64 %rd58, [%rd12];
mov.f32 %f1, 0f00000000;
cvt.rzi.s64.f32	%rd17, %f1;
setp.ne.s64	%p3, %rd17, %rd58;
selp.u64	%rd95, 1, 0, %p3;
add.s64 %rd94, %rd11, %rd15;
shl.b64 %rd59, %rd94, 3;
add.s64 %rd93, %rd1, %rd59;
setp.ge.s64	%p4, %rd94, %rd92;
@%p4 bra BB148_6;

BB148_5:
ld.global.u64 %rd60, [%rd93];
setp.ne.s64	%p5, %rd17, %rd60;
selp.u64	%rd61, 1, 0, %p5;
add.s64 %rd95, %rd61, %rd95;
shl.b64 %rd62, %rd15, 3;
add.s64 %rd93, %rd93, %rd62;
add.s64 %rd94, %rd94, %rd15;
setp.lt.s64	%p6, %rd94, %rd92;
@%p6 bra BB148_5;

BB148_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB148_8;

st.shared.u64 [%rd16], %rd95;

BB148_8:
cvt.u32.u64	%r21, %rd15;
setp.ge.u32	%p8, %r1, %r21;
@%p8 bra BB148_17;

mov.u32 %r30, %r1;
mov.u32 %r31, %r1;

BB148_10:
mov.u32 %r4, %r31;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r30;
and.pred %p11, %p9, %p10;
@!%p11 bra BB148_12;
bra.uni BB148_11;

BB148_11:
sub.s32 %r22, %r2, %r30;
mul.wide.u32 %rd63, %r22, 8;
add.s64 %rd65, %rd57, %rd63;
ld.shared.u64 %rd66, [%rd65];
add.s64 %rd67, %rd66, %rd95;
st.shared.u64 [%rd65], %rd67;

BB148_12:
add.s32 %r30, %r30, %r1;
setp.lt.u32	%p12, %r30, %r20;
mov.u32 %r31, %r6;
@%p12 bra BB148_10;

BB148_17:
bar.sync 0;
cvt.u64.u32	%rd75, %r1;
min.s64 %rd76, %rd75, %rd14;
cvt.u32.u64	%r33, %rd76;
setp.ge.u32	%p18, %r20, %r33;
@%p18 bra BB148_22;

add.s32 %r32, %r20, %r2;
setp.ge.u32	%p19, %r32, %r33;
@%p19 bra BB148_21;

ld.shared.u64 %rd99, [%rd16];

BB148_20:
mul.wide.u32 %rd77, %r32, 8;
add.s64 %rd79, %rd57, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.s64 %rd99, %rd80, %rd99;
st.shared.u64 [%rd16], %rd99;
add.s32 %r32, %r32, %r20;
setp.lt.u32	%p20, %r32, %r33;
@%p20 bra BB148_20;

BB148_21:
bar.sync 0;

BB148_22:
setp.lt.u32	%p21, %r33, 2;
@%p21 bra BB148_27;

not.b32 %r13, %r2;

BB148_24:
shr.u32 %r16, %r33, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB148_26;

add.s32 %r26, %r33, %r13;
mul.wide.u32 %rd81, %r26, 8;
add.s64 %rd83, %rd57, %rd81;
ld.shared.u64 %rd84, [%rd83];
ld.shared.u64 %rd85, [%rd16];
add.s64 %rd86, %rd84, %rd85;
st.shared.u64 [%rd16], %rd86;

BB148_26:
bar.sync 0;
sub.s32 %r33, %r33, %r16;
setp.gt.u32	%p23, %r33, 1;
@%p23 bra BB148_24;

BB148_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB148_29;

cvta.to.global.u64 %rd87, %rd44;
mul.wide.u32 %rd88, %r19, 8;
add.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd89], %rd90;

BB148_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .f32 %f<3>;
.reg .b32 %r<84>;
.reg .b64 %rd<141>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISF_NS8_IN13strided_rangeISF_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd48, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd49, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISH_NSA_IN13strided_rangeISH_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd49;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB149_2;
bra.uni BB149_1;

BB149_2:
mul.lo.s64 %rd133, %rd4, %rd2;
add.s64 %rd134, %rd133, %rd2;
bra.uni BB149_3;

BB149_1:
sub.s64 %rd51, %rd4, %rd1;
mul.lo.s64 %rd52, %rd51, %rd45;
mul.lo.s64 %rd53, %rd2, %rd1;
add.s64 %rd133, %rd52, %rd53;
add.s64 %rd54, %rd133, %rd45;
min.s64 %rd134, %rd54, %rd42;

BB149_3:
mov.u64 %rd140, %rd47;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd55, %r2;
mov.u64 %rd136, %rd133;
add.s64 %rd13, %rd55, %rd133;
add.s64 %rd138, %rd13, %rd39;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB149_5;

cvta.to.global.u64 %rd56, %rd41;
add.s32 %r41, %r1, -1;
mul.wide.u32 %rd57, %r41, 8;
add.s64 %rd58, %rd56, %rd57;
ld.global.u64 %rd59, [%rd58];
add.s64 %rd140, %rd59, %rd47;

BB149_5:
cvta.to.global.u64 %rd60, %rd40;
shl.b64 %rd61, %rd13, 3;
add.s64 %rd139, %rd60, %rd61;
add.s64 %rd137, %rd133, 256;
setp.gt.s64	%p3, %rd137, %rd134;
@%p3 bra BB149_26;

mov.f32 %f1, 0f00000000;
cvt.rzi.s64.f32	%rd21, %f1;

BB149_7:
mov.u64 %rd135, %rd137;
mov.u64 %rd136, %rd135;
ld.global.u64 %rd26, [%rd139];
setp.ne.s64	%p4, %rd21, %rd26;
selp.u32	%r42, 1, 0, %p4;
mul.wide.u32 %rd62, %r2, 4;
mov.u64 %rd63, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISF_NS8_IN13strided_rangeISF_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd27, %rd63, %rd62;
st.shared.u32 [%rd27], %r42;
bar.sync 0;
ld.shared.u32 %r81, [%rd27];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB149_9;

add.s32 %r43, %r2, -1;
mul.wide.u32 %rd64, %r43, 4;
add.s64 %rd66, %rd63, %rd64;
ld.shared.u32 %r44, [%rd66];
add.s32 %r81, %r44, %r81;

BB149_9:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB149_11;

add.s32 %r45, %r2, -2;
mul.wide.u32 %rd69, %r45, 4;
add.s64 %rd71, %rd63, %rd69;
ld.shared.u32 %r46, [%rd71];
add.s32 %r81, %r46, %r81;

BB149_11:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB149_13;

add.s32 %r47, %r2, -4;
mul.wide.u32 %rd72, %r47, 4;
add.s64 %rd74, %rd63, %rd72;
ld.shared.u32 %r48, [%rd74];
add.s32 %r81, %r48, %r81;

BB149_13:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB149_15;

add.s32 %r49, %r2, -8;
mul.wide.u32 %rd75, %r49, 4;
add.s64 %rd77, %rd63, %rd75;
ld.shared.u32 %r50, [%rd77];
add.s32 %r81, %r50, %r81;

BB149_15:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB149_17;

add.s32 %r51, %r2, -16;
mul.wide.u32 %rd78, %r51, 4;
add.s64 %rd80, %rd63, %rd78;
ld.shared.u32 %r52, [%rd80];
add.s32 %r81, %r52, %r81;

BB149_17:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB149_19;

add.s32 %r53, %r2, -32;
mul.wide.u32 %rd81, %r53, 4;
add.s64 %rd83, %rd63, %rd81;
ld.shared.u32 %r54, [%rd83];
add.s32 %r81, %r54, %r81;

BB149_19:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB149_21;

add.s32 %r55, %r2, -64;
mul.wide.u32 %rd84, %r55, 4;
add.s64 %rd86, %rd63, %rd84;
ld.shared.u32 %r56, [%rd86];
add.s32 %r81, %r56, %r81;

BB149_21:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB149_23;

add.s32 %r57, %r2, -128;
mul.wide.u32 %rd87, %r57, 4;
add.s64 %rd89, %rd63, %rd87;
ld.shared.u32 %r58, [%rd89];
add.s32 %r81, %r58, %r81;

BB149_23:
bar.sync 0;
st.shared.u32 [%rd27], %r81;
bar.sync 0;
setp.eq.s64	%p13, %rd21, %rd26;
@%p13 bra BB149_25;

ld.shared.u32 %r59, [%rd27];
add.s32 %r60, %r59, -1;
cvt.u64.u32	%rd93, %r60;
add.s64 %rd94, %rd93, %rd140;
mul.lo.s64 %rd95, %rd94, %rd48;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd97, %rd3, %rd96;
st.global.u64 [%rd97], %rd138;

BB149_25:
add.s64 %rd138, %rd138, 256;
add.s64 %rd139, %rd139, 2048;
ld.shared.u32 %rd98, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISF_NS8_IN13strided_rangeISF_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd140, %rd98, %rd140;
bar.sync 0;
add.s64 %rd137, %rd136, 256;
setp.le.s64	%p14, %rd137, %rd134;
@%p14 bra BB149_7;

BB149_26:
setp.ge.s64	%p15, %rd136, %rd134;
@%p15 bra BB149_47;

add.s64 %rd99, %rd136, %rd55;
mov.u32 %r82, 0;
setp.ge.s64	%p16, %rd99, %rd134;
@%p16 bra BB149_29;

ld.global.u64 %rd100, [%rd139];
mov.f32 %f2, 0f00000000;
cvt.rzi.s64.f32	%rd101, %f2;
setp.ne.s64	%p17, %rd101, %rd100;
selp.u32	%r82, 1, 0, %p17;

BB149_29:
shl.b64 %rd102, %rd55, 2;
mov.u64 %rd103, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIlElEENS_10device_ptrIlEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorISF_NS8_IN13strided_rangeISF_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd38, %rd103, %rd102;
st.shared.u32 [%rd38], %r82;
bar.sync 0;
ld.shared.u32 %r83, [%rd38];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB149_31;

add.s32 %r63, %r2, -1;
mul.wide.u32 %rd104, %r63, 4;
add.s64 %rd106, %rd103, %rd104;
ld.shared.u32 %r64, [%rd106];
add.s32 %r83, %r64, %r83;

BB149_31:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB149_33;

add.s32 %r65, %r2, -2;
mul.wide.u32 %rd107, %r65, 4;
add.s64 %rd109, %rd103, %rd107;
ld.shared.u32 %r66, [%rd109];
add.s32 %r83, %r66, %r83;

BB149_33:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB149_35;

add.s32 %r67, %r2, -4;
mul.wide.u32 %rd110, %r67, 4;
add.s64 %rd112, %rd103, %rd110;
ld.shared.u32 %r68, [%rd112];
add.s32 %r83, %r68, %r83;

BB149_35:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB149_37;

add.s32 %r69, %r2, -8;
mul.wide.u32 %rd113, %r69, 4;
add.s64 %rd115, %rd103, %rd113;
ld.shared.u32 %r70, [%rd115];
add.s32 %r83, %r70, %r83;

BB149_37:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB149_39;

add.s32 %r71, %r2, -16;
mul.wide.u32 %rd116, %r71, 4;
add.s64 %rd118, %rd103, %rd116;
ld.shared.u32 %r72, [%rd118];
add.s32 %r83, %r72, %r83;

BB149_39:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB149_41;

add.s32 %r73, %r2, -32;
mul.wide.u32 %rd119, %r73, 4;
add.s64 %rd121, %rd103, %rd119;
ld.shared.u32 %r74, [%rd121];
add.s32 %r83, %r74, %r83;

BB149_41:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB149_43;

add.s32 %r75, %r2, -64;
mul.wide.u32 %rd122, %r75, 4;
add.s64 %rd124, %rd103, %rd122;
ld.shared.u32 %r76, [%rd124];
add.s32 %r83, %r76, %r83;

BB149_43:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB149_45;

add.s32 %r77, %r2, -128;
mul.wide.u32 %rd125, %r77, 4;
add.s64 %rd127, %rd103, %rd125;
ld.shared.u32 %r78, [%rd127];
add.s32 %r83, %r78, %r83;

BB149_45:
bar.sync 0;
st.shared.u32 [%rd38], %r83;
bar.sync 0;
setp.eq.s32	%p26, %r82, 0;
@%p26 bra BB149_47;

ld.shared.u32 %r79, [%rd38];
add.s32 %r80, %r79, -1;
cvt.u64.u32	%rd128, %r80;
add.s64 %rd129, %rd128, %rd140;
mul.lo.s64 %rd130, %rd129, %rd48;
shl.b64 %rd131, %rd130, 3;
add.s64 %rd132, %rd3, %rd131;
st.global.u64 [%rd132], %rd138;

BB149_47:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<38>;
.reg .f32 %f<13>;
.reg .b32 %r<34>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISB_EElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB150_2;
bra.uni BB150_1;

BB150_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB150_3;

BB150_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB150_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 1;
add.s64 %rd15, %rd1, %rd53;
sub.s64 %rd13, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd14, %r20;
setp.lt.s64	%p2, %rd13, %rd14;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB150_13;
bra.uni BB150_4;

BB150_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd13, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB150_17;

ld.global.u16 %rs33, [%rd15];
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs32, %f7;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	
	{ cvt.f32.f16 %f9, %rs32;}


	setp.neu.f32	%p14, %f8, %f9;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 1;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB150_16;

BB150_15:
ld.global.u16 %rs36, [%rd91];

	{ cvt.rn.f16.f32 %rs35, %f7;}


	
	{ cvt.f32.f16 %f11, %rs36;}


	
	{ cvt.f32.f16 %f12, %rs35;}


	setp.neu.f32	%p16, %f11, %f12;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 1;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB150_15;

BB150_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB150_17;

BB150_4:
ld.global.u16 %rs27, [%rd15];
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f1;}


	
	{ cvt.f32.f16 %f2, %rs27;}


	
	{ cvt.f32.f16 %f3, %rs26;}


	setp.neu.f32	%p3, %f2, %f3;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd87, %rd11, %rd14;
shl.b64 %rd56, %rd87, 1;
add.s64 %rd88, %rd1, %rd56;
setp.ge.s64	%p4, %rd87, %rd86;
@%p4 bra BB150_6;

BB150_5:
ld.global.u16 %rs30, [%rd88];

	{ cvt.rn.f16.f32 %rs29, %f1;}


	
	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs29;}


	setp.neu.f32	%p5, %f5, %f6;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd14, 1;
add.s64 %rd88, %rd88, %rd58;
add.s64 %rd87, %rd87, %rd14;
setp.lt.s64	%p6, %rd87, %rd86;
@%p6 bra BB150_5;

BB150_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB150_8;

st.shared.u64 [%rd16], %rd89;

BB150_8:
cvt.u32.u64	%r21, %rd14;
setp.ge.u32	%p8, %r1, %r21;
@%p8 bra BB150_17;

mov.u32 %r30, %r1;
mov.u32 %r31, %r1;

BB150_10:
mov.u32 %r4, %r31;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r30;
and.pred %p11, %p9, %p10;
@!%p11 bra BB150_12;
bra.uni BB150_11;

BB150_11:
sub.s32 %r22, %r2, %r30;
mul.wide.u32 %rd59, %r22, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB150_12:
add.s32 %r30, %r30, %r1;
setp.lt.u32	%p12, %r30, %r20;
mov.u32 %r31, %r6;
@%p12 bra BB150_10;

BB150_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd13;
cvt.u32.u64	%r33, %rd70;
setp.ge.u32	%p18, %r20, %r33;
@%p18 bra BB150_22;

add.s32 %r32, %r20, %r2;
setp.ge.u32	%p19, %r32, %r33;
@%p19 bra BB150_21;

ld.shared.u64 %rd93, [%rd16];

BB150_20:
mul.wide.u32 %rd71, %r32, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r32, %r32, %r20;
setp.lt.u32	%p20, %r32, %r33;
@%p20 bra BB150_20;

BB150_21:
bar.sync 0;

BB150_22:
setp.lt.u32	%p21, %r33, 2;
@%p21 bra BB150_27;

not.b32 %r13, %r2;

BB150_24:
shr.u32 %r16, %r33, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB150_26;

add.s32 %r26, %r33, %r13;
mul.wide.u32 %rd75, %r26, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB150_26:
bar.sync 0;
sub.s32 %r33, %r33, %r16;
setp.gt.u32	%p23, %r33, 1;
@%p23 bra BB150_24;

BB150_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB150_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB150_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<39>;
.reg .f32 %f<9>;
.reg .b32 %r<84>;
.reg .b64 %rd<137>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISD_EElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENS8_IN13strided_rangeISW_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISF_EElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSI_IlEENSA_IN13strided_rangeISY_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB151_2;
bra.uni BB151_1;

BB151_2:
mul.lo.s64 %rd129, %rd4, %rd2;
add.s64 %rd130, %rd129, %rd2;
bra.uni BB151_3;

BB151_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd129, %rd50, %rd51;
add.s64 %rd52, %rd129, %rd43;
min.s64 %rd130, %rd52, %rd40;

BB151_3:
mov.u64 %rd136, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd132, %rd129;
add.s64 %rd13, %rd53, %rd129;
add.s64 %rd134, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB151_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r41, %r1, -1;
mul.wide.u32 %rd55, %r41, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd136, %rd57, %rd45;

BB151_5:
cvta.to.global.u64 %rd58, %rd38;
shl.b64 %rd59, %rd13, 1;
add.s64 %rd135, %rd58, %rd59;
add.s64 %rd133, %rd129, 256;
setp.gt.s64	%p3, %rd133, %rd130;
@%p3 bra BB151_25;

BB151_6:
mov.u64 %rd131, %rd133;
mov.u64 %rd132, %rd131;
ld.global.u16 %rs34, [%rd135];
mov.f32 %f3, 0f00000000;

	{ cvt.rn.f16.f32 %rs33, %f3;}


	
	{ cvt.f32.f16 %f4, %rs34;}


	
	{ cvt.f32.f16 %f5, %rs33;}


	setp.neu.f32	%p4, %f4, %f5;
selp.u32	%r42, 1, 0, %p4;
mul.wide.u32 %rd60, %r2, 4;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISD_EElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENS8_IN13strided_rangeISW_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd61, %rd60;
st.shared.u32 [%rd25], %r42;
bar.sync 0;
ld.shared.u32 %r81, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB151_8;

add.s32 %r43, %r2, -1;
mul.wide.u32 %rd62, %r43, 4;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u32 %r44, [%rd64];
add.s32 %r81, %r44, %r81;

BB151_8:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB151_10;

add.s32 %r45, %r2, -2;
mul.wide.u32 %rd67, %r45, 4;
add.s64 %rd69, %rd61, %rd67;
ld.shared.u32 %r46, [%rd69];
add.s32 %r81, %r46, %r81;

BB151_10:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB151_12;

add.s32 %r47, %r2, -4;
mul.wide.u32 %rd70, %r47, 4;
add.s64 %rd72, %rd61, %rd70;
ld.shared.u32 %r48, [%rd72];
add.s32 %r81, %r48, %r81;

BB151_12:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB151_14;

add.s32 %r49, %r2, -8;
mul.wide.u32 %rd73, %r49, 4;
add.s64 %rd75, %rd61, %rd73;
ld.shared.u32 %r50, [%rd75];
add.s32 %r81, %r50, %r81;

BB151_14:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB151_16;

add.s32 %r51, %r2, -16;
mul.wide.u32 %rd76, %r51, 4;
add.s64 %rd78, %rd61, %rd76;
ld.shared.u32 %r52, [%rd78];
add.s32 %r81, %r52, %r81;

BB151_16:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB151_18;

add.s32 %r53, %r2, -32;
mul.wide.u32 %rd79, %r53, 4;
add.s64 %rd81, %rd61, %rd79;
ld.shared.u32 %r54, [%rd81];
add.s32 %r81, %r54, %r81;

BB151_18:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB151_20;

add.s32 %r55, %r2, -64;
mul.wide.u32 %rd82, %r55, 4;
add.s64 %rd84, %rd61, %rd82;
ld.shared.u32 %r56, [%rd84];
add.s32 %r81, %r56, %r81;

BB151_20:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB151_22;

add.s32 %r57, %r2, -128;
mul.wide.u32 %rd85, %r57, 4;
add.s64 %rd87, %rd61, %rd85;
ld.shared.u32 %r58, [%rd87];
add.s32 %r81, %r58, %r81;

BB151_22:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.eq.f32	%p13, %f4, %f5;
@%p13 bra BB151_24;

ld.shared.u32 %r59, [%rd25];
add.s32 %r60, %r59, -1;
cvt.u64.u32	%rd91, %r60;
add.s64 %rd92, %rd91, %rd136;
mul.lo.s64 %rd93, %rd92, %rd46;
shl.b64 %rd94, %rd93, 3;
add.s64 %rd95, %rd3, %rd94;
st.global.u64 [%rd95], %rd134;

BB151_24:
add.s64 %rd134, %rd134, 256;
add.s64 %rd135, %rd135, 512;
ld.shared.u32 %rd96, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISD_EElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENS8_IN13strided_rangeISW_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd136, %rd96, %rd136;
bar.sync 0;
add.s64 %rd133, %rd132, 256;
setp.le.s64	%p14, %rd133, %rd130;
@%p14 bra BB151_6;

BB151_25:
setp.ge.s64	%p15, %rd132, %rd130;
@%p15 bra BB151_46;

add.s64 %rd97, %rd132, %rd53;
mov.u32 %r82, 0;
setp.ge.s64	%p16, %rd97, %rd130;
@%p16 bra BB151_28;

ld.global.u16 %rs37, [%rd135];
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs36, %f6;}


	
	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs36;}


	setp.neu.f32	%p17, %f7, %f8;
selp.u32	%r82, 1, 0, %p17;

BB151_28:
shl.b64 %rd98, %rd53, 2;
mov.u64 %rd99, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIN3c104HalfEElEENS_10device_ptrISD_EElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENS8_IN13strided_rangeISW_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd99, %rd98;
st.shared.u32 [%rd36], %r82;
bar.sync 0;
ld.shared.u32 %r83, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB151_30;

add.s32 %r63, %r2, -1;
mul.wide.u32 %rd100, %r63, 4;
add.s64 %rd102, %rd99, %rd100;
ld.shared.u32 %r64, [%rd102];
add.s32 %r83, %r64, %r83;

BB151_30:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB151_32;

add.s32 %r65, %r2, -2;
mul.wide.u32 %rd103, %r65, 4;
add.s64 %rd105, %rd99, %rd103;
ld.shared.u32 %r66, [%rd105];
add.s32 %r83, %r66, %r83;

BB151_32:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB151_34;

add.s32 %r67, %r2, -4;
mul.wide.u32 %rd106, %r67, 4;
add.s64 %rd108, %rd99, %rd106;
ld.shared.u32 %r68, [%rd108];
add.s32 %r83, %r68, %r83;

BB151_34:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB151_36;

add.s32 %r69, %r2, -8;
mul.wide.u32 %rd109, %r69, 4;
add.s64 %rd111, %rd99, %rd109;
ld.shared.u32 %r70, [%rd111];
add.s32 %r83, %r70, %r83;

BB151_36:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB151_38;

add.s32 %r71, %r2, -16;
mul.wide.u32 %rd112, %r71, 4;
add.s64 %rd114, %rd99, %rd112;
ld.shared.u32 %r72, [%rd114];
add.s32 %r83, %r72, %r83;

BB151_38:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB151_40;

add.s32 %r73, %r2, -32;
mul.wide.u32 %rd115, %r73, 4;
add.s64 %rd117, %rd99, %rd115;
ld.shared.u32 %r74, [%rd117];
add.s32 %r83, %r74, %r83;

BB151_40:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB151_42;

add.s32 %r75, %r2, -64;
mul.wide.u32 %rd118, %r75, 4;
add.s64 %rd120, %rd99, %rd118;
ld.shared.u32 %r76, [%rd120];
add.s32 %r83, %r76, %r83;

BB151_42:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB151_44;

add.s32 %r77, %r2, -128;
mul.wide.u32 %rd121, %r77, 4;
add.s64 %rd123, %rd99, %rd121;
ld.shared.u32 %r78, [%rd123];
add.s32 %r83, %r78, %r83;

BB151_44:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.eq.s32	%p26, %r82, 0;
@%p26 bra BB151_46;

ld.shared.u32 %r79, [%rd36];
add.s32 %r80, %r79, -1;
cvt.u64.u32	%rd124, %r80;
add.s64 %rd125, %rd124, %rd136;
mul.lo.s64 %rd126, %rd125, %rd46;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd128, %rd3, %rd127;
st.global.u64 [%rd128], %rd134;

BB151_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .f32 %f<5>;
.reg .b32 %r<34>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB152_2;
bra.uni BB152_1;

BB152_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB152_3;

BB152_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB152_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 2;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB152_13;
bra.uni BB152_4;

BB152_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB152_17;

ld.global.f32 %f3, [%rd12];
setp.neu.f32	%p14, %f3, 0f00000000;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 2;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB152_16;

BB152_15:
ld.global.f32 %f4, [%rd91];
setp.neu.f32	%p16, %f4, 0f00000000;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 2;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB152_15;

BB152_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB152_17;

BB152_4:
ld.global.f32 %f1, [%rd12];
setp.neu.f32	%p3, %f1, 0f00000000;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd88, %rd11, %rd15;
shl.b64 %rd56, %rd88, 2;
add.s64 %rd87, %rd1, %rd56;
setp.ge.s64	%p4, %rd88, %rd86;
@%p4 bra BB152_6;

BB152_5:
ld.global.f32 %f2, [%rd87];
setp.neu.f32	%p5, %f2, 0f00000000;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 2;
add.s64 %rd87, %rd87, %rd58;
add.s64 %rd88, %rd88, %rd15;
setp.lt.s64	%p6, %rd88, %rd86;
@%p6 bra BB152_5;

BB152_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB152_8;

st.shared.u64 [%rd16], %rd89;

BB152_8:
cvt.u32.u64	%r21, %rd15;
setp.ge.u32	%p8, %r1, %r21;
@%p8 bra BB152_17;

mov.u32 %r30, %r1;
mov.u32 %r31, %r1;

BB152_10:
mov.u32 %r4, %r31;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r30;
and.pred %p11, %p9, %p10;
@!%p11 bra BB152_12;
bra.uni BB152_11;

BB152_11:
sub.s32 %r22, %r2, %r30;
mul.wide.u32 %rd59, %r22, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB152_12:
add.s32 %r30, %r30, %r1;
setp.lt.u32	%p12, %r30, %r20;
mov.u32 %r31, %r6;
@%p12 bra BB152_10;

BB152_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r33, %rd70;
setp.ge.u32	%p18, %r20, %r33;
@%p18 bra BB152_22;

add.s32 %r32, %r20, %r2;
setp.ge.u32	%p19, %r32, %r33;
@%p19 bra BB152_21;

ld.shared.u64 %rd93, [%rd16];

BB152_20:
mul.wide.u32 %rd71, %r32, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r32, %r32, %r20;
setp.lt.u32	%p20, %r32, %r33;
@%p20 bra BB152_20;

BB152_21:
bar.sync 0;

BB152_22:
setp.lt.u32	%p21, %r33, 2;
@%p21 bra BB152_27;

not.b32 %r13, %r2;

BB152_24:
shr.u32 %r16, %r33, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB152_26;

add.s32 %r26, %r33, %r13;
mul.wide.u32 %rd75, %r26, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB152_26:
bar.sync 0;
sub.s32 %r33, %r33, %r16;
setp.gt.u32	%p23, %r33, 1;
@%p23 bra BB152_24;

BB152_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB152_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB152_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .f32 %f<3>;
.reg .b32 %r<84>;
.reg .b64 %rd<137>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB153_2;
bra.uni BB153_1;

BB153_2:
mul.lo.s64 %rd129, %rd4, %rd2;
add.s64 %rd130, %rd129, %rd2;
bra.uni BB153_3;

BB153_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd129, %rd50, %rd51;
add.s64 %rd52, %rd129, %rd43;
min.s64 %rd130, %rd52, %rd40;

BB153_3:
mov.u64 %rd136, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd132, %rd129;
add.s64 %rd13, %rd53, %rd129;
add.s64 %rd134, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB153_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r41, %r1, -1;
mul.wide.u32 %rd55, %r41, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd136, %rd57, %rd45;

BB153_5:
cvta.to.global.u64 %rd58, %rd38;
shl.b64 %rd59, %rd13, 2;
add.s64 %rd135, %rd58, %rd59;
add.s64 %rd133, %rd129, 256;
setp.gt.s64	%p3, %rd133, %rd130;
@%p3 bra BB153_25;

BB153_6:
mov.u64 %rd131, %rd133;
mov.u64 %rd132, %rd131;
ld.global.f32 %f1, [%rd135];
setp.neu.f32	%p4, %f1, 0f00000000;
selp.u32	%r42, 1, 0, %p4;
mul.wide.u32 %rd60, %r2, 4;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd61, %rd60;
st.shared.u32 [%rd25], %r42;
bar.sync 0;
ld.shared.u32 %r81, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB153_8;

add.s32 %r43, %r2, -1;
mul.wide.u32 %rd62, %r43, 4;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u32 %r44, [%rd64];
add.s32 %r81, %r44, %r81;

BB153_8:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB153_10;

add.s32 %r45, %r2, -2;
mul.wide.u32 %rd67, %r45, 4;
add.s64 %rd69, %rd61, %rd67;
ld.shared.u32 %r46, [%rd69];
add.s32 %r81, %r46, %r81;

BB153_10:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB153_12;

add.s32 %r47, %r2, -4;
mul.wide.u32 %rd70, %r47, 4;
add.s64 %rd72, %rd61, %rd70;
ld.shared.u32 %r48, [%rd72];
add.s32 %r81, %r48, %r81;

BB153_12:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB153_14;

add.s32 %r49, %r2, -8;
mul.wide.u32 %rd73, %r49, 4;
add.s64 %rd75, %rd61, %rd73;
ld.shared.u32 %r50, [%rd75];
add.s32 %r81, %r50, %r81;

BB153_14:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB153_16;

add.s32 %r51, %r2, -16;
mul.wide.u32 %rd76, %r51, 4;
add.s64 %rd78, %rd61, %rd76;
ld.shared.u32 %r52, [%rd78];
add.s32 %r81, %r52, %r81;

BB153_16:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB153_18;

add.s32 %r53, %r2, -32;
mul.wide.u32 %rd79, %r53, 4;
add.s64 %rd81, %rd61, %rd79;
ld.shared.u32 %r54, [%rd81];
add.s32 %r81, %r54, %r81;

BB153_18:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB153_20;

add.s32 %r55, %r2, -64;
mul.wide.u32 %rd82, %r55, 4;
add.s64 %rd84, %rd61, %rd82;
ld.shared.u32 %r56, [%rd84];
add.s32 %r81, %r56, %r81;

BB153_20:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB153_22;

add.s32 %r57, %r2, -128;
mul.wide.u32 %rd85, %r57, 4;
add.s64 %rd87, %rd61, %rd85;
ld.shared.u32 %r58, [%rd87];
add.s32 %r81, %r58, %r81;

BB153_22:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.eq.f32	%p13, %f1, 0f00000000;
@%p13 bra BB153_24;

ld.shared.u32 %r59, [%rd25];
add.s32 %r60, %r59, -1;
cvt.u64.u32	%rd91, %r60;
add.s64 %rd92, %rd91, %rd136;
mul.lo.s64 %rd93, %rd92, %rd46;
shl.b64 %rd94, %rd93, 3;
add.s64 %rd95, %rd3, %rd94;
st.global.u64 [%rd95], %rd134;

BB153_24:
add.s64 %rd134, %rd134, 256;
add.s64 %rd135, %rd135, 1024;
ld.shared.u32 %rd96, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd136, %rd96, %rd136;
bar.sync 0;
add.s64 %rd133, %rd132, 256;
setp.le.s64	%p14, %rd133, %rd130;
@%p14 bra BB153_6;

BB153_25:
setp.ge.s64	%p15, %rd132, %rd130;
@%p15 bra BB153_46;

add.s64 %rd97, %rd132, %rd53;
mov.u32 %r82, 0;
setp.ge.s64	%p16, %rd97, %rd130;
@%p16 bra BB153_28;

ld.global.f32 %f2, [%rd135];
setp.neu.f32	%p17, %f2, 0f00000000;
selp.u32	%r82, 1, 0, %p17;

BB153_28:
shl.b64 %rd98, %rd53, 2;
mov.u64 %rd99, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIfElEENS_10device_ptrIfEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd99, %rd98;
st.shared.u32 [%rd36], %r82;
bar.sync 0;
ld.shared.u32 %r83, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB153_30;

add.s32 %r63, %r2, -1;
mul.wide.u32 %rd100, %r63, 4;
add.s64 %rd102, %rd99, %rd100;
ld.shared.u32 %r64, [%rd102];
add.s32 %r83, %r64, %r83;

BB153_30:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB153_32;

add.s32 %r65, %r2, -2;
mul.wide.u32 %rd103, %r65, 4;
add.s64 %rd105, %rd99, %rd103;
ld.shared.u32 %r66, [%rd105];
add.s32 %r83, %r66, %r83;

BB153_32:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB153_34;

add.s32 %r67, %r2, -4;
mul.wide.u32 %rd106, %r67, 4;
add.s64 %rd108, %rd99, %rd106;
ld.shared.u32 %r68, [%rd108];
add.s32 %r83, %r68, %r83;

BB153_34:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB153_36;

add.s32 %r69, %r2, -8;
mul.wide.u32 %rd109, %r69, 4;
add.s64 %rd111, %rd99, %rd109;
ld.shared.u32 %r70, [%rd111];
add.s32 %r83, %r70, %r83;

BB153_36:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB153_38;

add.s32 %r71, %r2, -16;
mul.wide.u32 %rd112, %r71, 4;
add.s64 %rd114, %rd99, %rd112;
ld.shared.u32 %r72, [%rd114];
add.s32 %r83, %r72, %r83;

BB153_38:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB153_40;

add.s32 %r73, %r2, -32;
mul.wide.u32 %rd115, %r73, 4;
add.s64 %rd117, %rd99, %rd115;
ld.shared.u32 %r74, [%rd117];
add.s32 %r83, %r74, %r83;

BB153_40:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB153_42;

add.s32 %r75, %r2, -64;
mul.wide.u32 %rd118, %r75, 4;
add.s64 %rd120, %rd99, %rd118;
ld.shared.u32 %r76, [%rd120];
add.s32 %r83, %r76, %r83;

BB153_42:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB153_44;

add.s32 %r77, %r2, -128;
mul.wide.u32 %rd121, %r77, 4;
add.s64 %rd123, %rd99, %rd121;
ld.shared.u32 %r78, [%rd123];
add.s32 %r83, %r78, %r83;

BB153_44:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.eq.s32	%p26, %r82, 0;
@%p26 bra BB153_46;

ld.shared.u32 %r79, [%rd36];
add.s32 %r80, %r79, -1;
cvt.u64.u32	%rd124, %r80;
add.s64 %rd125, %rd124, %rd136;
mul.lo.s64 %rd126, %rd125, %rd46;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd128, %rd3, %rd127;
st.global.u64 [%rd128], %rd134;

BB153_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .b32 %r<34>;
.reg .f64 %fd<5>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB154_2;
bra.uni BB154_1;

BB154_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB154_3;

BB154_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB154_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 3;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB154_13;
bra.uni BB154_4;

BB154_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB154_17;

ld.global.f64 %fd3, [%rd12];
setp.neu.f64	%p14, %fd3, 0d0000000000000000;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 3;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB154_16;

BB154_15:
ld.global.f64 %fd4, [%rd91];
setp.neu.f64	%p16, %fd4, 0d0000000000000000;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 3;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB154_15;

BB154_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB154_17;

BB154_4:
ld.global.f64 %fd1, [%rd12];
setp.neu.f64	%p3, %fd1, 0d0000000000000000;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd88, %rd11, %rd15;
shl.b64 %rd56, %rd88, 3;
add.s64 %rd87, %rd1, %rd56;
setp.ge.s64	%p4, %rd88, %rd86;
@%p4 bra BB154_6;

BB154_5:
ld.global.f64 %fd2, [%rd87];
setp.neu.f64	%p5, %fd2, 0d0000000000000000;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 3;
add.s64 %rd87, %rd87, %rd58;
add.s64 %rd88, %rd88, %rd15;
setp.lt.s64	%p6, %rd88, %rd86;
@%p6 bra BB154_5;

BB154_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB154_8;

st.shared.u64 [%rd16], %rd89;

BB154_8:
cvt.u32.u64	%r21, %rd15;
setp.ge.u32	%p8, %r1, %r21;
@%p8 bra BB154_17;

mov.u32 %r30, %r1;
mov.u32 %r31, %r1;

BB154_10:
mov.u32 %r4, %r31;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r30;
and.pred %p11, %p9, %p10;
@!%p11 bra BB154_12;
bra.uni BB154_11;

BB154_11:
sub.s32 %r22, %r2, %r30;
mul.wide.u32 %rd59, %r22, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB154_12:
add.s32 %r30, %r30, %r1;
setp.lt.u32	%p12, %r30, %r20;
mov.u32 %r31, %r6;
@%p12 bra BB154_10;

BB154_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r33, %rd70;
setp.ge.u32	%p18, %r20, %r33;
@%p18 bra BB154_22;

add.s32 %r32, %r20, %r2;
setp.ge.u32	%p19, %r32, %r33;
@%p19 bra BB154_21;

ld.shared.u64 %rd93, [%rd16];

BB154_20:
mul.wide.u32 %rd71, %r32, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r32, %r32, %r20;
setp.lt.u32	%p20, %r32, %r33;
@%p20 bra BB154_20;

BB154_21:
bar.sync 0;

BB154_22:
setp.lt.u32	%p21, %r33, 2;
@%p21 bra BB154_27;

not.b32 %r13, %r2;

BB154_24:
shr.u32 %r16, %r33, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB154_26;

add.s32 %r26, %r33, %r13;
mul.wide.u32 %rd75, %r26, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB154_26:
bar.sync 0;
sub.s32 %r33, %r33, %r16;
setp.gt.u32	%p23, %r33, 1;
@%p23 bra BB154_24;

BB154_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB154_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB154_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .b32 %r<84>;
.reg .f64 %fd<3>;
.reg .b64 %rd<137>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata[1024];

ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES8_S8_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS8_EENSB_15normal_iteratorINS_7pointerIlNSB_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES8_S8_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSG_IlEENSA_IN13strided_rangeISW_E14stride_functorES9_S8_S8_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
cvta.to.global.u64 %rd3, %rd47;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd4, %r1;
setp.lt.s64	%p1, %rd4, %rd1;
@%p1 bra BB155_2;
bra.uni BB155_1;

BB155_2:
mul.lo.s64 %rd129, %rd4, %rd2;
add.s64 %rd130, %rd129, %rd2;
bra.uni BB155_3;

BB155_1:
sub.s64 %rd49, %rd4, %rd1;
mul.lo.s64 %rd50, %rd49, %rd43;
mul.lo.s64 %rd51, %rd2, %rd1;
add.s64 %rd129, %rd50, %rd51;
add.s64 %rd52, %rd129, %rd43;
min.s64 %rd130, %rd52, %rd40;

BB155_3:
mov.u64 %rd136, %rd45;
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd53, %r2;
mov.u64 %rd132, %rd129;
add.s64 %rd13, %rd53, %rd129;
add.s64 %rd134, %rd13, %rd37;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB155_5;

cvta.to.global.u64 %rd54, %rd39;
add.s32 %r41, %r1, -1;
mul.wide.u32 %rd55, %r41, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd57, [%rd56];
add.s64 %rd136, %rd57, %rd45;

BB155_5:
cvta.to.global.u64 %rd58, %rd38;
shl.b64 %rd59, %rd13, 3;
add.s64 %rd135, %rd58, %rd59;
add.s64 %rd133, %rd129, 256;
setp.gt.s64	%p3, %rd133, %rd130;
@%p3 bra BB155_25;

BB155_6:
mov.u64 %rd131, %rd133;
mov.u64 %rd132, %rd131;
ld.global.f64 %fd1, [%rd135];
setp.neu.f64	%p4, %fd1, 0d0000000000000000;
selp.u32	%r42, 1, 0, %p4;
mul.wide.u32 %rd60, %r2, 4;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd25, %rd61, %rd60;
st.shared.u32 [%rd25], %r42;
bar.sync 0;
ld.shared.u32 %r81, [%rd25];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB155_8;

add.s32 %r43, %r2, -1;
mul.wide.u32 %rd62, %r43, 4;
add.s64 %rd64, %rd61, %rd62;
ld.shared.u32 %r44, [%rd64];
add.s32 %r81, %r44, %r81;

BB155_8:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB155_10;

add.s32 %r45, %r2, -2;
mul.wide.u32 %rd67, %r45, 4;
add.s64 %rd69, %rd61, %rd67;
ld.shared.u32 %r46, [%rd69];
add.s32 %r81, %r46, %r81;

BB155_10:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB155_12;

add.s32 %r47, %r2, -4;
mul.wide.u32 %rd70, %r47, 4;
add.s64 %rd72, %rd61, %rd70;
ld.shared.u32 %r48, [%rd72];
add.s32 %r81, %r48, %r81;

BB155_12:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB155_14;

add.s32 %r49, %r2, -8;
mul.wide.u32 %rd73, %r49, 4;
add.s64 %rd75, %rd61, %rd73;
ld.shared.u32 %r50, [%rd75];
add.s32 %r81, %r50, %r81;

BB155_14:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB155_16;

add.s32 %r51, %r2, -16;
mul.wide.u32 %rd76, %r51, 4;
add.s64 %rd78, %rd61, %rd76;
ld.shared.u32 %r52, [%rd78];
add.s32 %r81, %r52, %r81;

BB155_16:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB155_18;

add.s32 %r53, %r2, -32;
mul.wide.u32 %rd79, %r53, 4;
add.s64 %rd81, %rd61, %rd79;
ld.shared.u32 %r54, [%rd81];
add.s32 %r81, %r54, %r81;

BB155_18:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB155_20;

add.s32 %r55, %r2, -64;
mul.wide.u32 %rd82, %r55, 4;
add.s64 %rd84, %rd61, %rd82;
ld.shared.u32 %r56, [%rd84];
add.s32 %r81, %r56, %r81;

BB155_20:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB155_22;

add.s32 %r57, %r2, -128;
mul.wide.u32 %rd85, %r57, 4;
add.s64 %rd87, %rd61, %rd85;
ld.shared.u32 %r58, [%rd87];
add.s32 %r81, %r58, %r81;

BB155_22:
bar.sync 0;
st.shared.u32 [%rd25], %r81;
bar.sync 0;
setp.eq.f64	%p13, %fd1, 0d0000000000000000;
@%p13 bra BB155_24;

ld.shared.u32 %r59, [%rd25];
add.s32 %r60, %r59, -1;
cvt.u64.u32	%rd91, %r60;
add.s64 %rd92, %rd91, %rd136;
mul.lo.s64 %rd93, %rd92, %rd46;
shl.b64 %rd94, %rd93, 3;
add.s64 %rd95, %rd3, %rd94;
st.global.u64 [%rd95], %rd134;

BB155_24:
add.s64 %rd134, %rd134, 256;
add.s64 %rd135, %rd135, 2048;
ld.shared.u32 %rd96, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata+1020];
add.s64 %rd136, %rd96, %rd136;
bar.sync 0;
add.s64 %rd133, %rd132, 256;
setp.le.s64	%p14, %rd133, %rd130;
@%p14 bra BB155_6;

BB155_25:
setp.ge.s64	%p15, %rd132, %rd130;
@%p15 bra BB155_46;

add.s64 %rd97, %rd132, %rd53;
mov.u32 %r82, 0;
setp.ge.s64	%p16, %rd97, %rd130;
@%p16 bra BB155_28;

ld.global.f64 %fd2, [%rd135];
setp.neu.f64	%p17, %fd2, 0d0000000000000000;
selp.u32	%r82, 1, 0, %p17;

BB155_28:
shl.b64 %rd98, %rd53, 2;
mov.u64 %rd99, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_17counting_iteratorIlNS_11use_defaultES6_S6_EENS_18transform_iteratorINS_6detail21predicate_to_integralI9NonZeroOpIdElEENS_10device_ptrIdEElS6_EENS9_15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEES6_S6_EEEENS0_6detail8internal21uniform_decompositionIlEENS_20permutation_iteratorINSE_IlEENS8_IN13strided_rangeISU_E14stride_functorES7_S6_S6_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_217179_43_non_const_sdata;
add.s64 %rd36, %rd99, %rd98;
st.shared.u32 [%rd36], %r82;
bar.sync 0;
ld.shared.u32 %r83, [%rd36];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB155_30;

add.s32 %r63, %r2, -1;
mul.wide.u32 %rd100, %r63, 4;
add.s64 %rd102, %rd99, %rd100;
ld.shared.u32 %r64, [%rd102];
add.s32 %r83, %r64, %r83;

BB155_30:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB155_32;

add.s32 %r65, %r2, -2;
mul.wide.u32 %rd103, %r65, 4;
add.s64 %rd105, %rd99, %rd103;
ld.shared.u32 %r66, [%rd105];
add.s32 %r83, %r66, %r83;

BB155_32:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB155_34;

add.s32 %r67, %r2, -4;
mul.wide.u32 %rd106, %r67, 4;
add.s64 %rd108, %rd99, %rd106;
ld.shared.u32 %r68, [%rd108];
add.s32 %r83, %r68, %r83;

BB155_34:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB155_36;

add.s32 %r69, %r2, -8;
mul.wide.u32 %rd109, %r69, 4;
add.s64 %rd111, %rd99, %rd109;
ld.shared.u32 %r70, [%rd111];
add.s32 %r83, %r70, %r83;

BB155_36:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB155_38;

add.s32 %r71, %r2, -16;
mul.wide.u32 %rd112, %r71, 4;
add.s64 %rd114, %rd99, %rd112;
ld.shared.u32 %r72, [%rd114];
add.s32 %r83, %r72, %r83;

BB155_38:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB155_40;

add.s32 %r73, %r2, -32;
mul.wide.u32 %rd115, %r73, 4;
add.s64 %rd117, %rd99, %rd115;
ld.shared.u32 %r74, [%rd117];
add.s32 %r83, %r74, %r83;

BB155_40:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB155_42;

add.s32 %r75, %r2, -64;
mul.wide.u32 %rd118, %r75, 4;
add.s64 %rd120, %rd99, %rd118;
ld.shared.u32 %r76, [%rd120];
add.s32 %r83, %r76, %r83;

BB155_42:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB155_44;

add.s32 %r77, %r2, -128;
mul.wide.u32 %rd121, %r77, 4;
add.s64 %rd123, %rd99, %rd121;
ld.shared.u32 %r78, [%rd123];
add.s32 %r83, %r78, %r83;

BB155_44:
bar.sync 0;
st.shared.u32 [%rd36], %r83;
bar.sync 0;
setp.eq.s32	%p26, %r82, 0;
@%p26 bra BB155_46;

ld.shared.u32 %r79, [%rd36];
add.s32 %r80, %r79, -1;
cvt.u64.u32	%rd124, %r80;
add.s64 %rd125, %rd124, %rd136;
mul.lo.s64 %rd126, %rd125, %rd46;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd128, %rd3, %rd127;
st.global.u64 [%rd128], %rd134;

BB155_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


