Reading timing models for corner max_ss_125C_4v50…
Reading cell library for the 'max_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000339    0.984459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015689    0.352692    1.414687    2.399147 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.352692    0.000305    2.399452 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004940    0.537690    0.398559    2.798011 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.537690    0.000053    2.798064 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003526    0.294994    0.258655    3.056720 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.294994    0.000036    3.056755 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.056755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000339    0.984459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084459   clock uncertainty
                                  0.000000    1.084459   clock reconvergence pessimism
                                  0.196435    1.280895   library hold time
                                              1.280895   data required time
---------------------------------------------------------------------------------------------
                                              1.280895   data required time
                                             -3.056755   data arrival time
---------------------------------------------------------------------------------------------
                                              1.775861   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000434    0.981304 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019483    0.406266    1.456877    2.438182 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.406267    0.000524    2.438706 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007254    0.541819    0.452156    2.890862 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.541819    0.000158    2.891020 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003784    0.386613    0.341972    3.232992 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.386613    0.000040    3.233032 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.233032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000434    0.981304 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081304   clock uncertainty
                                  0.000000    1.081304   clock reconvergence pessimism
                                  0.175101    1.256406   library hold time
                                              1.256406   data required time
---------------------------------------------------------------------------------------------
                                              1.256406   data required time
                                             -3.233032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.976626   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000158    0.984279 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025887    0.498958    1.523568    2.507847 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.498958    0.000170    2.508017 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007290    0.559856    0.605708    3.113725 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.559856    0.000161    3.113885 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005157    0.329865    0.292926    3.406811 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.329865    0.000108    3.406919 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.406919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000158    0.984279 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084279   clock uncertainty
                                  0.000000    1.084279   clock reconvergence pessimism
                                  0.188673    1.272952   library hold time
                                              1.272952   data required time
---------------------------------------------------------------------------------------------
                                              1.272952   data required time
                                             -3.406919   data arrival time
---------------------------------------------------------------------------------------------
                                              2.133967   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348    0.984469 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.035843    1.097052    2.200878    3.185346 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.097052    0.000474    3.185820 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007735    0.452931    0.333954    3.519774 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.452931    0.000192    3.519967 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.519967   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348    0.984469 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084469   clock uncertainty
                                  0.000000    1.084469   clock reconvergence pessimism
                                  0.161282    1.245750   library hold time
                                              1.245750   data required time
---------------------------------------------------------------------------------------------
                                              1.245750   data required time
                                             -3.519967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.274216   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000392    0.981263 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.020213    0.417346    1.464789    2.446052 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.417346    0.000382    2.446434 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003206    0.270856    0.747919    3.194353 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.270856    0.000031    3.194384 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003386    0.206682    0.622949    3.817333 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.206682    0.000033    3.817367 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.817367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000392    0.981263 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081263   clock uncertainty
                                  0.000000    1.081263   clock reconvergence pessimism
                                  0.216542    1.297805   library hold time
                                              1.297805   data required time
---------------------------------------------------------------------------------------------
                                              1.297805   data required time
                                             -3.817367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.519561   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000423    0.984544 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004673    0.313331    1.673614    2.658158 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.313331    0.000046    2.658204 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.009343    0.378071    0.325107    2.983310 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.378071    0.000254    2.983565 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015770    0.753423    0.561194    3.544759 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.753423    0.000142    3.544900 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003992    0.313542    0.226548    3.771449 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.313542    0.000044    3.771493 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004211    0.193662    0.501796    4.273289 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.193662    0.000048    4.273336 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.273336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174    0.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081045   clock uncertainty
                                  0.000000    1.081045   clock reconvergence pessimism
                                  0.220007    1.301052   library hold time
                                              1.301052   data required time
---------------------------------------------------------------------------------------------
                                              1.301052   data required time
                                             -4.273336   data arrival time
---------------------------------------------------------------------------------------------
                                              2.972284   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966091    0.005163    5.278910 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.082772    0.642804    0.905703    6.184612 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.642807    0.002311    6.186924 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.186924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000450    0.984570 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084570   clock uncertainty
                                  0.000000    1.084570   clock reconvergence pessimism
                                  0.686548    1.771119   library removal time
                                              1.771119   data required time
---------------------------------------------------------------------------------------------
                                              1.771119   data required time
                                             -6.186924   data arrival time
---------------------------------------------------------------------------------------------
                                              4.415805   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716331    0.004372    6.222046 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348    0.984469 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084469   clock uncertainty
                                  0.000000    1.084469   clock reconvergence pessimism
                                  0.694134    1.778603   library removal time
                                              1.778603   data required time
---------------------------------------------------------------------------------------------
                                              1.778603   data required time
                                             -6.222046   data arrival time
---------------------------------------------------------------------------------------------
                                              4.443443   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716343    0.004856    6.222530 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000158    0.984279 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084279   clock uncertainty
                                  0.000000    1.084279   clock reconvergence pessimism
                                  0.694135    1.778414   library removal time
                                              1.778414   data required time
---------------------------------------------------------------------------------------------
                                              1.778414   data required time
                                             -6.222530   data arrival time
---------------------------------------------------------------------------------------------
                                              4.444116   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716355    0.005297    6.222971 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000423    0.984544 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084544   clock uncertainty
                                  0.000000    1.084544   clock reconvergence pessimism
                                  0.694137    1.778680   library removal time
                                              1.778680   data required time
---------------------------------------------------------------------------------------------
                                              1.778680   data required time
                                             -6.222971   data arrival time
---------------------------------------------------------------------------------------------
                                              4.444290   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716353    0.005223    6.222897 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000339    0.984459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084459   clock uncertainty
                                  0.000000    1.084459   clock reconvergence pessimism
                                  0.694137    1.778596   library removal time
                                              1.778596   data required time
---------------------------------------------------------------------------------------------
                                              1.778596   data required time
                                             -6.222897   data arrival time
---------------------------------------------------------------------------------------------
                                              4.444301   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716356    0.005328    6.223002 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.223002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000448    0.984568 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084568   clock uncertainty
                                  0.000000    1.084568   clock reconvergence pessimism
                                  0.694137    1.778705   library removal time
                                              1.778705   data required time
---------------------------------------------------------------------------------------------
                                              1.778705   data required time
                                             -6.223002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.444297   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684564    0.003508    7.303125 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000392    0.981263 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081263   clock uncertainty
                                  0.000000    1.081263   clock reconvergence pessimism
                                  0.690008    1.771271   library removal time
                                              1.771271   data required time
---------------------------------------------------------------------------------------------
                                              1.771271   data required time
                                             -7.303125   data arrival time
---------------------------------------------------------------------------------------------
                                              5.531855   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684565    0.003612    7.303229 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000434    0.981304 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081304   clock uncertainty
                                  0.000000    1.081304   clock reconvergence pessimism
                                  0.690008    1.771312   library removal time
                                              1.771312   data required time
---------------------------------------------------------------------------------------------
                                              1.771312   data required time
                                             -7.303229   data arrival time
---------------------------------------------------------------------------------------------
                                              5.531917   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684564    0.003585    7.303202 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174    0.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.081045   clock uncertainty
                                  0.000000    1.081045   clock reconvergence pessimism
                                  0.690008    1.771053   library removal time
                                              1.771053   data required time
---------------------------------------------------------------------------------------------
                                              1.771053   data required time
                                             -7.303202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.532150   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174    0.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.038693    1.171136    2.244619    3.225664 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      1.171136    0.000255    3.225919 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.047634    1.386169    1.160436    4.386355 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net26 (net)
                      1.386169    0.000946    4.387301 ^ fanout25/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.056182    0.831421    0.822980    5.210281 ^ fanout25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net25 (net)
                      0.831421    0.000673    5.210954 ^ fanout24/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.061544    0.900709    0.832392    6.043345 ^ fanout24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net24 (net)
                      0.900731    0.002467    6.045813 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003992    0.613078    0.756360    6.802172 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.613078    0.000044    6.802217 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004211    0.266842    0.556036    7.358253 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.266842    0.000048    7.358300 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.358300   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174   20.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881044   clock uncertainty
                                  0.000000   20.881044   clock reconvergence pessimism
                                 -0.612517   20.268526   library setup time
                                             20.268526   data required time
---------------------------------------------------------------------------------------------
                                             20.268526   data required time
                                             -7.358300   data arrival time
---------------------------------------------------------------------------------------------
                                             12.910226   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684564    0.003585    7.303202 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174   20.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881044   clock uncertainty
                                  0.000000   20.881044   clock reconvergence pessimism
                                  0.394837   21.275881   library recovery time
                                             21.275881   data required time
---------------------------------------------------------------------------------------------
                                             21.275881   data required time
                                             -7.303202   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972679   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684565    0.003612    7.303229 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303229   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000433   20.981304 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881304   clock uncertainty
                                  0.000000   20.881304   clock reconvergence pessimism
                                  0.394837   21.276140   library recovery time
                                             21.276140   data required time
---------------------------------------------------------------------------------------------
                                             21.276140   data required time
                                             -7.303229   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972912   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684564    0.003508    7.303125 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000393   20.981264 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881264   clock uncertainty
                                  0.000000   20.881264   clock reconvergence pessimism
                                  0.394837   21.276100   library recovery time
                                             21.276100   data required time
---------------------------------------------------------------------------------------------
                                             21.276100   data required time
                                             -7.303125   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972974   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005208    0.229986    0.083531    4.083531 ^ ena (in)
                                                         ena (net)
                      0.229986    0.000000    4.083531 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016220    0.527405    0.563262    4.646793 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.527405    0.000239    4.647033 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031980    0.919518    0.676337    5.323370 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.919518    0.000723    5.324092 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003784    0.745781    0.617818    5.941910 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.745781    0.000040    5.941949 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.941949   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000433   20.981304 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881304   clock uncertainty
                                  0.000000   20.881304   clock reconvergence pessimism
                                 -0.699117   20.182188   library setup time
                                             20.182188   data required time
---------------------------------------------------------------------------------------------
                                             20.182188   data required time
                                             -5.941949   data arrival time
---------------------------------------------------------------------------------------------
                                             14.240238   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348    0.984469 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.035843    1.097052    2.200878    3.185346 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.097052    0.000572    3.185918 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020679    0.732810    1.123045    4.308963 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.732810    0.000291    4.309255 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013431    0.517822    0.378674    4.687929 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.517822    0.000222    4.688151 v _370_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004940    0.391049    0.910359    5.598510 v _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.391049    0.000053    5.598563 v _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003526    0.497482    0.355504    5.954067 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.497482    0.000036    5.954102 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.954102   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000338   20.984459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884459   clock uncertainty
                                  0.000000   20.884459   clock reconvergence pessimism
                                 -0.659127   20.225332   library setup time
                                             20.225332   data required time
---------------------------------------------------------------------------------------------
                                             20.225332   data required time
                                             -5.954102   data arrival time
---------------------------------------------------------------------------------------------
                                             14.271231   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005208    0.229986    0.083531    4.083531 ^ ena (in)
                                                         ena (net)
                      0.229986    0.000000    4.083531 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016220    0.527405    0.563262    4.646793 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.527405    0.000239    4.647033 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031980    0.919518    0.676337    5.323370 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.919523    0.001180    5.324549 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007735    0.689827    0.579506    5.904055 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.689827    0.000192    5.904247 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.904247   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348   20.984470 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884470   clock uncertainty
                                  0.000000   20.884470   clock reconvergence pessimism
                                 -0.690170   20.194300   library setup time
                                             20.194300   data required time
---------------------------------------------------------------------------------------------
                                             20.194300   data required time
                                             -5.904247   data arrival time
---------------------------------------------------------------------------------------------
                                             14.290053   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005208    0.229986    0.083531    4.083531 ^ ena (in)
                                                         ena (net)
                      0.229986    0.000000    4.083531 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016220    0.527405    0.563262    4.646793 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.527405    0.000239    4.647033 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.031980    0.919518    0.676337    5.323370 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.919523    0.001136    5.324505 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005157    0.569698    0.538870    5.863375 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.569698    0.000108    5.863483 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.863483   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000158   20.984280 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884279   clock uncertainty
                                  0.000000   20.884279   clock reconvergence pessimism
                                 -0.673416   20.210865   library setup time
                                             20.210865   data required time
---------------------------------------------------------------------------------------------
                                             20.210865   data required time
                                             -5.863483   data arrival time
---------------------------------------------------------------------------------------------
                                             14.347382   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000770    0.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540    0.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348    0.984469 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.035843    1.097052    2.200878    3.185346 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.097052    0.000572    3.185918 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020679    0.732810    1.123045    4.308963 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.732810    0.000343    4.309307 ^ _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003206    0.219240    0.498848    4.808155 ^ _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.219240    0.000031    4.808186 ^ _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003386    0.331107    0.939575    5.747760 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.331107    0.000033    5.747794 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.747794   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000393   20.981264 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881264   clock uncertainty
                                  0.000000   20.881264   clock reconvergence pessimism
                                 -0.625812   20.255451   library setup time
                                             20.255451   data required time
---------------------------------------------------------------------------------------------
                                             20.255451   data required time
                                             -5.747794   data arrival time
---------------------------------------------------------------------------------------------
                                             14.507658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716353    0.005223    6.222897 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222897   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000338   20.984459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884459   clock uncertainty
                                  0.000000   20.884459   clock reconvergence pessimism
                                  0.392275   21.276733   library recovery time
                                             21.276733   data required time
---------------------------------------------------------------------------------------------
                                             21.276733   data required time
                                             -6.222897   data arrival time
---------------------------------------------------------------------------------------------
                                             15.053836   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716356    0.005328    6.223002 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.223002   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000448   20.984570 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884569   clock uncertainty
                                  0.000000   20.884569   clock reconvergence pessimism
                                  0.392275   21.276844   library recovery time
                                             21.276844   data required time
---------------------------------------------------------------------------------------------
                                             21.276844   data required time
                                             -6.223002   data arrival time
---------------------------------------------------------------------------------------------
                                             15.053843   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716355    0.005297    6.222971 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222971   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000423   20.984545 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884544   clock uncertainty
                                  0.000000   20.884544   clock reconvergence pessimism
                                  0.392275   21.276819   library recovery time
                                             21.276819   data required time
---------------------------------------------------------------------------------------------
                                             21.276819   data required time
                                             -6.222971   data arrival time
---------------------------------------------------------------------------------------------
                                             15.053848   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716343    0.004856    6.222530 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222530   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000158   20.984280 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884279   clock uncertainty
                                  0.000000   20.884279   clock reconvergence pessimism
                                  0.392276   21.276556   library recovery time
                                             21.276556   data required time
---------------------------------------------------------------------------------------------
                                             21.276556   data required time
                                             -6.222530   data arrival time
---------------------------------------------------------------------------------------------
                                             15.054026   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966056    0.004064    5.277810 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094550    0.716276    0.939864    6.217674 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.716331    0.004372    6.222046 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.222046   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000348   20.984470 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884470   clock uncertainty
                                  0.000000   20.884470   clock reconvergence pessimism
                                  0.392278   21.276749   library recovery time
                                             21.276749   data required time
---------------------------------------------------------------------------------------------
                                             21.276749   data required time
                                             -6.222046   data arrival time
---------------------------------------------------------------------------------------------
                                             15.054703   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966091    0.005163    5.278910 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.082772    0.642804    0.905703    6.184612 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.642807    0.002311    6.186924 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.186924   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000771   20.563581 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029695    0.174013    0.420540   20.984121 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.174013    0.000449   20.984571 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884571   clock uncertainty
                                  0.000000   20.884571   clock reconvergence pessimism
                                  0.400046   21.284616   library recovery time
                                             21.284616   data required time
---------------------------------------------------------------------------------------------
                                             21.284616   data required time
                                             -6.186924   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097694   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.206190    0.069559    4.069560 ^ rst_n (in)
                                                         rst_n (net)
                      0.206190    0.000000    4.069560 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006457    0.273027    0.403466    4.473026 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.273027    0.000135    4.473160 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066504    0.966001    0.800586    5.273746 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.966001    0.000319    5.274065 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042017    1.234330    1.062692    6.336757 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.234337    0.001571    6.338328 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089060    0.684556    0.961289    7.299617 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.684564    0.003585    7.303202 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.303202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174   20.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881044   clock uncertainty
                                  0.000000   20.881044   clock reconvergence pessimism
                                  0.394837   21.275881   library recovery time
                                             21.275881   data required time
---------------------------------------------------------------------------------------------
                                             21.275881   data required time
                                             -7.303202   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972679   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027071    0.247309    0.110607    0.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000    0.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452203    0.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000706    0.563517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417354    0.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174    0.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.038693    1.171136    2.244619    3.225664 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      1.171136    0.000255    3.225919 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.047634    1.386169    1.160436    4.386355 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net26 (net)
                      1.386169    0.000946    4.387301 ^ fanout25/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.056182    0.831421    0.822980    5.210281 ^ fanout25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net25 (net)
                      0.831421    0.000673    5.210954 ^ fanout24/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.061544    0.900709    0.832392    6.043345 ^ fanout24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net24 (net)
                      0.900731    0.002467    6.045813 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003992    0.613078    0.756360    6.802172 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.613078    0.000044    6.802217 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004211    0.266842    0.556036    7.358253 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.266842    0.000048    7.358300 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.358300   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027071    0.247309    0.110607   20.110607 ^ clk (in)
                                                         clk (net)
                      0.247310    0.000000   20.110607 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048143    0.201949    0.452204   20.562811 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201950    0.000707   20.563519 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027255    0.169628    0.417353   20.980871 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169628    0.000174   20.981045 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.881044   clock uncertainty
                                  0.000000   20.881044   clock reconvergence pessimism
                                 -0.612517   20.268526   library setup time
                                             20.268526   data required time
---------------------------------------------------------------------------------------------
                                             20.268526   data required time
                                             -7.358300   data arrival time
---------------------------------------------------------------------------------------------
                                             12.910226   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           8.302963e-04 3.658802e-04 1.047384e-07 1.196281e-03  60.4%
Combinational        1.664083e-04 1.098840e-04 2.166887e-07 2.765090e-04  14.0%
Clock                4.017454e-04 1.064069e-04 5.020611e-07 5.086544e-04  25.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.398450e-03 5.821711e-04 8.234874e-07 1.981445e-03 100.0%
                            70.6%        29.4%         0.0%
%OL_METRIC_F power__internal__total 0.0013984503457322717
%OL_METRIC_F power__switching__total 0.0005821710801683366
%OL_METRIC_F power__leakage__total 8.234874258050695e-7
%OL_METRIC_F power__total 0.001981444889679551

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_125C_4v50 -0.10320554425410164
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.981263 source latency _649_/CLK ^
-0.984469 target latency _646_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103206 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_125C_4v50 0.10352517747193106
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.984570 source latency _651_/CLK ^
-0.981045 target latency _642_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.103525 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_125C_4v50 1.7758605089107058
max_ss_125C_4v50: 1.7758605089107058
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_125C_4v50 12.910226142444504
max_ss_125C_4v50: 12.910226142444504
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_125C_4v50 0
max_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_125C_4v50 1.775861
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_125C_4v50 12.910226
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.981045         network latency _642_/CLK
        6.045748 network latency _689_/CLK
---------------
0.981045 6.045748 latency
        5.064703 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.476674         network latency _667_/CLK
        5.292760 network latency _689_/CLK
---------------
3.476674 5.292760 latency
        1.816085 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.905219         network latency _642_/CLK
        0.908987 network latency _651_/CLK
---------------
0.905219 0.908987 latency
        0.003768 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 7.09 fmax = 141.05
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/54-openroad-stapostpnr/max_ss_125C_4v50/tiny_tonegen__max_ss_125C_4v50.lib…
