{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511709539617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511709539618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 21:18:59 2017 " "Processing started: Sun Nov 26 21:18:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511709539618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1511709539618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc test0 -c test0 " "Command: quartus_drc test0 -c test0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1511709539618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1511709539850 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1511709539919 ""}
{ "Info" "ISTA_SDC_FOUND" "test0.sdc " "Reading SDC File: 'test0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1511709539920 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 7 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 7 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511709539924 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1511709539924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1511709539924 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1511709539926 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst6\|num\[7\] " "Node: counter:inst6\|num\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:inst14\|num\[7\] counter:inst6\|num\[7\] " "Register counter:inst14\|num\[7\] is being clocked by counter:inst6\|num\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1511709539926 "|test0|counter:inst6|num[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst5\|num\[7\] " "Node: counter:inst5\|num\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:inst6\|num\[7\] counter:inst5\|num\[7\] " "Register counter:inst6\|num\[7\] is being clocked by counter:inst5\|num\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1511709539926 "|test0|counter:inst5|num[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst4\|num\[7\] " "Node: counter:inst4\|num\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:inst5\|num\[7\] counter:inst4\|num\[7\] " "Register counter:inst5\|num\[7\] is being clocked by counter:inst4\|num\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1511709539926 "|test0|counter:inst4|num[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DVI_frame:inst\|inPix\[0\] " "Node: DVI_frame:inst\|inPix\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:inst4\|num\[7\] DVI_frame:inst\|inPix\[0\] " "Register counter:inst4\|num\[7\] is being clocked by DVI_frame:inst\|inPix\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1511709539926 "|test0|DVI_frame:inst|inPix[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DVI_frame:inst\|inPix\[0\] CLOCK_50 " "Register DVI_frame:inst\|inPix\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511709539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1511709539926 "|test0|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1511709539928 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1511709539928 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1511709539928 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Design Assistant" 0 -1 1511709539928 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 3 " "(High) Rule A108: Design should not contain latches. Found 3 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DVI_encoder:inst7\|TDMS\[1\] " "Node  \"DVI_encoder:inst7\|TDMS\[1\]\"" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1/DVI_encoder.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539966 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DVI_encoder:inst7\|TDMS\[0\] " "Node  \"DVI_encoder:inst7\|TDMS\[0\]\"" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1/DVI_encoder.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539966 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DVI_encoder:inst7\|TDMS\[2\] " "Node  \"DVI_encoder:inst7\|TDMS\[2\]\"" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1/DVI_encoder.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539966 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1511709539966 ""}
{ "Warning" "WDRC_RIPPLE_CLOCK" "Rule A104: Design should not contain ripple clock structures 1 " "(Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " DVI_frame:inst\|inPix\[0\] " "Node  \"DVI_frame:inst\|inPix\[0\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539968 ""}  } {  } 0 308020 "(Medium) %1!s!. Found %2!d! ripple clock structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1511709539968 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 4 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " counter:inst6\|num\[7\] " "Node  \"counter:inst6\|num\[7\]\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539969 ""} { "Warning" "WDRC_NODES_WARNING" " counter:inst5\|num\[7\] " "Node  \"counter:inst5\|num\[7\]\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539969 ""} { "Warning" "WDRC_NODES_WARNING" " counter:inst4\|num\[7\] " "Node  \"counter:inst4\|num\[7\]\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539969 ""} { "Warning" "WDRC_NODES_WARNING" " DVI_frame:inst\|inPix\[0\] " "Node  \"DVI_frame:inst\|inPix\[0\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539969 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1511709539969 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/gene/WORK/test1/db/pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539970 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1511709539970 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/gene/WORK/test1/db/pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[4\] " "Node  \"DVI_frame:inst\|Y\[4\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[2\] " "Node  \"DVI_frame:inst\|Y\[2\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[3\] " "Node  \"DVI_frame:inst\|Y\[3\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|X\[2\] " "Node  \"DVI_frame:inst\|X\[2\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|X\[4\] " "Node  \"DVI_frame:inst\|X\[4\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|X\[3\] " "Node  \"DVI_frame:inst\|X\[3\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Equal0~0 " "Node  \"DVI_frame:inst\|Equal0~0\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_rgb:inst8\|LessThan1~1 " "Node  \"DVI_rgb:inst8\|LessThan1~1\"" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1/DVI_rgb.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|counter\[2\] " "Node  \"DVI_frame:inst\|counter\[2\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|counter\[0\] " "Node  \"DVI_frame:inst\|counter\[0\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|counter\[1\] " "Node  \"DVI_frame:inst\|counter\[1\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|frame\[7\] " "Node  \"DVI_frame:inst\|frame\[7\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|frame\[6\] " "Node  \"DVI_frame:inst\|frame\[6\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[0\]~1 " "Node  \"DVI_frame:inst\|Y\[0\]~1\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Equal8~2 " "Node  \"DVI_frame:inst\|Equal8~2\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|inPix\[5\] " "Node  \"DVI_frame:inst\|inPix\[5\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|frame\[0\]~13 " "Node  \"DVI_frame:inst\|frame\[0\]~13\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_rgb:inst8\|LessThan2~0 " "Node  \"DVI_rgb:inst8\|LessThan2~0\"" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1/DVI_rgb.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|inPix\[4\] " "Node  \"DVI_frame:inst\|inPix\[4\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|X\[0\] " "Node  \"DVI_frame:inst\|X\[0\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " counter:inst6\|num\[7\]~clkctrl " "Node  \"counter:inst6\|num\[7\]~clkctrl\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[5\] " "Node  \"DVI_frame:inst\|Y\[5\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " counter:inst5\|num\[7\]~clkctrl " "Node  \"counter:inst5\|num\[7\]~clkctrl\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " counter:inst4\|num\[7\]~clkctrl " "Node  \"counter:inst4\|num\[7\]~clkctrl\"" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1/counter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|inPix\[0\]~clkctrl " "Node  \"DVI_frame:inst\|inPix\[0\]~clkctrl\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[6\] " "Node  \"DVI_frame:inst\|Y\[6\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[7\] " "Node  \"DVI_frame:inst\|Y\[7\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|Y\[9\] " "Node  \"DVI_frame:inst\|Y\[9\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_NODES_INFO" " DVI_frame:inst\|inPix\[6\] " "Node  \"DVI_frame:inst\|inPix\[6\]\"" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1/DVI_frame.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1511709539971 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1511709539971 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1511709539971 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 8 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 8 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1511709539973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 23 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511709539997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 21:18:59 2017 " "Processing ended: Sun Nov 26 21:18:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511709539997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511709539997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511709539997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1511709539997 ""}
