{
	"DESIGN_NAME": "bfloat16_spi_top",
	"VERILOG_FILES": [
        "dir::src/add_renorm.v",
        "dir::src/bfloat16_spi_top.v",
        "dir::src/exp_mant_logic.v",
        "dir::src/fp16_sum_res_pipe.v",
        "dir::src/fpdiv.v",
        "dir::src/fpmul.v",
        "dir::src/fractional_divider.v",
        "dir::src/leading_zero_norm.v",
        "dir::src/myreg.v",
        "dir::src/op_sign_logic.v",
        "dir::src/piso.v",
        "dir::src/rounder.v",
        "dir::src/sipo.v",
        "dir::src/sum_res_pp.v"
    ],
	"CLOCK_PORT": "clk",
	"FP_PDN_VOFFSET": 7,
	"FP_PDN_HOFFSET": 7,
	"FP_PDN_SKIPTRIM": true,
	"FP_CORE_UTIL" : 40,
	"CLOCK_PERIOD": 6.667,
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PNR_SDC_FILE" : "dir::op.sdc",
	"SIGNOFF_SDC_FILE" : "dir::op.sdc",
	"SYNTH_STRATEGY": "AREA 3"
}

