
---------- Begin Simulation Statistics ----------
final_tick                               1460168147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356377                       # Simulator instruction rate (inst/s)
host_mem_usage                                8532104                       # Number of bytes of host memory used
host_op_rate                                   356377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   280.60                       # Real time elapsed on the host
host_tick_rate                               55958377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015702                       # Number of seconds simulated
sim_ticks                                 15702036500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23832310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23832316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32213.422819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32212.747216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25058.320294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25058.320294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23736950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23736954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3071872000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3071872000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        95360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16751                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16751                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1969809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1969809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        78609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78609                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3780963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3780963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13195.136312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13195.136312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13704.208756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13704.208756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3754575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3754575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    348193257                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    348193257                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        26388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        13574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    175605731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    175605731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12814                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.673700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             12133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        93105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27613273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27613279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28091.346527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28090.885068                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23466.909104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23466.909104                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     27491525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27491529                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3420065257                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3420065257                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004409                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       121748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         121750                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        30325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2145415231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2145415231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        91423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27613273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27613279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28091.346527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28090.885068                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23466.909104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23466.909104                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     27491525                       # number of overall hits
system.cpu.dcache.overall_hits::total        27491529                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3420065257                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3420065257                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004409                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       121748                       # number of overall misses
system.cpu.dcache.overall_misses::total        121750                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        30325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2145415231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2145415231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        91423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91423                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  90913                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            301.700345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        220997657                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.035680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   509.998447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             91425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         220997657                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           510.034127                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            27582954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1444466117000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        70275                       # number of writebacks
system.cpu.dcache.writebacks::total             70275                       # number of writebacks
system.cpu.dtb.data_accesses                        6                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            6                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        6                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            6                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9806152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9806172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85328.537170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84921.241050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91696.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91696.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9805735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9805753                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     35582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29801500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29801500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9806152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9806172                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85328.537170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84921.241050                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91696.923077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91696.923077                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9805735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9805753                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     35582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9806152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9806172                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85328.537170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84921.241050                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91696.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91696.923077                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9805735                       # number of overall hits
system.cpu.icache.overall_hits::total         9805753                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     35582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          417                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29801500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29801500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          29988.012232                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         78449703                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   319.080683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.623204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.627111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          78449703                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           321.080683                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9806080                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1444466111000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     15                       # Number of float alu accesses
system.cpu.num_fp_insts                            15                       # number of float instructions
system.cpu.num_fp_register_reads                   18                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  15                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu.num_int_insts                           11                       # number of integer instructions
system.cpu.num_int_register_reads                  12                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       3     15.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      6     30.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   6     30.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    15702026500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data          197                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           197                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_hits::.switch_cpus.data          197                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               197                       # number of InvalidateReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90189.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89637.614679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80189.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80189.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     29311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     26061500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26061500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          325                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data        12617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82032.608696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82032.608696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72032.608696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72032.608696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12433                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.014583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data          184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 184                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     13254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.014583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            184                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        78609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 109317.262078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109296.099119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 99317.262078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99317.262078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        68280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             68280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1129138000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1129138000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.131397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        10329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1025848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1025848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.131397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        10329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10329                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        70275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        70275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70275                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        91226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91555                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90189.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 108839.722249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108240.499908                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80189.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 98839.722249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98280.448422                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data        80713                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80713                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst     29311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1144232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1173543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.115241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118421                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          325                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        10513                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10842                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     26061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1039102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1065163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.115241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst          325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        10513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10838                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        91226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91555                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90189.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 108839.722249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108240.499908                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80189.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 98839.722249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98280.448422                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data        80713                       # number of overall hits
system.l2.overall_hits::total                   80713                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst     29311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1144232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1173543500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.115241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118421                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          325                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        10513                       # number of overall misses
system.l2.overall_misses::total                 10842                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     26061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1039102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1065163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.115241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst          325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10838                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4719                       # Occupied blocks per task id
system.l2.tags.avg_refs                     16.548922                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2933710                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       2.788655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   321.034870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5757.939563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.175718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.185723                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10841                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.330841                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     11038                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2933710                       # Number of tag accesses
system.l2.tags.tagsinuse                  6085.763087                       # Cycle average of tags in use
system.l2.tags.total_refs                      182667                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              1444466111000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1445803.98                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                57206.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     10513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     38456.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        44.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         8152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1324669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1332821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              8152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              8152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1324669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     42849983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44190956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             8152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             8152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1324669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     42849983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44190956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.235365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.760170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.923914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1484     44.55%     44.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          911     27.35%     71.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          352     10.57%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          236      7.08%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      3.66%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      2.34%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      1.14%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.60%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           90      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3331                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 693632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  693632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       672832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             693888                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        10513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39015.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     57768.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       672832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1324668.937051573070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 42849983.185302115977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12680000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    607324500                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               22996                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        10513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10842                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001105250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    9111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     10838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10838                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       10838                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.27                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7507                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   54190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   15669623500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               620004500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    416792000                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            201597030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 14379960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2125726080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            400.123541                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    112017000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     276900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7293962000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3167928750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     189580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4661638750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             52317600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  7643130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1216490400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                42975660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         654591600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1967032980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6282754440                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          15107032500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            106584870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  9403380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       923006700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            299.025605                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     19107500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     101400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12640484750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    774279750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     142604000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2024150500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             11141760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  4998015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       297311040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                34407660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         239709600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3068590320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4695310965                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          15315182500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       693888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  693888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            13178000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           57724750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10842                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              10658                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10658                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.846423                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         4229805                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4236311                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        41671                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5796475                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6148619                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          100198                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        41590                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5894785                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       8378951                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1879866                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100332481                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100332481                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     31120725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.223976                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.445060                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11967364     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4553237     14.63%     53.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1472442      4.73%     57.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       317859      1.02%     58.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       332063      1.07%     59.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2166148      6.96%     66.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       838444      2.69%     69.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1094217      3.52%     73.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8378951     26.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     31120725                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           53449338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        76999                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          70238758                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              24615945                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       332480      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     41932705     41.79%     42.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        43380      0.04%     42.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     42.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     10235988     10.20%     52.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp        11454      0.01%     52.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         4980      0.00%     52.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     19367614     19.30%     71.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         6474      0.01%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt          498      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3498372      3.49%     75.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1076206      1.07%     76.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     21117573     21.05%     97.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2704757      2.70%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100332481                       # Class of committed instruction
system.switch_cpus.commit.refs               28396908                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.314041                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.314041                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7719908                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           561                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      4184673                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      102730804                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7467953                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14414409                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          43586                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1151                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       1729798                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         28837695                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             28835759                       # DTB hits
system.switch_cpus.dtb.data_misses               1936                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         24961985                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             24960607                       # DTB read hits
system.switch_cpus.dtb.read_misses               1378                       # DTB read misses
system.switch_cpus.dtb.write_accesses         3875710                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             3875152                       # DTB write hits
system.switch_cpus.dtb.write_misses               558                       # DTB write misses
system.switch_cpus.fetch.Branches             6148619                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           9806152                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              21491463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              103435768                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          489                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3545                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           88292                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.195791                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      9835987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4330003                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                3.293708                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     31375655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.296689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.494825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13807326     44.01%     44.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1025683      3.27%     47.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2117196      6.75%     54.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           658133      2.10%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2871595      9.15%     65.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           257126      0.82%     66.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           371150      1.18%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           937184      2.99%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          9330262     29.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     31375655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          61970123                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         50774786                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        41696                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          5981658                       # Number of branches executed
system.switch_cpus.iew.exec_nop                416103                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.220872                       # Inst execution rate
system.switch_cpus.iew.exec_refs             28868843                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3875710                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          650999                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      25085228                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        25395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3958299                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    102221004                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24993133                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        69605                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     101148427                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        425182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          43586                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        433671                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        11800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1128127                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1852                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       469256                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       177334                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1852                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        10465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        31231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87813159                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             101046416                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.865004                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          75958769                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.217623                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              101079565                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         83835826                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        40540840                       # number of integer regfile writes
system.switch_cpus.ipc                       3.184302                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 3.184302                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          503      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42633329     42.12%     42.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        53548      0.05%     42.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     10239783     10.12%     52.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp        11468      0.01%     52.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         4982      0.00%     52.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     19372124     19.14%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         6506      0.01%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          498      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3806270      3.76%     75.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1167989      1.15%     76.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21210685     20.96%     97.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2710350      2.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      101218035                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        56597986                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    110155936                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     53477057                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     53889043                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3411380                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033703                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           29264      0.86%      0.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      0.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          2428      0.07%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2010683     58.94%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv         23888      0.70%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     60.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         323853      9.49%     70.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16672      0.49%     70.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       991588     29.07%     99.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        13003      0.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       48030926                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    127069639                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     47569359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49722449                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          101804901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         101218035                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1804787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2473                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1097630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     31375655                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.226005                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.421733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4428705     14.12%     14.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5163313     16.46%     30.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4259686     13.58%     44.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5455357     17.39%     61.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1979090      6.31%     67.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2691516      8.58%     76.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3822614     12.18%     88.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1743337      5.56%     94.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1832037      5.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     31375655                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.223088                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses         9806690                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits             9806152                       # ITB hits
system.switch_cpus.itb.fetch_misses               538                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      1840158                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1268132                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     25085228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3958299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.numCycles                 31404053                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  15702036500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles         1850667                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      90401251                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         894415                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          8194179                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4532815                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         47877                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     147298042                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      102525035                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     92125108                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          15402698                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          94850                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          43586                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5884524                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1723750                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     62270921                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     85027121                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10571756                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            124947829                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204680124                       # The number of ROB writes
system.switch_cpus.timesIdled                     266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       273763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                274419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        21056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10336192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10357248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1460168147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          161608500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            487500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136937500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91752    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91752                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       182667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             78938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           327                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78611                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          197                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
