#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\va_math.vpi";
S_00000000010aa920 .scope module, "LPCE_PHY_tb" "LPCE_PHY_tb" 2 28;
 .timescale -9 -12;
v00000000010caca0_0 .net "LPCE_CLK", 0 0, L_000000000109ac10;  1 drivers
v00000000010c9f80_0 .net "LPCE_DAT", 0 0, L_00000000010c96c0;  1 drivers
v00000000010c9c60_0 .var "READ_CLK", 0 0;
v00000000010c94e0_0 .net "READ_DATA", 127 0, L_000000000109aba0;  1 drivers
v00000000010c9da0_0 .net "READ_EMPT", 0 0, v000000000109c800_0;  1 drivers
v00000000010ca700_0 .var "READ_EN", 0 0;
v00000000010c9d00_0 .var "READ_RSTn", 0 0;
v00000000010cac00_0 .net "SYNC", 0 0, L_000000000150e250;  1 drivers
v00000000010c9ee0_0 .var "Tx_CLKi", 0 0;
v00000000010ca5c0_0 .var "WR_CLK", 0 0;
v00000000010c9120_0 .var "WR_DATA", 127 0;
v00000000010ca020_0 .var "WR_EN", 0 0;
v00000000010cad40_0 .net "WR_FULL", 0 0, v00000000010c7e30_0;  1 drivers
v00000000010caf20_0 .var "WR_RSTn", 0 0;
S_0000000001047230 .scope module, "LPCE_PHY" "LPCE_PHY" 2 48, 3 4 0, S_00000000010aa920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_CLKi";
    .port_info 1 /INPUT 1 "LPCE_DATi";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /OUTPUT 1 "LPCE_DATo";
    .port_info 4 /INPUT 1 "Tx_CLKi";
    .port_info 5 /OUTPUT 1 "SYNC";
    .port_info 6 /INPUT 1 "READ_RSTn";
    .port_info 7 /INPUT 1 "READ_CLK";
    .port_info 8 /INPUT 1 "READ_EN";
    .port_info 9 /OUTPUT 128 "READ_DATA";
    .port_info 10 /OUTPUT 1 "READ_EMPT";
    .port_info 11 /INPUT 1 "WR_CLK";
    .port_info 12 /INPUT 1 "WR_RSTn";
    .port_info 13 /INPUT 1 "WR_EN";
    .port_info 14 /OUTPUT 1 "WR_FULL";
    .port_info 15 /INPUT 128 "WR_DATA";
v00000000010c9760_0 .net "LPCE_CLKi", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010ca520_0 .net "LPCE_CLKo", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010ca2a0_0 .net "LPCE_DATi", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c9800_0 .net "LPCE_DATo", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c9080_0 .net "READ_CLK", 0 0, v00000000010c9c60_0;  1 drivers
v00000000010ca8e0_0 .net "READ_DATA", 127 0, L_000000000109aba0;  alias, 1 drivers
v00000000010cae80_0 .net "READ_EMPT", 0 0, v000000000109c800_0;  alias, 1 drivers
v00000000010c9b20_0 .net "READ_EN", 0 0, v00000000010ca700_0;  1 drivers
v00000000010cade0_0 .net "READ_RSTn", 0 0, v00000000010c9d00_0;  1 drivers
v00000000010c98a0_0 .net "SYNC", 0 0, L_000000000150e250;  alias, 1 drivers
v00000000010c9e40_0 .net "Tx_CLKi", 0 0, v00000000010c9ee0_0;  1 drivers
v00000000010caa20_0 .net "WR_CLK", 0 0, v00000000010ca5c0_0;  1 drivers
v00000000010c91c0_0 .net "WR_DATA", 127 0, v00000000010c9120_0;  1 drivers
v00000000010c99e0_0 .net "WR_EN", 0 0, v00000000010ca020_0;  1 drivers
v00000000010cab60_0 .net "WR_FULL", 0 0, v00000000010c7e30_0;  alias, 1 drivers
v00000000010c93a0_0 .net "WR_RSTn", 0 0, v00000000010caf20_0;  1 drivers
S_00000000010474d0 .scope module, "RxU" "LPCE_rx" 3 43, 4 8 0, S_0000000001047230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /OUTPUT 1 "SYNC";
    .port_info 3 /INPUT 1 "READ_RSTn";
    .port_info 4 /INPUT 1 "READ_CLK";
    .port_info 5 /INPUT 1 "READ_EN";
    .port_info 6 /OUTPUT 128 "READ_DATA";
    .port_info 7 /OUTPUT 1 "READ_EMPT";
v00000000010c3620_0 .net "LPCE_CLKi", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010c3da0_0 .net "LPCE_DATi", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c2b80_0 .net "READ_CLK", 0 0, v00000000010c9c60_0;  alias, 1 drivers
v00000000010c34e0_0 .net "READ_DATA", 127 0, L_000000000109aba0;  alias, 1 drivers
v00000000010c3760_0 .net "READ_EMPT", 0 0, v000000000109c800_0;  alias, 1 drivers
v00000000010c2e00_0 .net "READ_EN", 0 0, v00000000010ca700_0;  alias, 1 drivers
v00000000010c25e0_0 .net "READ_RSTn", 0 0, v00000000010c9d00_0;  alias, 1 drivers
v00000000010c2c20_0 .net "SYNC", 0 0, L_000000000150e250;  alias, 1 drivers
v00000000010c3c60_0 .net "WR_CLK", 0 0, L_00000000010607a0;  1 drivers
v00000000010c3080_0 .net "WR_DATA", 127 0, v00000000010c2540_0;  1 drivers
v00000000010c3580_0 .net "WR_EN", 0 0, L_000000000105ff50;  1 drivers
v00000000010c36c0_0 .var "WR_RSTn", 0 0;
v00000000010c3800_0 .var "WR_RSTn0", 0 0;
L_000000000150e390 .reduce/nor v00000000010c36c0_0;
S_0000000001044ce0 .scope module, "FIFO1" "async_fifo" 4 33, 5 20 0, S_00000000010474d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_0000000001044e70 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_0000000001044ea8 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_0000000001044ee0 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v00000000010be2a0_0 .net "arempty", 0 0, v000000000109b0e0_0;  1 drivers
v00000000010bfc40_0 .net "awfull", 0 0, v00000000010bfec0_0;  1 drivers
v00000000010bf1a0_0 .net "raddr", 3 0, L_000000000150d170;  1 drivers
v00000000010bf740_0 .net "rclk", 0 0, v00000000010c9c60_0;  alias, 1 drivers
v00000000010bf240_0 .net "rdata", 127 0, L_000000000109aba0;  alias, 1 drivers
v00000000010bfce0_0 .net "rempty", 0 0, v000000000109c800_0;  alias, 1 drivers
v00000000010bf2e0_0 .net "rinc", 0 0, v00000000010ca700_0;  alias, 1 drivers
v00000000010be480_0 .net "rptr", 4 0, v000000000108dce0_0;  1 drivers
v00000000010be700_0 .net "rq2_wptr", 4 0, v00000000010093f0_0;  1 drivers
v00000000010bf880_0 .net "rrst_n", 0 0, v00000000010c9d00_0;  alias, 1 drivers
v00000000010bf920_0 .net "waddr", 3 0, L_000000000150c9f0;  1 drivers
v00000000010bf9c0_0 .net "wclk", 0 0, L_00000000010607a0;  alias, 1 drivers
v00000000010bfb00_0 .net "wdata", 127 0, v00000000010c2540_0;  alias, 1 drivers
v00000000010bfd80_0 .net "wfull", 0 0, v00000000010bf420_0;  1 drivers
v00000000010bfe20_0 .net "winc", 0 0, L_000000000105ff50;  alias, 1 drivers
v00000000010be160_0 .net "wptr", 4 0, v00000000010be3e0_0;  1 drivers
v00000000010c2680_0 .net "wq2_rptr", 4 0, v000000000108cd40_0;  1 drivers
v00000000010c2040_0 .net "wrst_n", 0 0, v00000000010c36c0_0;  1 drivers
S_0000000001044ff0 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_0000000001044ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000001041370 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_00000000010413a8 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_00000000010413e0 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_0000000001041418 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v000000000109bd60 .array "mem", 15 0, 127 0;
v000000000109cd00_0 .net "raddr", 3 0, L_000000000150d170;  alias, 1 drivers
v000000000109bb80_0 .net "rclk", 0 0, v00000000010c9c60_0;  alias, 1 drivers
v000000000109c4e0_0 .net "rclken", 0 0, v00000000010ca700_0;  alias, 1 drivers
v000000000109c9e0_0 .net "rdata", 127 0, L_000000000109aba0;  alias, 1 drivers
v000000000109af00_0 .net "waddr", 3 0, L_000000000150c9f0;  alias, 1 drivers
v000000000109b400_0 .net "wclk", 0 0, L_00000000010607a0;  alias, 1 drivers
v000000000109ca80_0 .net "wclken", 0 0, L_000000000105ff50;  alias, 1 drivers
v000000000109bea0_0 .net "wdata", 127 0, v00000000010c2540_0;  alias, 1 drivers
v000000000109c580_0 .net "wfull", 0 0, v00000000010bf420_0;  alias, 1 drivers
E_00000000010a6720 .event posedge, v000000000109b400_0;
S_0000000001041460 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_0000000001044ff0;
 .timescale -9 -12;
L_000000000109aba0 .functor BUFZ 128, L_000000000150e110, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000000000109c940_0 .net *"_ivl_0", 127 0, L_000000000150e110;  1 drivers
v000000000109c440_0 .net *"_ivl_2", 5 0, L_000000000150cf90;  1 drivers
L_00000000014c4580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000109b540_0 .net *"_ivl_5", 1 0, L_00000000014c4580;  1 drivers
L_000000000150e110 .array/port v000000000109bd60, L_000000000150cf90;
L_000000000150cf90 .concat [ 4 2 0 0], L_000000000150d170, L_00000000014c4580;
S_00000000010415f0 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_0000000001044ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_00000000010a6120 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_000000000109acf0 .functor NOT 5, L_000000000150db70, C4<00000>, C4<00000>, C4<00000>;
L_0000000001099f60 .functor AND 5, L_000000000150d210, L_000000000109acf0, C4<11111>, C4<11111>;
L_0000000001060570 .functor XOR 5, L_000000000150d2b0, L_000000000150d990, C4<00000>, C4<00000>;
L_000000000105fd90 .functor XOR 5, L_000000000150e570, L_000000000150de90, C4<00000>, C4<00000>;
v000000000109b680_0 .net *"_ivl_10", 4 0, L_000000000109acf0;  1 drivers
v000000000109bae0_0 .net *"_ivl_12", 4 0, L_0000000001099f60;  1 drivers
v000000000109c260_0 .net *"_ivl_16", 4 0, L_000000000150d2b0;  1 drivers
v000000000109c080_0 .net *"_ivl_18", 3 0, L_000000000150e430;  1 drivers
v000000000109b9a0_0 .net *"_ivl_2", 4 0, L_000000000150d210;  1 drivers
L_00000000014c4658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000109c300_0 .net *"_ivl_20", 0 0, L_00000000014c4658;  1 drivers
L_00000000014c46a0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000000000109cb20_0 .net/2u *"_ivl_24", 4 0, L_00000000014c46a0;  1 drivers
v000000000109b220_0 .net *"_ivl_26", 4 0, L_000000000150d530;  1 drivers
v000000000109b720_0 .net *"_ivl_28", 4 0, L_000000000150e570;  1 drivers
v000000000109b2c0_0 .net *"_ivl_30", 3 0, L_000000000150d5d0;  1 drivers
L_00000000014c46e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000109cbc0_0 .net *"_ivl_32", 0 0, L_00000000014c46e8;  1 drivers
L_00000000014c4730 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000000000109cda0_0 .net/2u *"_ivl_34", 4 0, L_00000000014c4730;  1 drivers
v000000000109b4a0_0 .net *"_ivl_36", 4 0, L_000000000150de90;  1 drivers
L_00000000014c45c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000109b040_0 .net *"_ivl_5", 3 0, L_00000000014c45c8;  1 drivers
v000000000109afa0_0 .net *"_ivl_6", 4 0, L_000000000150db70;  1 drivers
L_00000000014c4610 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000109cc60_0 .net *"_ivl_9", 3 0, L_00000000014c4610;  1 drivers
v000000000109b0e0_0 .var "arempty", 0 0;
v000000000109c120_0 .net "arempty_val", 0 0, L_000000000150d350;  1 drivers
v000000000109bcc0_0 .net "raddr", 3 0, L_000000000150d170;  alias, 1 drivers
v000000000109c760_0 .var "rbin", 4 0;
v000000000109b7c0_0 .net "rbinnext", 4 0, L_000000000150d990;  1 drivers
v000000000109b860_0 .net "rclk", 0 0, v00000000010c9c60_0;  alias, 1 drivers
v000000000109c800_0 .var "rempty", 0 0;
v000000000109be00_0 .net "rempty_val", 0 0, L_000000000150e2f0;  1 drivers
v000000000109bf40_0 .net "rgraynext", 4 0, L_0000000001060570;  1 drivers
v000000000109c8a0_0 .net "rgraynextm1", 4 0, L_000000000105fd90;  1 drivers
v000000000109c620_0 .net "rinc", 0 0, v00000000010ca700_0;  alias, 1 drivers
v000000000108dce0_0 .var "rptr", 4 0;
v000000000108c2a0_0 .net "rq2_wptr", 4 0, v00000000010093f0_0;  alias, 1 drivers
v000000000108d240_0 .net "rrst_n", 0 0, v00000000010c9d00_0;  alias, 1 drivers
E_00000000010a61e0/0 .event negedge, v000000000108d240_0;
E_00000000010a61e0/1 .event posedge, v000000000109bb80_0;
E_00000000010a61e0 .event/or E_00000000010a61e0/0, E_00000000010a61e0/1;
L_000000000150d170 .part v000000000109c760_0, 0, 4;
L_000000000150d210 .concat [ 1 4 0 0], v00000000010ca700_0, L_00000000014c45c8;
L_000000000150db70 .concat [ 1 4 0 0], v000000000109c800_0, L_00000000014c4610;
L_000000000150d990 .arith/sum 5, v000000000109c760_0, L_0000000001099f60;
L_000000000150e430 .part L_000000000150d990, 1, 4;
L_000000000150d2b0 .concat [ 4 1 0 0], L_000000000150e430, L_00000000014c4658;
L_000000000150d530 .arith/sum 5, L_000000000150d990, L_00000000014c46a0;
L_000000000150d5d0 .part L_000000000150d530, 1, 4;
L_000000000150e570 .concat [ 4 1 0 0], L_000000000150d5d0, L_00000000014c46e8;
L_000000000150de90 .arith/sum 5, L_000000000150d990, L_00000000014c4730;
L_000000000150e2f0 .cmp/eq 5, L_0000000001060570, v00000000010093f0_0;
L_000000000150d350 .cmp/eq 5, L_000000000105fd90, v00000000010093f0_0;
S_0000000001030cf0 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_0000000001044ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_00000000010a6620 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v000000000108dec0_0 .net "rptr", 4 0, v000000000108dce0_0;  alias, 1 drivers
v000000000108c3e0_0 .net "wclk", 0 0, L_00000000010607a0;  alias, 1 drivers
v000000000108cca0_0 .var "wq1_rptr", 4 0;
v000000000108cd40_0 .var "wq2_rptr", 4 0;
v000000000108d060_0 .net "wrst_n", 0 0, v00000000010c36c0_0;  alias, 1 drivers
E_00000000010a60a0/0 .event negedge, v000000000108d060_0;
E_00000000010a60a0/1 .event posedge, v000000000109b400_0;
E_00000000010a60a0 .event/or E_00000000010a60a0/0, E_00000000010a60a0/1;
S_0000000001030e80 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_0000000001044ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_00000000010a67a0 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v000000000108d2e0_0 .net "rclk", 0 0, v00000000010c9c60_0;  alias, 1 drivers
v0000000001008a90_0 .var "rq1_wptr", 4 0;
v00000000010093f0_0 .var "rq2_wptr", 4 0;
v0000000001007cd0_0 .net "rrst_n", 0 0, v00000000010c9d00_0;  alias, 1 drivers
v0000000001008db0_0 .net "wptr", 4 0, v00000000010be3e0_0;  alias, 1 drivers
S_000000000102a820 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_0000000001044ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_00000000010a61a0 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_000000000109a580 .functor NOT 5, L_000000000150c3b0, C4<00000>, C4<00000>, C4<00000>;
L_000000000109ac80 .functor AND 5, L_000000000150c270, L_000000000109a580, C4<11111>, C4<11111>;
L_000000000109a7b0 .functor XOR 5, L_000000000150d8f0, L_000000000150ca90, C4<00000>, C4<00000>;
L_000000000109a900 .functor XOR 5, L_000000000150cb30, L_000000000150d7b0, C4<00000>, C4<00000>;
L_000000000109a9e0 .functor NOT 2, L_000000000150d850, C4<00>, C4<00>, C4<00>;
L_0000000001099ef0 .functor NOT 2, L_000000000150ddf0, C4<00>, C4<00>, C4<00>;
v0000000001007d70_0 .net *"_ivl_10", 4 0, L_000000000109a580;  1 drivers
v0000000001007f50_0 .net *"_ivl_12", 4 0, L_000000000109ac80;  1 drivers
v0000000001008e50_0 .net *"_ivl_16", 4 0, L_000000000150d8f0;  1 drivers
v0000000001008ef0_0 .net *"_ivl_18", 3 0, L_000000000150c450;  1 drivers
v00000000010bef20_0 .net *"_ivl_2", 4 0, L_000000000150c270;  1 drivers
L_00000000014c4460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010bf4c0_0 .net *"_ivl_20", 0 0, L_00000000014c4460;  1 drivers
L_00000000014c44a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010be520_0 .net/2u *"_ivl_24", 4 0, L_00000000014c44a8;  1 drivers
v00000000010bf380_0 .net *"_ivl_26", 4 0, L_000000000150c4f0;  1 drivers
v00000000010bec00_0 .net *"_ivl_28", 4 0, L_000000000150cb30;  1 drivers
v00000000010be7a0_0 .net *"_ivl_30", 3 0, L_000000000150c090;  1 drivers
L_00000000014c44f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010bf7e0_0 .net *"_ivl_32", 0 0, L_00000000014c44f0;  1 drivers
L_00000000014c4538 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010be980_0 .net/2u *"_ivl_34", 4 0, L_00000000014c4538;  1 drivers
v00000000010bf100_0 .net *"_ivl_36", 4 0, L_000000000150d7b0;  1 drivers
v00000000010be5c0_0 .net *"_ivl_41", 1 0, L_000000000150d850;  1 drivers
v00000000010bea20_0 .net *"_ivl_42", 1 0, L_000000000109a9e0;  1 drivers
v00000000010bf600_0 .net *"_ivl_45", 2 0, L_000000000150c8b0;  1 drivers
v00000000010be200_0 .net *"_ivl_46", 4 0, L_000000000150e6b0;  1 drivers
L_00000000014c43d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010beac0_0 .net *"_ivl_5", 3 0, L_00000000014c43d0;  1 drivers
v00000000010be8e0_0 .net *"_ivl_51", 1 0, L_000000000150ddf0;  1 drivers
v00000000010be840_0 .net *"_ivl_52", 1 0, L_0000000001099ef0;  1 drivers
v00000000010bf560_0 .net *"_ivl_55", 2 0, L_000000000150dfd0;  1 drivers
v00000000010be020_0 .net *"_ivl_56", 4 0, L_000000000150cc70;  1 drivers
v00000000010beb60_0 .net *"_ivl_6", 4 0, L_000000000150c3b0;  1 drivers
L_00000000014c4418 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010befc0_0 .net *"_ivl_9", 3 0, L_00000000014c4418;  1 drivers
v00000000010bfec0_0 .var "awfull", 0 0;
v00000000010beca0_0 .net "awfull_val", 0 0, L_000000000150cd10;  1 drivers
v00000000010bed40_0 .net "waddr", 3 0, L_000000000150c9f0;  alias, 1 drivers
v00000000010bf6a0_0 .var "wbin", 4 0;
v00000000010bede0_0 .net "wbinnext", 4 0, L_000000000150ca90;  1 drivers
v00000000010be0c0_0 .net "wclk", 0 0, L_00000000010607a0;  alias, 1 drivers
v00000000010bf420_0 .var "wfull", 0 0;
v00000000010bfa60_0 .net "wfull_val", 0 0, L_000000000150cbd0;  1 drivers
v00000000010be340_0 .net "wgraynext", 4 0, L_000000000109a7b0;  1 drivers
v00000000010bfba0_0 .net "wgraynextp1", 4 0, L_000000000109a900;  1 drivers
v00000000010bee80_0 .net "winc", 0 0, L_000000000105ff50;  alias, 1 drivers
v00000000010be3e0_0 .var "wptr", 4 0;
v00000000010be660_0 .net "wq2_rptr", 4 0, v000000000108cd40_0;  alias, 1 drivers
v00000000010bf060_0 .net "wrst_n", 0 0, v00000000010c36c0_0;  alias, 1 drivers
L_000000000150c9f0 .part v00000000010bf6a0_0, 0, 4;
L_000000000150c270 .concat [ 1 4 0 0], L_000000000105ff50, L_00000000014c43d0;
L_000000000150c3b0 .concat [ 1 4 0 0], v00000000010bf420_0, L_00000000014c4418;
L_000000000150ca90 .arith/sum 5, v00000000010bf6a0_0, L_000000000109ac80;
L_000000000150c450 .part L_000000000150ca90, 1, 4;
L_000000000150d8f0 .concat [ 4 1 0 0], L_000000000150c450, L_00000000014c4460;
L_000000000150c4f0 .arith/sum 5, L_000000000150ca90, L_00000000014c44a8;
L_000000000150c090 .part L_000000000150c4f0, 1, 4;
L_000000000150cb30 .concat [ 4 1 0 0], L_000000000150c090, L_00000000014c44f0;
L_000000000150d7b0 .arith/sum 5, L_000000000150ca90, L_00000000014c4538;
L_000000000150d850 .part v000000000108cd40_0, 3, 2;
L_000000000150c8b0 .part v000000000108cd40_0, 0, 3;
L_000000000150e6b0 .concat [ 3 2 0 0], L_000000000150c8b0, L_000000000109a9e0;
L_000000000150cbd0 .cmp/eq 5, L_000000000109a7b0, L_000000000150e6b0;
L_000000000150ddf0 .part v000000000108cd40_0, 3, 2;
L_000000000150dfd0 .part v000000000108cd40_0, 0, 3;
L_000000000150cc70 .concat [ 3 2 0 0], L_000000000150dfd0, L_0000000001099ef0;
L_000000000150cd10 .cmp/eq 5, L_000000000109a900, L_000000000150cc70;
S_0000000001051fc0 .scope module, "LPCE_rx_front" "LPCE_rx_front" 4 48, 4 68 0, S_00000000010474d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /INPUT 1 "RSTi";
    .port_info 3 /OUTPUT 1 "SYNC";
    .port_info 4 /OUTPUT 1 "FIFO_CLK";
    .port_info 5 /OUTPUT 128 "FIFO_DATA";
    .port_info 6 /OUTPUT 1 "FIFO_WR";
L_000000000105ff50 .functor BUFZ 1, L_000000000150e250, C4<0>, C4<0>, C4<0>;
L_00000000010607a0 .functor BUFZ 1, L_000000000109ac10, C4<0>, C4<0>, C4<0>;
v00000000010c33a0_0 .net "FIFO_CLK", 0 0, L_00000000010607a0;  alias, 1 drivers
v00000000010c2540_0 .var "FIFO_DATA", 127 0;
v00000000010c2400_0 .net "FIFO_WR", 0 0, L_000000000105ff50;  alias, 1 drivers
v00000000010c3b20_0 .net "LPCE_CLKi", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010c2220_0 .net "LPCE_DATi", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c3bc0_0 .net "RSTi", 0 0, L_000000000150e390;  1 drivers
v00000000010c2720_0 .net "SYNC", 0 0, L_000000000150e250;  alias, 1 drivers
v00000000010c2d60_0 .var "SeqReg", 154 0;
v00000000010c3940_0 .net *"_ivl_1", 9 0, L_000000000150e1b0;  1 drivers
L_00000000014c4778 .functor BUFT 1, C4<1010101010>, C4<0>, C4<0>, C4<0>;
v00000000010c2fe0_0 .net/2u *"_ivl_2", 9 0, L_00000000014c4778;  1 drivers
E_00000000010a5c20 .event edge, v00000000010c2d60_0;
E_00000000010a5e20 .event posedge, v00000000010c3b20_0;
L_000000000150e1b0 .part v00000000010c2d60_0, 145, 10;
L_000000000150e250 .cmp/eq 10, L_000000000150e1b0, L_00000000014c4778;
S_0000000001052150 .scope module, "TxU" "LPCE_tx" 3 31, 11 15 0, S_0000000001047230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Tx_CLKi";
    .port_info 1 /OUTPUT 1 "LPCE_DATo";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /INPUT 1 "WR_CLK";
    .port_info 4 /INPUT 1 "WR_RSTn";
    .port_info 5 /INPUT 1 "WR_EN";
    .port_info 6 /OUTPUT 1 "WR_FULL";
    .port_info 7 /INPUT 128 "WR_DATA";
v00000000010c7d90_0 .net "FIFO_DATA", 127 0, L_000000000109a4a0;  1 drivers
v00000000010c8650_0 .net "FIFO_EMPT", 0 0, v00000000010c56d0_0;  1 drivers
v00000000010c8dd0_0 .net "FIFO_READ", 0 0, L_000000000109a040;  1 drivers
v00000000010ca480_0 .net "LPCE_CLKo", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010c9bc0_0 .net "LPCE_DATo", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c9260_0 .net "Tx_CLKi", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c9a80_0 .var "Tx_RST", 0 0;
v00000000010caac0_0 .var "Tx_RST0", 0 0;
v00000000010c9940_0 .net "WR_CLK", 0 0, v00000000010ca5c0_0;  alias, 1 drivers
v00000000010ca200_0 .net "WR_DATA", 127 0, v00000000010c9120_0;  alias, 1 drivers
v00000000010c9300_0 .net "WR_EN", 0 0, v00000000010ca020_0;  alias, 1 drivers
v00000000010ca980_0 .net "WR_FULL", 0 0, v00000000010c7e30_0;  alias, 1 drivers
v00000000010ca660_0 .net "WR_RSTn", 0 0, v00000000010caf20_0;  alias, 1 drivers
L_000000000150ce50 .reduce/nor v00000000010c9a80_0;
S_00000000010522e0 .scope module, "FIFO1" "async_fifo" 11 49, 5 20 0, S_0000000001052150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_0000000001041780 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_00000000010417b8 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_00000000010417f0 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v00000000010c8bf0_0 .net "arempty", 0 0, v00000000010c5a90_0;  1 drivers
v00000000010c8010_0 .net "awfull", 0 0, v00000000010c7110_0;  1 drivers
v00000000010c8b50_0 .net "raddr", 3 0, L_000000000150e070;  1 drivers
v00000000010c8830_0 .net "rclk", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c7f70_0 .net "rdata", 127 0, L_000000000109a4a0;  alias, 1 drivers
v00000000010c7c50_0 .net "rempty", 0 0, v00000000010c56d0_0;  alias, 1 drivers
v00000000010c7890_0 .net "rinc", 0 0, L_000000000109a040;  alias, 1 drivers
v00000000010c76b0_0 .net "rptr", 4 0, v00000000010c4c30_0;  1 drivers
v00000000010c83d0_0 .net "rq2_wptr", 4 0, v00000000010c4a50_0;  1 drivers
v00000000010c88d0_0 .net "rrst_n", 0 0, L_000000000150ce50;  1 drivers
v00000000010c7430_0 .net "waddr", 3 0, L_00000000010ca3e0;  1 drivers
v00000000010c7570_0 .net "wclk", 0 0, v00000000010ca5c0_0;  alias, 1 drivers
v00000000010c80b0_0 .net "wdata", 127 0, v00000000010c9120_0;  alias, 1 drivers
v00000000010c8970_0 .net "wfull", 0 0, v00000000010c7e30_0;  alias, 1 drivers
v00000000010c8150_0 .net "winc", 0 0, v00000000010ca020_0;  alias, 1 drivers
v00000000010c7750_0 .net "wptr", 4 0, v00000000010c7ed0_0;  1 drivers
v00000000010c8d30_0 .net "wq2_rptr", 4 0, v00000000010c4370_0;  1 drivers
v00000000010c77f0_0 .net "wrst_n", 0 0, v00000000010caf20_0;  alias, 1 drivers
S_00000000010512e0 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_00000000010522e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000001051470 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_00000000010514a8 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_00000000010514e0 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_0000000001051518 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v00000000010c39e0 .array "mem", 15 0, 127 0;
v00000000010c2180_0 .net "raddr", 3 0, L_000000000150e070;  alias, 1 drivers
v00000000010c2860_0 .net "rclk", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c3e40_0 .net "rclken", 0 0, L_000000000109a040;  alias, 1 drivers
v00000000010c2900_0 .net "rdata", 127 0, L_000000000109a4a0;  alias, 1 drivers
v00000000010c2f40_0 .net "waddr", 3 0, L_00000000010ca3e0;  alias, 1 drivers
v00000000010c29a0_0 .net "wclk", 0 0, v00000000010ca5c0_0;  alias, 1 drivers
v00000000010c2ae0_0 .net "wclken", 0 0, v00000000010ca020_0;  alias, 1 drivers
v00000000010c3a80_0 .net "wdata", 127 0, v00000000010c9120_0;  alias, 1 drivers
v00000000010c3ee0_0 .net "wfull", 0 0, v00000000010c7e30_0;  alias, 1 drivers
E_00000000010a5e60 .event posedge, v00000000010c29a0_0;
S_0000000001051560 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_00000000010512e0;
 .timescale -9 -12;
L_000000000109a4a0 .functor BUFZ 128, L_000000000150e750, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000000010c24a0_0 .net *"_ivl_0", 127 0, L_000000000150e750;  1 drivers
v00000000010c3d00_0 .net *"_ivl_2", 5 0, L_000000000150cdb0;  1 drivers
L_00000000014c41d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010c27c0_0 .net *"_ivl_5", 1 0, L_00000000014c41d8;  1 drivers
L_000000000150e750 .array/port v00000000010c39e0, L_000000000150cdb0;
L_000000000150cdb0 .concat [ 4 2 0 0], L_000000000150e070, L_00000000014c41d8;
S_0000000001024100 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_00000000010522e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_00000000010a60e0 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_000000000109a740 .functor NOT 5, L_000000000150c590, C4<00000>, C4<00000>, C4<00000>;
L_000000000109aac0 .functor AND 5, L_000000000150dcb0, L_000000000109a740, C4<11111>, C4<11111>;
L_000000000109a890 .functor XOR 5, L_000000000150d0d0, L_000000000150d710, C4<00000>, C4<00000>;
L_000000000109a510 .functor XOR 5, L_000000000150dad0, L_000000000150e7f0, C4<00000>, C4<00000>;
v00000000010c22c0_0 .net *"_ivl_10", 4 0, L_000000000109a740;  1 drivers
v00000000010c2a40_0 .net *"_ivl_12", 4 0, L_000000000109aac0;  1 drivers
v00000000010c20e0_0 .net *"_ivl_16", 4 0, L_000000000150d0d0;  1 drivers
v00000000010c2cc0_0 .net *"_ivl_18", 3 0, L_000000000150c1d0;  1 drivers
v00000000010c3260_0 .net *"_ivl_2", 4 0, L_000000000150dcb0;  1 drivers
L_00000000014c42b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c2ea0_0 .net *"_ivl_20", 0 0, L_00000000014c42b0;  1 drivers
L_00000000014c42f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010c3120_0 .net/2u *"_ivl_24", 4 0, L_00000000014c42f8;  1 drivers
v00000000010c3300_0 .net *"_ivl_26", 4 0, L_000000000150c810;  1 drivers
v00000000010c2360_0 .net *"_ivl_28", 4 0, L_000000000150dad0;  1 drivers
v00000000010c31c0_0 .net *"_ivl_30", 3 0, L_000000000150c950;  1 drivers
L_00000000014c4340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c3440_0 .net *"_ivl_32", 0 0, L_00000000014c4340;  1 drivers
L_00000000014c4388 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010c5630_0 .net/2u *"_ivl_34", 4 0, L_00000000014c4388;  1 drivers
v00000000010c5db0_0 .net *"_ivl_36", 4 0, L_000000000150e7f0;  1 drivers
L_00000000014c4220 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010c54f0_0 .net *"_ivl_5", 3 0, L_00000000014c4220;  1 drivers
v00000000010c40f0_0 .net *"_ivl_6", 4 0, L_000000000150c590;  1 drivers
L_00000000014c4268 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010c4f50_0 .net *"_ivl_9", 3 0, L_00000000014c4268;  1 drivers
v00000000010c5a90_0 .var "arempty", 0 0;
v00000000010c5e50_0 .net "arempty_val", 0 0, L_000000000150d3f0;  1 drivers
v00000000010c5450_0 .net "raddr", 3 0, L_000000000150e070;  alias, 1 drivers
v00000000010c5590_0 .var "rbin", 4 0;
v00000000010c5d10_0 .net "rbinnext", 4 0, L_000000000150d710;  1 drivers
v00000000010c4af0_0 .net "rclk", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c56d0_0 .var "rempty", 0 0;
v00000000010c4b90_0 .net "rempty_val", 0 0, L_000000000150c630;  1 drivers
v00000000010c5770_0 .net "rgraynext", 4 0, L_000000000109a890;  1 drivers
v00000000010c4cd0_0 .net "rgraynextm1", 4 0, L_000000000109a510;  1 drivers
v00000000010c42d0_0 .net "rinc", 0 0, L_000000000109a040;  alias, 1 drivers
v00000000010c4c30_0 .var "rptr", 4 0;
v00000000010c5810_0 .net "rq2_wptr", 4 0, v00000000010c4a50_0;  alias, 1 drivers
v00000000010c58b0_0 .net "rrst_n", 0 0, L_000000000150ce50;  alias, 1 drivers
E_00000000010a6320/0 .event negedge, v00000000010c58b0_0;
E_00000000010a6320/1 .event posedge, v00000000010c2860_0;
E_00000000010a6320 .event/or E_00000000010a6320/0, E_00000000010a6320/1;
L_000000000150e070 .part v00000000010c5590_0, 0, 4;
L_000000000150dcb0 .concat [ 1 4 0 0], L_000000000109a040, L_00000000014c4220;
L_000000000150c590 .concat [ 1 4 0 0], v00000000010c56d0_0, L_00000000014c4268;
L_000000000150d710 .arith/sum 5, v00000000010c5590_0, L_000000000109aac0;
L_000000000150c1d0 .part L_000000000150d710, 1, 4;
L_000000000150d0d0 .concat [ 4 1 0 0], L_000000000150c1d0, L_00000000014c42b0;
L_000000000150c810 .arith/sum 5, L_000000000150d710, L_00000000014c42f8;
L_000000000150c950 .part L_000000000150c810, 1, 4;
L_000000000150dad0 .concat [ 4 1 0 0], L_000000000150c950, L_00000000014c4340;
L_000000000150e7f0 .arith/sum 5, L_000000000150d710, L_00000000014c4388;
L_000000000150c630 .cmp/eq 5, L_000000000109a890, v00000000010c4a50_0;
L_000000000150d3f0 .cmp/eq 5, L_000000000109a510, v00000000010c4a50_0;
S_0000000001024290 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_00000000010522e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_00000000010a63a0 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v00000000010c4410_0 .net "rptr", 4 0, v00000000010c4c30_0;  alias, 1 drivers
v00000000010c5950_0 .net "wclk", 0 0, v00000000010ca5c0_0;  alias, 1 drivers
v00000000010c51d0_0 .var "wq1_rptr", 4 0;
v00000000010c4370_0 .var "wq2_rptr", 4 0;
v00000000010c5ef0_0 .net "wrst_n", 0 0, v00000000010caf20_0;  alias, 1 drivers
E_00000000010a6820/0 .event negedge, v00000000010c5ef0_0;
E_00000000010a6820/1 .event posedge, v00000000010c29a0_0;
E_00000000010a6820 .event/or E_00000000010a6820/0, E_00000000010a6820/1;
S_00000000010c6b50 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_00000000010522e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_00000000010a6160 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v00000000010c4910_0 .net "rclk", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c4050_0 .var "rq1_wptr", 4 0;
v00000000010c4a50_0 .var "rq2_wptr", 4 0;
v00000000010c59f0_0 .net "rrst_n", 0 0, L_000000000150ce50;  alias, 1 drivers
v00000000010c4d70_0 .net "wptr", 4 0, v00000000010c7ed0_0;  alias, 1 drivers
S_00000000010c61f0 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_00000000010522e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_00000000010a63e0 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_000000000109a6d0 .functor NOT 5, L_00000000010ca160, C4<00000>, C4<00000>, C4<00000>;
L_000000000109a270 .functor AND 5, L_00000000010c9440, L_000000000109a6d0, C4<11111>, C4<11111>;
L_000000000109add0 .functor XOR 5, L_00000000010ca840, L_00000000010ca340, C4<00000>, C4<00000>;
L_000000000109a0b0 .functor XOR 5, L_000000000150c6d0, L_000000000150cef0, C4<00000>, C4<00000>;
L_000000000109a2e0 .functor NOT 2, L_000000000150c310, C4<00>, C4<00>, C4<00>;
L_000000000109a350 .functor NOT 2, L_000000000150d670, C4<00>, C4<00>, C4<00>;
v00000000010c4550_0 .net *"_ivl_10", 4 0, L_000000000109a6d0;  1 drivers
v00000000010c5c70_0 .net *"_ivl_12", 4 0, L_000000000109a270;  1 drivers
v00000000010c4690_0 .net *"_ivl_16", 4 0, L_00000000010ca840;  1 drivers
v00000000010c5b30_0 .net *"_ivl_18", 3 0, L_00000000010ca7a0;  1 drivers
v00000000010c4230_0 .net *"_ivl_2", 4 0, L_00000000010c9440;  1 drivers
L_00000000014c40b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c47d0_0 .net *"_ivl_20", 0 0, L_00000000014c40b8;  1 drivers
L_00000000014c4100 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010c5bd0_0 .net/2u *"_ivl_24", 4 0, L_00000000014c4100;  1 drivers
v00000000010c4190_0 .net *"_ivl_26", 4 0, L_00000000010c9580;  1 drivers
v00000000010c5310_0 .net *"_ivl_28", 4 0, L_000000000150c6d0;  1 drivers
v00000000010c4eb0_0 .net *"_ivl_30", 3 0, L_000000000150da30;  1 drivers
L_00000000014c4148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c44b0_0 .net *"_ivl_32", 0 0, L_00000000014c4148;  1 drivers
L_00000000014c4190 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000010c53b0_0 .net/2u *"_ivl_34", 4 0, L_00000000014c4190;  1 drivers
v00000000010c5270_0 .net *"_ivl_36", 4 0, L_000000000150cef0;  1 drivers
v00000000010c45f0_0 .net *"_ivl_41", 1 0, L_000000000150c310;  1 drivers
v00000000010c4730_0 .net *"_ivl_42", 1 0, L_000000000109a2e0;  1 drivers
v00000000010c4ff0_0 .net *"_ivl_45", 2 0, L_000000000150c770;  1 drivers
v00000000010c4870_0 .net *"_ivl_46", 4 0, L_000000000150e610;  1 drivers
L_00000000014c4028 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010c49b0_0 .net *"_ivl_5", 3 0, L_00000000014c4028;  1 drivers
v00000000010c4e10_0 .net *"_ivl_51", 1 0, L_000000000150d670;  1 drivers
v00000000010c5090_0 .net *"_ivl_52", 1 0, L_000000000109a350;  1 drivers
v00000000010c5130_0 .net *"_ivl_55", 2 0, L_000000000150df30;  1 drivers
v00000000010c86f0_0 .net *"_ivl_56", 4 0, L_000000000150d030;  1 drivers
v00000000010c7610_0 .net *"_ivl_6", 4 0, L_00000000010ca160;  1 drivers
L_00000000014c4070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000010c7070_0 .net *"_ivl_9", 3 0, L_00000000014c4070;  1 drivers
v00000000010c7110_0 .var "awfull", 0 0;
v00000000010c7cf0_0 .net "awfull_val", 0 0, L_000000000150dc10;  1 drivers
v00000000010c8e70_0 .net "waddr", 3 0, L_00000000010ca3e0;  alias, 1 drivers
v00000000010c74d0_0 .var "wbin", 4 0;
v00000000010c81f0_0 .net "wbinnext", 4 0, L_00000000010ca340;  1 drivers
v00000000010c7390_0 .net "wclk", 0 0, v00000000010ca5c0_0;  alias, 1 drivers
v00000000010c7e30_0 .var "wfull", 0 0;
v00000000010c72f0_0 .net "wfull_val", 0 0, L_000000000150c130;  1 drivers
v00000000010c8f10_0 .net "wgraynext", 4 0, L_000000000109add0;  1 drivers
v00000000010c8790_0 .net "wgraynextp1", 4 0, L_000000000109a0b0;  1 drivers
v00000000010c71b0_0 .net "winc", 0 0, v00000000010ca020_0;  alias, 1 drivers
v00000000010c7ed0_0 .var "wptr", 4 0;
v00000000010c8ab0_0 .net "wq2_rptr", 4 0, v00000000010c4370_0;  alias, 1 drivers
v00000000010c7250_0 .net "wrst_n", 0 0, v00000000010caf20_0;  alias, 1 drivers
L_00000000010ca3e0 .part v00000000010c74d0_0, 0, 4;
L_00000000010c9440 .concat [ 1 4 0 0], v00000000010ca020_0, L_00000000014c4028;
L_00000000010ca160 .concat [ 1 4 0 0], v00000000010c7e30_0, L_00000000014c4070;
L_00000000010ca340 .arith/sum 5, v00000000010c74d0_0, L_000000000109a270;
L_00000000010ca7a0 .part L_00000000010ca340, 1, 4;
L_00000000010ca840 .concat [ 4 1 0 0], L_00000000010ca7a0, L_00000000014c40b8;
L_00000000010c9580 .arith/sum 5, L_00000000010ca340, L_00000000014c4100;
L_000000000150da30 .part L_00000000010c9580, 1, 4;
L_000000000150c6d0 .concat [ 4 1 0 0], L_000000000150da30, L_00000000014c4148;
L_000000000150cef0 .arith/sum 5, L_00000000010ca340, L_00000000014c4190;
L_000000000150c310 .part v00000000010c4370_0, 3, 2;
L_000000000150c770 .part v00000000010c4370_0, 0, 3;
L_000000000150e610 .concat [ 3 2 0 0], L_000000000150c770, L_000000000109a2e0;
L_000000000150c130 .cmp/eq 5, L_000000000109add0, L_000000000150e610;
L_000000000150d670 .part v00000000010c4370_0, 3, 2;
L_000000000150df30 .part v00000000010c4370_0, 0, 3;
L_000000000150d030 .concat [ 3 2 0 0], L_000000000150df30, L_000000000109a350;
L_000000000150dc10 .cmp/eq 5, L_000000000109a0b0, L_000000000150d030;
S_00000000010c6ce0 .scope module, "LPCE_tx_front" "LPCE_tx_front" 11 38, 11 69 0, S_0000000001052150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "GCLKi";
    .port_info 1 /INPUT 1 "GRSTi";
    .port_info 2 /OUTPUT 1 "LPCE_DATo";
    .port_info 3 /OUTPUT 1 "LPCE_CLKo";
    .port_info 4 /INPUT 128 "FIFO_DATAi";
    .port_info 5 /INPUT 1 "FIFO_EMPTi";
    .port_info 6 /OUTPUT 1 "FIFO_READ";
L_000000000109a040 .functor AND 1, L_00000000010c9620, L_00000000010ca0c0, C4<1>, C4<1>;
L_000000000109ac10 .functor NOT 1, v00000000010c9ee0_0, C4<0>, C4<0>, C4<0>;
v00000000010c8290_0 .var "Counter", 7 0;
v00000000010c7b10_0 .net "FIFO_DATAi", 127 0, L_000000000109a4a0;  alias, 1 drivers
v00000000010c7930_0 .net "FIFO_EMPTi", 0 0, v00000000010c56d0_0;  alias, 1 drivers
v00000000010c79d0_0 .net "FIFO_READ", 0 0, L_000000000109a040;  alias, 1 drivers
v00000000010c8330_0 .net "GCLKi", 0 0, v00000000010c9ee0_0;  alias, 1 drivers
v00000000010c8470_0 .net "GRSTi", 0 0, v00000000010c9a80_0;  1 drivers
v00000000010c7a70_0 .net "LPCE_CLKo", 0 0, L_000000000109ac10;  alias, 1 drivers
v00000000010c7bb0_0 .net "LPCE_DATo", 0 0, L_00000000010c96c0;  alias, 1 drivers
v00000000010c8510_0 .var "SeqReg", 154 0;
v00000000010c8c90_0 .var "StateReg", 0 0;
v00000000010c8a10_0 .net *"_ivl_1", 0 0, L_00000000010c9620;  1 drivers
v00000000010c85b0_0 .net *"_ivl_3", 0 0, L_00000000010ca0c0;  1 drivers
E_00000000010a6760 .event posedge, v00000000010c2860_0;
L_00000000010c9620 .reduce/nor v00000000010c8c90_0;
L_00000000010ca0c0 .reduce/nor v00000000010c56d0_0;
L_00000000010c96c0 .part v00000000010c8510_0, 154, 1;
S_00000000010c6380 .scope begin, "SeqRegister" "SeqRegister" 11 97, 11 97 0, S_00000000010c6ce0;
 .timescale 0 0;
S_00000000010c6e70 .scope begin, "StateMachine" "StateMachine" 11 83, 11 83 0, S_00000000010c6ce0;
 .timescale 0 0;
    .scope S_00000000010c6ce0;
T_0 ;
    %wait E_00000000010a6760;
    %fork t_1, S_00000000010c6e70;
    %jmp t_0;
    .scope S_00000000010c6e70;
t_1 ;
    %load/vec4 v00000000010c8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c8c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010c8c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v00000000010c7930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v00000000010c8c90_0;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v00000000010c8c90_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v00000000010c8290_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c8c90_0, 0;
T_0.7 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %end;
    .scope S_00000000010c6ce0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010c6ce0;
T_1 ;
    %wait E_00000000010a6760;
    %fork t_3, S_00000000010c6380;
    %jmp t_2;
    .scope S_00000000010c6380;
t_3 ;
    %load/vec4 v00000000010c8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v00000000010c8510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010c7930_0;
    %nor/r;
    %load/vec4 v00000000010c8c90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 682, 0, 10;
    %ix/load 4, 145, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 127, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 120, 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 120, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 135, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 112, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 112, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 126, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 104, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 104, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 117, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 96, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 96, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 108, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 88, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 88, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 99, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 80, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 80, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 90, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 72, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 72, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 64, 8;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 56, 7;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 56, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 63, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 48, 7;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 48, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 54, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 40, 7;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 40, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 45, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 32, 7;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 32, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010c7b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c8510_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000010c8510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000010c8510_0, 0;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_00000000010c6ce0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010c6ce0;
T_2 ;
    %wait E_00000000010a6760;
    %load/vec4 v00000000010c79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 155, 0, 8;
    %assign/vec4 v00000000010c8290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010c8290_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000010c8290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001024290;
T_3 ;
    %wait E_00000000010a6820;
    %load/vec4 v00000000010c5ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010c51d0_0, 0;
    %assign/vec4 v00000000010c4370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010c51d0_0;
    %load/vec4 v00000000010c4410_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010c51d0_0, 0;
    %assign/vec4 v00000000010c4370_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010c6b50;
T_4 ;
    %wait E_00000000010a6320;
    %load/vec4 v00000000010c59f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010c4050_0, 0;
    %assign/vec4 v00000000010c4a50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010c4050_0;
    %load/vec4 v00000000010c4d70_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010c4050_0, 0;
    %assign/vec4 v00000000010c4a50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010c61f0;
T_5 ;
    %wait E_00000000010a6820;
    %load/vec4 v00000000010c7250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010c7ed0_0, 0;
    %assign/vec4 v00000000010c74d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010c81f0_0;
    %load/vec4 v00000000010c8f10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010c7ed0_0, 0;
    %assign/vec4 v00000000010c74d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010c61f0;
T_6 ;
    %wait E_00000000010a6820;
    %load/vec4 v00000000010c7250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c7110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c7e30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010c7cf0_0;
    %assign/vec4 v00000000010c7110_0, 0;
    %load/vec4 v00000000010c72f0_0;
    %assign/vec4 v00000000010c7e30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010512e0;
T_7 ;
    %wait E_00000000010a5e60;
    %load/vec4 v00000000010c2ae0_0;
    %load/vec4 v00000000010c3ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000010c3a80_0;
    %load/vec4 v00000000010c2f40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c39e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001024100;
T_8 ;
    %wait E_00000000010a6320;
    %load/vec4 v00000000010c58b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010c4c30_0, 0;
    %assign/vec4 v00000000010c5590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000010c5d10_0;
    %load/vec4 v00000000010c5770_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010c4c30_0, 0;
    %assign/vec4 v00000000010c5590_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001024100;
T_9 ;
    %wait E_00000000010a6320;
    %load/vec4 v00000000010c58b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c5a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c56d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000010c5e50_0;
    %assign/vec4 v00000000010c5a90_0, 0;
    %load/vec4 v00000000010c4b90_0;
    %assign/vec4 v00000000010c56d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001052150;
T_10 ;
    %wait E_00000000010a6760;
    %load/vec4 v00000000010ca660_0;
    %inv;
    %assign/vec4 v00000000010caac0_0, 0;
    %load/vec4 v00000000010caac0_0;
    %assign/vec4 v00000000010c9a80_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001030cf0;
T_11 ;
    %wait E_00000000010a60a0;
    %load/vec4 v000000000108d060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000108cca0_0, 0;
    %assign/vec4 v000000000108cd40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000108cca0_0;
    %load/vec4 v000000000108dec0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000108cca0_0, 0;
    %assign/vec4 v000000000108cd40_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001030e80;
T_12 ;
    %wait E_00000000010a61e0;
    %load/vec4 v0000000001007cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000000001008a90_0, 0;
    %assign/vec4 v00000000010093f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000001008a90_0;
    %load/vec4 v0000000001008db0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000000001008a90_0, 0;
    %assign/vec4 v00000000010093f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000102a820;
T_13 ;
    %wait E_00000000010a60a0;
    %load/vec4 v00000000010bf060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000010be3e0_0, 0;
    %assign/vec4 v00000000010bf6a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000010bede0_0;
    %load/vec4 v00000000010be340_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000010be3e0_0, 0;
    %assign/vec4 v00000000010bf6a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000102a820;
T_14 ;
    %wait E_00000000010a60a0;
    %load/vec4 v00000000010bf060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bfec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bf420_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000010beca0_0;
    %assign/vec4 v00000000010bfec0_0, 0;
    %load/vec4 v00000000010bfa60_0;
    %assign/vec4 v00000000010bf420_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000001044ff0;
T_15 ;
    %wait E_00000000010a6720;
    %load/vec4 v000000000109ca80_0;
    %load/vec4 v000000000109c580_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000000000109bea0_0;
    %load/vec4 v000000000109af00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000109bd60, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000010415f0;
T_16 ;
    %wait E_00000000010a61e0;
    %load/vec4 v000000000108d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000108dce0_0, 0;
    %assign/vec4 v000000000109c760_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000000000109b7c0_0;
    %load/vec4 v000000000109bf40_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000108dce0_0, 0;
    %assign/vec4 v000000000109c760_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000010415f0;
T_17 ;
    %wait E_00000000010a61e0;
    %load/vec4 v000000000108d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000109b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000109c800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000000000109c120_0;
    %assign/vec4 v000000000109b0e0_0, 0;
    %load/vec4 v000000000109be00_0;
    %assign/vec4 v000000000109c800_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001051fc0;
T_18 ;
    %wait E_00000000010a5e20;
    %load/vec4 v00000000010c3bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v00000000010c2d60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 154, 0, 2;
    %load/vec4 v00000000010c2220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010c2d60_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001051fc0;
T_19 ;
    %wait E_00000000010a5c20;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 136, 9;
    %ix/load 4, 120, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 127, 8;
    %ix/load 4, 112, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 118, 8;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 109, 8;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 100, 8;
    %ix/load 4, 88, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 91, 8;
    %ix/load 4, 80, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 82, 8;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 73, 8;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 64, 8;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 55, 7;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 46, 7;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 37, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 28, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 19, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 10, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %load/vec4 v00000000010c2d60_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000010c2540_0, 4, 5;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000010474d0;
T_20 ;
    %wait E_00000000010a5e20;
    %load/vec4 v00000000010c25e0_0;
    %assign/vec4 v00000000010c3800_0, 0;
    %load/vec4 v00000000010c3800_0;
    %assign/vec4 v00000000010c36c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000010aa920;
T_21 ;
    %vpi_call 2 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010aa920 {0 0 0};
    %end;
    .thread T_21;
    .scope S_00000000010aa920;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ca700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010caf20_0, 0, 1;
    %pushi/vec4 2863311530, 0, 96;
    %concati/vec4 1431655765, 0, 32;
    %store/vec4 v00000000010c9120_0, 0, 128;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010caf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c9d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ca020_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000010aa920;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v00000000010c9ee0_0;
    %inv;
    %store/vec4 v00000000010c9ee0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_00000000010aa920;
T_24 ;
    %delay 16000, 0;
    %load/vec4 v00000000010c9c60_0;
    %inv;
    %store/vec4 v00000000010c9c60_0, 0, 1;
    %load/vec4 v00000000010ca5c0_0;
    %inv;
    %store/vec4 v00000000010ca5c0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000010aa920;
T_25 ;
    %wait E_00000000010a5e60;
    %load/vec4 v00000000010c9120_0;
    %addi 1, 0, 128;
    %assign/vec4 v00000000010c9120_0, 0;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "t_workspace\LPCE\SimRTL\LPCE_PHY_tb.v";
    "t_workspace\LPCE\RTL\LPCE_PHY.v";
    "t_workspace\LPCE\RTL\LPCE_rx.v";
    "t_workspace\LPCE\RTL\FIFO\async_fifo.v";
    "t_workspace\LPCE\RTL\FIFO\fifo_2mem.v";
    "t_workspace\LPCE\RTL\FIFO\rptr_empty.v";
    "t_workspace\LPCE\RTL\FIFO\sync_r2w.v";
    "t_workspace\LPCE\RTL\FIFO\sync_w2r.v";
    "t_workspace\LPCE\RTL\FIFO\wptr_full.v";
    "t_workspace\LPCE\RTL\LPCE_tx.v";
