set_min_delay 10 -from [get_clocks {core_clk}] -rise_from port1 -through pin2 -rise_through net2 -fall_through [get_ports clk*] -rise_to and1 -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
