Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan 22 05:05:15 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71310)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3487)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71310)
----------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_arbiter/arbiter_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_arbiter/arbiter_state_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_r_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_r_state_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_w_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_w_state_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_fir_tap_q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_mode_fir_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_mode_mm_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/r_stb_o_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/w_stb_o_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[3]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[10]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[11]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[12]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[13]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[14]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[15]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[16]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[17]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[18]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[19]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[20]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[21]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[22]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[2]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[3]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[4]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[5]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[6]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[7]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[8]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[9]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[3]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[4]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[5]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[6]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[7]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[2]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[3]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[4]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[5]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[6]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[7]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[10]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[11]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[12]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[13]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[14]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[15]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[16]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[17]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[18]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[19]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[1]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[20]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[21]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[22]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[2]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[3]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[4]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[5]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[6]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[7]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[8]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[9]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[3]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[4]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[5]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[6]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[7]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[2]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[3]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[4]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[5]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[6]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[7]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[10]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[11]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[12]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[13]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[14]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[15]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[16]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[17]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[18]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[19]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[1]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[20]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[21]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[22]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[2]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[3]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[4]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[5]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[6]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[7]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[8]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[9]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[3]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[4]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[5]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[6]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[7]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[2]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[3]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[4]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[5]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[6]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[7]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[10]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[11]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[12]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[13]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[14]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[15]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[16]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[17]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[18]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[19]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[1]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[20]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[21]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[22]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[7]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[8]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[22]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[4]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[5]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[6]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[7]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/fetch_count_q_reg[0]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/fetch_count_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/out_valid_q_reg/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_bank_reg[0]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_bank_reg[1]/Q (HIGH)

 There are 581 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/ready_q_reg/Q (HIGH)

 There are 581 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/refresh_flag_q_reg/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][9]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[0]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[1]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[2]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[13]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[14]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[15]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[16]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[17]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[18]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[19]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[20]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[21]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[7]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[8]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_rw_q_reg/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[0]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[1]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[2]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_wr_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rValid_reg_inv/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[29]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3487)
---------------------------------------------------
 There are 3487 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.213        0.000                      0                15009        0.039        0.000                      0                15009       11.250        0.000                       0                  6007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.889        0.000                      0                14494        0.039        0.000                      0                14494       11.250        0.000                       0                  6007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.213        0.000                      0                  515        0.581        0.000                      0                  515  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.889ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.793ns  (logic 0.345ns (5.955%)  route 5.448ns (94.045%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 27.820 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        2.262    16.056    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124    16.180 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.855    17.034    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.120    17.154 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           1.139    18.293    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias_1
    SLICE_X52Y100        FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        1.641    27.820    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.820    
                         clock uncertainty           -0.377    27.444    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.261    27.183    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         27.183    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  8.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Dq_dqm_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.301%)  route 0.227ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/RAM_reg_i_1__1/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.562     1.876    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X48Y48         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Dq_dqm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     2.017 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Dq_dqm_reg[26]/Q
                         net (fo=4, routed)           0.227     2.244    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Dq_dqm[26]
    SLICE_X52Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/RAM_reg_i_1__1/O
                         net (fo=1, routed)           0.239     1.687    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.716 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.825     2.541    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X52Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[0][26]/C
                         clock pessimism             -0.406     2.134    
    SLICE_X52Y46         FDCE (Hold_fdce_C_D)         0.071     2.205    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y9   design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank0/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y44  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y44  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.606ns (11.615%)  route 4.611ns (88.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.146 - 12.500 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           2.396     5.798    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.150     5.948 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=465, routed)         2.215     8.163    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/SR[0]
    SLICE_X50Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        1.467    15.146    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.129    15.275    
                         clock uncertainty           -0.377    14.898    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.522    14.376    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.227ns (42.872%)  route 0.302ns (57.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.056 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.119     1.174    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.273 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.184     1.457    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5782, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X26Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.581    





