#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov  3 16:17:26 2023
# Process ID: 10632
# Current directory: E:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17020 E:\MLK_hardware\F9\100T\3_1_02\01_axi4-uifdma_ip\uifdma\project_1.xpr
# Log file: E:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma/vivado.log
# Journal file: E:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir e:/mlk_hardware/f9/100t/3_1_02/01_axi4-uifdma_ip/uifdma -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'axi_wburst_size' has a dependency on the module local parameter or undefined parameter 'AXI_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'axi_rburst_size' has a dependency on the module local parameter or undefined parameter 'AXI_BYTES'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_FDMA' of definition 'xilinx.com:user:FDMA:3.2' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property version 3.2 [ipx::current_core]
set_property display_name uiFDMA_v3_2 [ipx::current_core]
set_property description uiFDMA_v3_2 [ipx::current_core]
set_property name FDMA_1 [ipx::get_bus_interfaces user_FDMA -of_objects [ipx::current_core]]
set_property name FDMA_S [ipx::get_bus_interfaces FDMA_1 -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/MLK_hardware/F9/100T/3_1_02/01_axi4-uifdma_ip/uifdma'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 16:21:01 2023...
