Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 28 13:40:01 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file reports/impl_report_timing_summary.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.425        0.000                      0                33171        0.040        0.000                      0                33171        0.000        0.000                       0                 12180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 25.000}       50.000          20.000          
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
  clk_o_xilinx_clock_manager     {0.000 100.000}      200.000         5.000           
  clkfbout_xilinx_clock_manager  {0.000 50.000}       100.000         10.000          
spi_sck                          {0.000 20.000}       40.000          25.000          
tck                              {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                   17.706        0.000                      0                16231        0.040        0.000                      0                16231       24.020        0.000                       0                  8387  
clk_fpga_0                             8.781        0.000                      0                 6879        0.068        0.000                      0                 6879        7.000        0.000                       0                  2878  
  clk_o_xilinx_clock_manager                                                                                                                                                      13.360        0.000                       0                     2  
  clkfbout_xilinx_clock_manager                                                                                                                                                    0.000        0.000                       0                     3  
spi_sck                               16.722        0.000                      0                  917        0.118        0.000                      0                  917       19.500        0.000                       0                   498  
tck                                   12.531        0.000                      0                  793        0.153        0.000                      0                  793       19.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 2.535        0.000                      0                   12        0.196        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     23.004        0.000                      0                 8323        0.658        0.000                      0                 8323  
**async_default**  clk_fpga_0         clk                      2.425        0.000                      0                   16        0.281        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.706ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        31.702ns  (logic 5.265ns (16.608%)  route 26.437ns (83.392%))
  Logic Levels:           31  (LUT2=4 LUT3=6 LUT4=3 LUT5=8 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 51.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.712     1.712    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X82Y69         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.518     2.230 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=49, routed)          1.931     4.161    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CompInv_SP_reg[3]
    SLICE_X108Y77        LUT3 (Prop_lut3_I0_O)        0.124     4.285 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3/O
                         net (fo=5, routed)           0.726     5.011    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.124     5.135 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4/O
                         net (fo=34, routed)          1.055     6.190    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_4
    SLICE_X109Y80        LUT5 (Prop_lut5_I2_O)        0.124     6.314 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_5/O
                         net (fo=2, routed)           0.746     7.061    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_14
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.185 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_2/O
                         net (fo=2, routed)           0.273     7.458    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_17
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.117     7.575 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_3/O
                         net (fo=3, routed)           0.464     8.038    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_20
    SLICE_X111Y80        LUT5 (Prop_lut5_I3_O)        0.332     8.370 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_8/O
                         net (fo=1, routed)           0.652     9.022    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_24
    SLICE_X110Y79        LUT6 (Prop_lut6_I4_O)        0.124     9.146 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_7/O
                         net (fo=1, routed)           0.621     9.767    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_27
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.124     9.891 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_9/O
                         net (fo=1, routed)           0.000     9.891    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP[0]_i_9_n_0
    SLICE_X111Y79        MUXF7 (Prop_muxf7_I0_O)      0.212    10.103 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[0]_i_3/O
                         net (fo=7, routed)           0.685    10.788    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ff1_result[0]
    SLICE_X109Y79        LUT2 (Prop_lut2_I0_O)        0.294    11.082 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_7/O
                         net (fo=3, routed)           0.452    11.533    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i_n_234
    SLICE_X108Y80        LUT3 (Prop_lut3_I2_O)        0.332    11.865 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT3_33/O
                         net (fo=4, routed)           0.986    12.851    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/Cnt_DP[0]_i_2[1]
    SLICE_X106Y79        LUT2 (Prop_lut2_I0_O)        0.152    13.003 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT2_3/O
                         net (fo=4, routed)           0.941    13.944    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[3]
    SLICE_X104Y79        LUT5 (Prop_lut5_I0_O)        0.332    14.276 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_46/O
                         net (fo=1, routed)           0.425    14.701    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_188
    SLICE_X103Y78        LUT6 (Prop_lut6_I4_O)        0.124    14.825 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_89/O
                         net (fo=42, routed)          1.201    16.026    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_192
    SLICE_X104Y70        LUT5 (Prop_lut5_I0_O)        0.124    16.150 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_102/O
                         net (fo=2, routed)           0.503    16.653    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_269
    SLICE_X104Y70        LUT3 (Prop_lut3_I2_O)        0.124    16.777 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_102/O
                         net (fo=2, routed)           0.878    17.656    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_270
    SLICE_X106Y73        LUT3 (Prop_lut3_I1_O)        0.124    17.780 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_121/O
                         net (fo=2, routed)           0.428    18.208    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_317
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.124    18.332 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_185/O
                         net (fo=2, routed)           0.454    18.786    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_483
    SLICE_X106Y75        LUT5 (Prop_lut5_I3_O)        0.124    18.910 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_175/O
                         net (fo=3, routed)           1.019    19.929    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/shift_left_result[11]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.053 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_190/O
                         net (fo=2, routed)           0.757    20.810    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_500
    SLICE_X92Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.934 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_156/O
                         net (fo=1, routed)           0.879    21.813    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_557
    SLICE_X90Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.937 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_180/O
                         net (fo=1, routed)           0.446    22.383    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_580
    SLICE_X90Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.507 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_186/O
                         net (fo=32, routed)          0.578    23.084    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_583
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124    23.208 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_591/O
                         net (fo=1, routed)           0.426    23.634    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1057
    SLICE_X92Y74         LUT6 (Prop_lut6_I3_O)        0.124    23.758 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_599/O
                         net (fo=1, routed)           0.716    24.474    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1060
    SLICE_X87Y76         LUT5 (Prop_lut5_I4_O)        0.124    24.598 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_310/O
                         net (fo=1, routed)           0.495    25.093    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1061
    SLICE_X86Y76         LUT4 (Prop_lut4_I3_O)        0.124    25.217 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4_101/O
                         net (fo=1, routed)           1.509    26.726    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[27].mem_reg[27][2]
    SLICE_X45Y78         LUT4 (Prop_lut4_I3_O)        0.124    26.850 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][2]_i_2/O
                         net (fo=34, routed)          1.726    28.577    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_b_ex_o_reg[2]_0
    SLICE_X83Y91         LUT5 (Prop_lut5_I1_O)        0.124    28.701 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_367/O
                         net (fo=4, routed)           1.427    30.128    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex_o_reg[2]_0
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.252 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT6_123/O
                         net (fo=6, routed)           1.481    31.733    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_net_270
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.857 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT6_139/O
                         net (fo=3, routed)           1.557    33.414    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_17[23]
    SLICE_X85Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.543    51.543    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X85Y84         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/C
                         clock pessimism              0.114    51.657    
                         clock uncertainty           -0.462    51.195    
    SLICE_X85Y84         FDCE (Setup_fdce_C_D)       -0.075    51.120    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]
  -------------------------------------------------------------------
                         required time                         51.120    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                 17.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.095%)  route 0.259ns (66.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.579     0.579    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.128     0.707 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]/Q
                         net (fo=3, routed)           0.259     0.965    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_n_0_[27]
    SLICE_X26Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.931     0.931    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X26Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[27]/C
                         clock pessimism             -0.005     0.926    
    SLICE_X26Y106        FDCE (Hold_fdce_C_D)        -0.001     0.925    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y13  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X92Y89  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X92Y89  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 0.580ns (5.608%)  route 9.763ns (94.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.710    13.333    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X60Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  8.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.659     0.995    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/Q
                         net (fo=2, routed)           0.183     1.319    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/gpio_Data_In[0]
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.364 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.364    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[0]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.845     1.211    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.120     1.296    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_xilinx_clock_manager
  To Clock:  clk_o_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_xilinx_clock_manager
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_manager
  To Clock:  clkfbout_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_manager
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spi_sck
  To Clock:  spi_sck

Setup :            0  Failing Endpoints,  Worst Slack       16.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.722ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck rise@40.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        3.211ns  (logic 0.896ns (27.902%)  route 2.315ns (72.098%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 45.344 - 40.000 ) 
    Source Clock Delay      (SCD):    6.170ns = ( 26.170 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           4.092    24.092    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.193 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.977    26.170    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X104Y138       FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.524    26.694 f  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]/Q
                         net (fo=4, routed)           0.891    27.585    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]
    SLICE_X104Y138       LUT4 (Prop_lut4_I3_O)        0.124    27.709 f  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_3/O
                         net (fo=1, routed)           0.978    28.687    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_3_n_0
    SLICE_X105Y138       LUT4 (Prop_lut4_I2_O)        0.124    28.811 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_2/O
                         net (fo=6, routed)           0.447    29.258    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[7]_0
    SLICE_X103Y138       LUT3 (Prop_lut3_I0_O)        0.124    29.382 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_done_reg_i_1/O
                         net (fo=1, routed)           0.000    29.382    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done
    SLICE_X103Y138       FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)   40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           3.469    43.469    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.560 r  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.783    45.344    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X103Y138       FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg/C
                         clock pessimism              0.765    46.108    
                         clock uncertainty           -0.035    46.073    
    SLICE_X103Y138       FDCE (Setup_fdce_C_D)        0.031    46.104    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         46.104    
                         arrival time                         -29.382    
  -------------------------------------------------------------------
                         slack                                 16.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck fall@20.000ns - spi_sck fall@20.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.608%)  route 0.065ns (25.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 22.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.358ns = ( 22.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.666    21.666    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.692 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.665    22.358    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X87Y138        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDCE (Prop_fdce_C_Q)         0.146    22.504 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]/Q
                         net (fo=2, routed)           0.065    22.569    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/spi_sdo3_o[14]
    SLICE_X86Y138        LUT5 (Prop_lut5_I2_O)        0.045    22.614 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/data_int[18]_i_1__0/O
                         net (fo=1, routed)           0.000    22.614    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_1[18]
    SLICE_X86Y138        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.939    21.939    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.968 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.939    22.907    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X86Y138        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.537    22.371    
    SLICE_X86Y138        FDCE (Hold_fdce_C_D)         0.125    22.496    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]
  -------------------------------------------------------------------
                         required time                        -22.496    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_sck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X101Y127  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X105Y125  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       12.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.531ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck fall@20.000ns - tck rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 2.136ns (28.833%)  route 5.272ns (71.167%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 24.632 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           3.268     3.268    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.369 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.904     5.273    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X80Y130        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_fdce_C_Q)         0.419     5.692 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[3]/Q
                         net (fo=12, routed)          0.911     6.604    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state[3]
    SLICE_X84Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.900 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[3]_i_2__0/O
                         net (fo=30, routed)          1.011     7.911    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]_1
    SLICE_X85Y127        LUT2 (Prop_lut2_I0_O)        0.154     8.065 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[2]_i_5__0/O
                         net (fo=7, routed)           0.461     8.525    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state_reg[0]
    SLICE_X85Y127        LUT4 (Prop_lut4_I2_O)        0.327     8.852 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[1]_i_2/O
                         net (fo=4, routed)           0.569     9.421    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/FSM_sequential_module_state_reg[1]_1
    SLICE_X87Y128        LUT5 (Prop_lut5_I0_O)        0.118     9.539 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc[31]_i_5__0/O
                         net (fo=3, routed)           0.602    10.141    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/crc_reg[2]_0
    SLICE_X87Y127        LUT3 (Prop_lut3_I0_O)        0.326    10.467 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/adbg_or1k_biu_LUT3_17/O
                         net (fo=1, routed)           0.407    10.874    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/tdo_pad_o_i_4_2
    SLICE_X87Y127        LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/tdo_pad_o_i_6/O
                         net (fo=1, routed)           0.453    11.451    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2_0
    SLICE_X84Y129        LUT5 (Prop_lut5_I0_O)        0.124    11.575 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4/O
                         net (fo=1, routed)           0.280    11.855    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.979 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2/O
                         net (fo=1, routed)           0.579    12.557    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2_n_0
    SLICE_X84Y130        LUT6 (Prop_lut6_I5_O)        0.124    12.681 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, routed)           0.000    12.681    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
    SLICE_X84Y130        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       20.000    20.000 f  
    Y10                  IBUF                         0.000    20.000 f  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.829    22.829    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.920 f  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.712    24.632    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/s_tck_inv
    SLICE_X84Y130        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.581    25.213    
                         clock uncertainty           -0.035    25.178    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)        0.034    25.212    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 12.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.479     1.479    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.505 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.686     2.191    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/CLK
    SLICE_X95Y116        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDCE (Prop_fdce_C_Q)         0.141     2.332 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]/Q
                         net (fo=1, routed)           0.100     2.433    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_shift_reg_reg[27]
    SLICE_X96Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.478 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/adbg_axi_biu_LUT5_21/O
                         net (fo=1, routed)           0.000     2.478    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i_n_14
    SLICE_X96Y117        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.678     1.678    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.707 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.957     2.664    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/CLK
    SLICE_X96Y117        FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]/C
                         clock pessimism             -0.460     2.204    
    SLICE_X96Y117        FDCE (Hold_fdce_C_D)         0.120     2.324    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ext_tck_i_IBUF_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X82Y129  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X83Y130  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.262ns  (logic 0.419ns (9.832%)  route 3.843ns (90.168%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419    43.413 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.843    47.256    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[27]
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.529    51.529    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/C
                         clock pessimism              0.000    51.529    
                         clock uncertainty           -1.470    50.059    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)       -0.268    49.791    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
  -------------------------------------------------------------------
                         required time                         49.791    
                         arrival time                         -47.256    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.164ns (9.917%)  route 1.490ns (90.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.556     0.892    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           1.490     2.545    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[22]
    SLICE_X36Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.827     0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.470     2.297    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.052     2.349    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       23.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.004ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        26.164ns  (logic 0.718ns (2.744%)  route 25.446ns (97.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 51.722 - 50.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.702     1.702    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.419     2.121 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.154     2.275    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.299     2.574 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8646, routed)       25.291    27.866    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][0]_0
    SLICE_X87Y141        FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.722    51.722    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/clk_IBUF_BUFG
    SLICE_X87Y141        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]/C
                         clock pessimism              0.014    51.736    
                         clock uncertainty           -0.462    51.274    
    SLICE_X87Y141        FDCE (Recov_fdce_C_CLR)     -0.405    50.869    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         50.869    
                         arrival time                         -27.866    
  -------------------------------------------------------------------
                         slack                                 23.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[16].mem_reg[16][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.133%)  route 0.353ns (60.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.578     0.578    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.128     0.706 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.053     0.759    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.099     0.858 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8646, routed)        0.300     1.158    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].mem_reg[1][31]_0
    SLICE_X37Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[16].mem_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.826     0.826    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[16].mem_reg[16][6]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X37Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[16].mem_reg[16][6]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[4]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.361    49.650    LD_q_reg[4]
  -------------------------------------------------------------------
                         required time                         49.650    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_tdo_o_q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.107%)  route 1.386ns (86.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.575     0.911    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.630     1.705    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.750 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          0.755     2.505    ps7_wrapper_i_n_83
    SLICE_X28Y94         FDCE                                         f  ext_tdo_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        0.846     0.846    s_clk_pulpino
    SLICE_X28Y94         FDCE                                         r  ext_tdo_o_q_reg/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            1.470     2.316    
    SLICE_X28Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.224    ext_tdo_o_q_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.281    





