Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 62ccea6259434cd3a6fa580af914ca0a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot P2S_tb_behav xil_defaultlib.P2S_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_Latch
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.wire1
Compiling module xil_defaultlib.shift_reg(BIT_WIDTH=17)
Compiling module xil_defaultlib.P2S(BIT_WIDTH=16)
Compiling module xil_defaultlib.P2S_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot P2S_tb_behav
