m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF
Ed_flip_flop
Z1 w1614617658
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
Z6 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd
l0
L5
V`S;O>h07a@JNii<S=54lF1
!s100 ^Ag?4A6=g9ENXifBlb[fb2
Z7 OV;C;10.5b;63
32
Z8 !s110 1614617665
!i10b 1
Z9 !s108 1614617665.000000
Z10 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
Z11 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/D_flip_flop.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Av1
R2
R3
R4
Z14 DEx4 work 11 d_flip_flop 0 22 `S;O>h07a@JNii<S=54lF1
l18
L17
ViJoX]SNJH5HCGRUzN2dLH1
!s100 Y=`WADR2j2k6SMR9mL:B=0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Artl
R2
R3
R4
R14
l18
L17
VRKYAX8C[aEO9P9cIhA7D90
!s100 h`gi3]7lzGkbfD>2YGRT23
R7
32
!s110 1614617043
!i10b 1
!s108 1614617043.000000
R10
R11
!i113 1
R12
R13
w1614617037
Eelec241_shift_register
Z15 w1614632394
R2
R3
R4
R0
Z16 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd
Z17 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd
l0
L8
V?jcmn>YU^Y`ZkFN<mIkin1
!s100 TMPdN^L0fHLMk<@O`bAan0
R7
32
Z18 !s110 1614633153
!i10b 1
Z19 !s108 1614633153.000000
Z20 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd|
Z21 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/elec241_shift_register.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
Z22 DEx4 work 22 elec241_shift_register 0 22 ?jcmn>YU^Y`ZkFN<mIkin1
l21
L14
Z23 V@Z22K`CK`WlbjdANlmhgD3
Z24 !s100 75;YcZL:afD`hVmmNJcmE3
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Eelec241_shift_register_test
Z25 w1614590674
R3
R4
R0
Z26 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht
Z27 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht
l0
L5
V3ECiJdKnRh_jRVk:88CB:0
!s100 K9UOEP=m453dXhIDi=NHM2
R7
32
Z28 !s110 1614621262
!i10b 1
Z29 !s108 1614621262.000000
Z30 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht|
Z31 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/B_CascadedDFF/simulation/modelsim/elec241_shift_register_test.vht|
!i113 1
R12
R13
Av1
R3
R4
DEx4 work 27 elec241_shift_register_test 0 22 3ECiJdKnRh_jRVk:88CB:0
l10
L8
VigeW8j`kndG24f:hICUIA2
!s100 i:1`Lk@7B[JQ=U?S5jYfb0
R7
32
R28
!i10b 1
R29
R30
R31
!i113 1
R12
R13
