in_source: |-
  let c = read_char();
  while(c != 0) {
    print_char(c);
    c = read_char();
  }
in_stdin: |-
  Hello, World!
out_log: |
  DEBUG emulator:simulation TICK:   0 PC:   0  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 0, 'r15': 4095 	  ('0'@Opcode.LD_LIT:Register.r3 0)
  DEBUG emulator:simulation TICK:   3 PC:   1  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 0, 'r15': 4095 	  ('1'@Opcode.PUSH:Register.r3 0)
  DEBUG emulator:simulation TICK:   8 PC:   2  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 4095, 'r15': 4094 	  ('2'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK:  11 PC:   3  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 3, 'r14': 2, 'r15': 4094 	  ('3'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK:  15 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4095, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK:  19 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK:  22 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK:  27 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK:  29 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK:  33 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK:  37 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK:  40 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK:  43 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK:  47 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK:  49 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 72, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK:  53 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK:  56 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK:  61 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK:  63 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 72, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK:  67 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK:  71 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK:  74 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK:  77 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK:  81 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK:  83 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 101, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK:  87 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK:  90 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK:  95 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK:  97 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 101, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 101 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 105 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 108 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 111 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 115 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 117 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 121 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 124 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 129 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 131 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 135 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 139 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 142 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 145 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 149 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 151 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 155 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 158 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 163 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 165 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 169 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 173 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 176 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 179 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 183 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 185 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 189 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 192 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 197 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 199 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 203 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 207 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 210 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 213 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 217 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 219 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 44, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 223 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 226 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 231 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 233 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 44, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 237 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 241 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 244 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 247 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 251 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 253 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 32, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 257 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 260 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 265 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 267 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 32, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 271 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 275 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 278 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 281 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 285 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 287 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 87, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 291 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 294 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 299 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 301 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 87, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 305 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 309 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 312 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 315 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 319 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 321 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 111, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 325 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 328 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 333 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 335 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 111, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 339 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 343 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 346 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 349 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 353 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 355 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 114, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 359 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 362 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 367 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 369 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 114, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 373 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 377 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 380 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 383 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 387 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 389 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 108, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 393 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 396 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 401 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 403 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 108, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 407 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 411 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 414 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 100, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 417 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 421 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 423 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 100, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 427 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 430 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 435 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 437 PC:   8  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 100, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 8, 'r14': 7, 'r15': 4094 	  ('8'@Opcode.LD_STACK:Register.r4 0)
  DEBUG emulator:simulation TICK: 441 PC:   9  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 9, 'r14': 4095, 'r15': 4094 	  ('9'@Opcode.MV:Register.r4 Register.r9)
  DEBUG emulator:simulation TICK: 445 PC:  10  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 10, 'r14': 9, 'r15': 4094 	  ('10'@Opcode.PRINT:Register.r9 0)
  DEBUG emulator:simulation TICK: 448 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 33, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 11, 'r14': 10, 'r15': 4094 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG emulator:simulation TICK: 451 PC:  12  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 12, 'r14': 11, 'r15': 4094 	  ('12'@Opcode.ST_STACK:Register.r9 0)
  DEBUG emulator:simulation TICK: 455 PC:  13  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 13, 'r14': 4095, 'r15': 4094 	  ('13'@Opcode.JUMP:4 0)
  DEBUG emulator:simulation TICK: 457 PC:   4  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 33, 'r13': 4, 'r14': 13, 'r15': 4094 	  ('4'@Opcode.LD_STACK:Register.r12 0)
  DEBUG emulator:simulation TICK: 461 PC:   5  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 4095, 'r15': 4094 	  ('5'@Opcode.LD_LIT:Register.r9 0)
  DEBUG emulator:simulation TICK: 464 PC:   6  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 5, 'r15': 4094 	  ('6'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG emulator:simulation TICK: 469 PC:   7  MEM_OUT: 14 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 6, 'r15': 4094 	  ('7'@Opcode.JE:14 0)
  DEBUG emulator:simulation TICK: 471 PC:  14  MEM_OUT: r15 4094 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 14, 'r14': 7, 'r15': 4094 	  ('14'@Opcode.LD_LIT:Register.r15 4094)
  DEBUG emulator:simulation TICK: 474 PC:  15  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 33, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 15, 'r14': 14, 'r15': 4094 	  ('15'@Opcode.HALT:0 0)
  INFO emulator:simulation output_buffer: 'Hello, World!'
out_stdout: |
  ============================================================
  Hello, World!
  instr_counter:  139 ticks: 475
out_code: |-
  [{"index": 0, "opcode": "LD_LIT", "arg1": "r3", "arg2": 0},
   {"index": 1, "opcode": "PUSH", "arg1": "r3", "arg2": 0},
   {"index": 2, "opcode": "READ", "arg1": "r9", "arg2": 0},
   {"index": 3, "opcode": "ST_STACK", "arg1": "r9", "arg2": 0},
   {"index": 4, "opcode": "LD_STACK", "arg1": "r12", "arg2": 0},
   {"index": 5, "opcode": "LD_LIT", "arg1": "r9", "arg2": 0},
   {"index": 6, "opcode": "CMP", "arg1": "r12", "arg2": "r9"},
   {"index": 7, "opcode": "JE", "arg1": 14, "arg2": 0},
   {"index": 8, "opcode": "LD_STACK", "arg1": "r4", "arg2": 0},
   {"index": 9, "opcode": "MV", "arg1": "r4", "arg2": "r9"},
   {"index": 10, "opcode": "PRINT", "arg1": "r9", "arg2": 0},
   {"index": 11, "opcode": "READ", "arg1": "r9", "arg2": 0},
   {"index": 12, "opcode": "ST_STACK", "arg1": "r9", "arg2": 0},
   {"index": 13, "opcode": "JUMP", "arg1": 4, "arg2": 0},
   {"index": 14, "opcode": "LD_LIT", "arg1": "r15", "arg2": 4094},
   {"index": 15, "opcode": "HALT", "arg1": 0, "arg2": 0},
   {"index": 16, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 17, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 18, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 19, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 20, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 21, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 22, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 23, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 24, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 25, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 26, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 27, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 28, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 29, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 30, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 31, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 32, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 33, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 34, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 35, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 36, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 37, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 38, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 39, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 40, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 41, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 42, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 43, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 44, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 45, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 46, "opcode": "JUMP", "arg1": 0, "arg2": 0},
   {"index": 47, "opcode": "JUMP", "arg1": 0, "arg2": 0}]
