<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.10 (Version 2021.10.1.1)</text>
<text>Date: Tue Dec 29 11:51:56 2020
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0_Y</cell>
 <cell>2266</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0_Y</cell>
 <cell>1596</cell>
</row>
<row>
 <cell>3</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0_Y</cell>
 <cell>69</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>8</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>RX_CLK_N</cell>
 <cell>H25</cell>
 <cell>HSIO65PB6/CLKIN_S_13/CCC_SE_CLKIN_S_13</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLK_0/U_IOPADP:Y</cell>
 <cell>(2304, 1)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLK_0_Y</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep:Q</cell>
 <cell>(1903, 4)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT2</cell>
 <cell>(2460, 5)</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0_clkint_8</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0_Y</cell>
 <cell>2266</cell>
 <cell>1</cell>
 <cell>(1743, 12)</cell>
 <cell>845</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 39)</cell>
 <cell>209</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1749, 12)</cell>
 <cell>961</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1749, 39)</cell>
 <cell>251</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0_Y</cell>
 <cell>1596</cell>
 <cell>1</cell>
 <cell>(1741, 14)</cell>
 <cell>838</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 41)</cell>
 <cell>209</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1747, 14)</cell>
 <cell>298</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1747, 41)</cell>
 <cell>251</cell>
</row>
<row>
 <cell>3</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0_Y</cell>
 <cell>69</cell>
 <cell> </cell>
 <cell>(1750, 14)</cell>
 <cell>69</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>8</cell>
 <cell> </cell>
 <cell>(1746, 13)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(577, 14)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>3</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>6</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>21</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>342</cell>
</row>
</table>
<text></text>
</section>
</doc>
