Analysis & Synthesis report for DE0_NANO
Sun Oct 15 03:53:39 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated
 12. Parameter Settings for User Entity Instance: VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "spi_slave:arduino"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 15 03:53:39 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 244                                         ;
;     Total combinational functions  ; 240                                         ;
;     Dedicated logic registers      ; 98                                          ;
; Total registers                    ; 98                                          ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; VGA_FRAMEBUFFER.v                ; yes             ; User Wizard-Generated File   ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_FRAMEBUFFER.v          ;         ;
; SPI_SLAVE.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/SPI_SLAVE.v                ;         ;
; VGA_DRIVER.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_DRIVER.v               ;         ;
; DE0_NANO.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_6ep1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/altsyncram_6ep1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_rim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/lpm_divide_rim.tdf      ;         ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/sign_div_unsign_jlh.tdf ;         ;
; db/alt_u_div_q6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/alt_u_div_q6f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 244      ;
;                                             ;          ;
; Total combinational functions               ; 240      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 74       ;
;     -- 3 input functions                    ; 31       ;
;     -- <=2 input functions                  ; 135      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 159      ;
;     -- arithmetic mode                      ; 81       ;
;                                             ;          ;
; Total registers                             ; 98       ;
;     -- Dedicated logic registers            ; 98       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 87       ;
; Total memory bits                           ; 32768    ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_25 ;
; Maximum fan-out                             ; 106      ;
; Total fan-out                               ; 1297     ;
; Average fan-out                             ; 2.21     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE0_NANO                                 ; 240 (66)            ; 98 (27)                   ; 32768       ; 0            ; 0       ; 0         ; 87   ; 0            ; |DE0_NANO                                                                                                 ; DE0_NANO            ; work         ;
;    |VGA_DRIVER:driver|                    ; 42 (42)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|VGA_DRIVER:driver                                                                               ; VGA_DRIVER          ; work         ;
;    |VGA_FRAMEBUFFER:framebuf|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|VGA_FRAMEBUFFER:framebuf                                                                        ; VGA_FRAMEBUFFER     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component                                        ; altsyncram          ; work         ;
;          |altsyncram_6ep1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated         ; altsyncram_6ep1     ; work         ;
;    |lpm_divide:Div0|                      ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_rim:auto_generated|     ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_rim:auto_generated                                                   ; lpm_divide_rim      ; work         ;
;          |sign_div_unsign_jlh:divider|    ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;             |alt_u_div_q6f:divider|       ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider ; alt_u_div_q6f       ; work         ;
;    |spi_slave:arduino|                    ; 53 (53)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|spi_slave:arduino                                                                               ; spi_slave           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 56    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|pixel_count[5]     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|spi_slave:arduino|dout_q[20]         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|line_count[1]      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|spi_slave:arduino|data_q[14]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|spi_slave:arduino|bit_ct_q[1]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_NANO|VGA_DRIVER:driver|PIXEL_COLOR_OUT[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_6ep1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:arduino"                                                                                                                                                                         ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; miso         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; din          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; din[23..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; dout[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dout[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 98                          ;
;     ENA               ; 41                          ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 11                          ;
;     plain             ; 31                          ;
; cycloneiii_io_obuf    ; 68                          ;
; cycloneiii_lcell_comb ; 241                         ;
;     arith             ; 81                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 25                          ;
;     normal            ; 160                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 74                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 19.90                       ;
; Average LUT depth     ; 6.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 15 03:53:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_framebuffer.v
    Info (12023): Found entity 1: VGA_FRAMEBUFFER File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_FRAMEBUFFER.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/SPI_SLAVE.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: VGA_DRIVER File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_DRIVER.v Line: 14
Warning (10238): Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE0_NANO" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_NANO File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 11
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(116): truncated value with size 32 to match size of target (12) File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 116
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(127): truncated value with size 32 to match size of target (12) File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 127
Warning (10034): Output port "LED[7..1]" at DE0_NANO.v(48) has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
Info (12128): Elaborating entity "VGA_DRIVER" for hierarchy "VGA_DRIVER:driver" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 87
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10) File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_DRIVER.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10) File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_DRIVER.v Line: 75
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:arduino" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 107
Info (12128): Elaborating entity "VGA_FRAMEBUFFER" for hierarchy "VGA_FRAMEBUFFER:framebuf" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_FRAMEBUFFER.v Line: 89
Info (12130): Elaborated megafunction instantiation "VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_FRAMEBUFFER.v Line: 89
Info (12133): Instantiated megafunction "VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/VGA_FRAMEBUFFER.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ep1.tdf
    Info (12023): Found entity 1: altsyncram_6ep1 File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/altsyncram_6ep1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ep1" for hierarchy "VGA_FRAMEBUFFER:framebuf|altsyncram:altsyncram_component|altsyncram_6ep1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 127
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 127
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 127
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/lpm_divide_rim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/sign_div_unsign_jlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/alt_u_div_q6f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[5]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[7]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[9]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[11]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[13]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[15]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[17]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[19]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[21]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[23]" and its non-tri-state driver. File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[33]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_0_D[0]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[1]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[2]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[3]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[4]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[6]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[8]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[10]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[1]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[5]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[6]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[7]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[8]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[10]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[11]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[12]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[13]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[14]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[15]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[16]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[17]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[18]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[19]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[20]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[21]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[22]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[23]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[24]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[25]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[28]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 61
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0_D[5]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[7]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[9]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[11]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[13]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[15]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[17]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[19]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[21]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[23]~synth" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 51
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 58
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 58
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 62
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/Aaron Wisner/Documents/GitHub/3400_team5electricboogaloo/src/lab3/vga_display/DE0_NANO.v Line: 62
Info (21057): Implemented 339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 244 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Sun Oct 15 03:53:39 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


