$comment
	File created using the following command:
		vcd file CRC_8.msim.vcd -direction
$end
$date
	Sat Dec  5 14:53:39 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder_crc_8_v2_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 r [7] $end
$var wire 1 2 r [6] $end
$var wire 1 3 r [5] $end
$var wire 1 4 r [4] $end
$var wire 1 5 r [3] $end
$var wire 1 6 r [2] $end
$var wire 1 7 r [1] $end
$var wire 1 8 r [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_a [15] $end
$var wire 1 C ww_a [14] $end
$var wire 1 D ww_a [13] $end
$var wire 1 E ww_a [12] $end
$var wire 1 F ww_a [11] $end
$var wire 1 G ww_a [10] $end
$var wire 1 H ww_a [9] $end
$var wire 1 I ww_a [8] $end
$var wire 1 J ww_a [7] $end
$var wire 1 K ww_a [6] $end
$var wire 1 L ww_a [5] $end
$var wire 1 M ww_a [4] $end
$var wire 1 N ww_a [3] $end
$var wire 1 O ww_a [2] $end
$var wire 1 P ww_a [1] $end
$var wire 1 Q ww_a [0] $end
$var wire 1 R ww_r [7] $end
$var wire 1 S ww_r [6] $end
$var wire 1 T ww_r [5] $end
$var wire 1 U ww_r [4] $end
$var wire 1 V ww_r [3] $end
$var wire 1 W ww_r [2] $end
$var wire 1 X ww_r [1] $end
$var wire 1 Y ww_r [0] $end
$var wire 1 Z \r[0]~output_o\ $end
$var wire 1 [ \r[1]~output_o\ $end
$var wire 1 \ \r[2]~output_o\ $end
$var wire 1 ] \r[3]~output_o\ $end
$var wire 1 ^ \r[4]~output_o\ $end
$var wire 1 _ \r[5]~output_o\ $end
$var wire 1 ` \r[6]~output_o\ $end
$var wire 1 a \r[7]~output_o\ $end
$var wire 1 b \a[3]~input_o\ $end
$var wire 1 c \a[11]~input_o\ $end
$var wire 1 d \a[0]~input_o\ $end
$var wire 1 e \a[15]~input_o\ $end
$var wire 1 f \a[10]~input_o\ $end
$var wire 1 g \xor_r2|xor_final|y~0_combout\ $end
$var wire 1 h \a[9]~input_o\ $end
$var wire 1 i \a[5]~input_o\ $end
$var wire 1 j \a[7]~input_o\ $end
$var wire 1 k \a[8]~input_o\ $end
$var wire 1 l \xor_r5|xor_final|y~0_combout\ $end
$var wire 1 m \a[12]~input_o\ $end
$var wire 1 n \xor_r0|xor_final|y~0_combout\ $end
$var wire 1 o \a[13]~input_o\ $end
$var wire 1 p \a[6]~input_o\ $end
$var wire 1 q \a[1]~input_o\ $end
$var wire 1 r \a[4]~input_o\ $end
$var wire 1 s \xor6_4_3_1|y~combout\ $end
$var wire 1 t \xor_r1|xor_final|y~0_combout\ $end
$var wire 1 u \xor_r1|xor_final|y~1_combout\ $end
$var wire 1 v \a[14]~input_o\ $end
$var wire 1 w \a[2]~input_o\ $end
$var wire 1 x \xor_r4|xor_final|y~2_combout\ $end
$var wire 1 y \xor_r2|xor_final|y~1_combout\ $end
$var wire 1 z \xor_r3|xor_final|y~0_combout\ $end
$var wire 1 { \xor_r3|xor_final|y~combout\ $end
$var wire 1 | \xor_r6|xor_final|y~0_combout\ $end
$var wire 1 } \xor_r4|xor_final|y~combout\ $end
$var wire 1 ~ \xor_a_987|y~combout\ $end
$var wire 1 !! \xor_r5|xor_final|y~1_combout\ $end
$var wire 1 "! \xor_r5|xor_final|y~2_combout\ $end
$var wire 1 #! \xor_r6|xor_final|y~1_combout\ $end
$var wire 1 $! \xor_r7|xor_final|y~0_combout\ $end
$var wire 1 %! \xor_r7|xor_final|y~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
1:
x;
1<
1=
1>
1?
1@
1A
1Z
1[
0\
1]
0^
0_
1`
1a
1b
1c
1d
0e
0f
0g
1h
0i
1j
1k
1l
1m
1n
1o
0p
0q
1r
0s
0t
1u
0v
0w
1x
0y
1z
1{
1|
0}
1~
0!!
0"!
1#!
0$!
1%!
0!
0"
1#
1$
1%
0&
1'
1(
1)
0*
0+
1,
1-
0.
0/
10
0B
0C
1D
1E
1F
0G
1H
1I
1J
0K
0L
1M
1N
0O
0P
1Q
1R
1S
0T
0U
1V
0W
1X
1Y
11
12
03
04
15
06
17
18
$end
#1000000
