/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 176 128 344 144)
	(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
	(text "IN[15..0]" (rect 5 0 48 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 672 168 848 184)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "OUT[31..0]" (rect 90 0 146 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 440 144 600 240)
	(text "signExtend" (rect 5 0 69 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 79 28 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A[15..0]" (rect 0 0 44 15)(font "Intel Clear" (font_size 8)))
		(text "A[15..0]" (rect 21 27 65 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "B" (rect 0 0 9 15)(font "Intel Clear" (font_size 8)))
		(text "B" (rect 21 43 30 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 160 32)
		(output)
		(text "OUT[31..0]" (rect 0 0 62 15)(font "Intel Clear" (font_size 8)))
		(text "OUT[31..0]" (rect 77 27 139 42)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(connector
	(pt 672 176)
	(pt 600 176)
	(bus)
)
(connector
	(pt 344 136)
	(pt 368 136)
	(bus)
)
(connector
	(pt 368 136)
	(pt 368 176)
	(bus)
)
(connector
	(text "IN[15..0]" (rect 413 160 457 173)(font "Intel Clear" ))
	(pt 440 176)
	(pt 368 176)
	(bus)
)
(connector
	(text "IN[15]" (rect 412 176 445 189)(font "Intel Clear" ))
	(pt 440 192)
	(pt 368 192)
)
(connector
	(pt 368 176)
	(pt 368 192)
	(bus)
)
(connector
	(pt 368 192)
	(pt 368 224)
	(bus)
)
(junction (pt 368 176))
(junction (pt 368 192))
