

================================================================
== Synthesis Summary Report of 'preprocess'
================================================================
+ General Information: 
    * Date:           Mon Jan  8 12:17:13 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        sw_emu_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k325t-ffg900-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+
    |                            Modules                           |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |         |            |             |     |
    |                            & Loops                           |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |   DSP   |     FF     |     LUT     | URAM|
    +--------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+
    |+ preprocess                                                  |  Timing|  -0.00|     5075|  5.075e+04|         -|     5076|     -|        no|  405 (45%)|  15 (1%)|  24193 (5%)|  50646 (24%)|    -|
    | + grp_dataflow_fu_546*                                       |  Timing|  -0.00|     5056|  5.056e+04|         -|     5057|     -|  dataflow|  189 (21%)|  15 (1%)|  10655 (2%)|  25347 (12%)|    -|
    |  + grp_sequential_alphas_fu_174                              |  Timing|  -0.00|     5056|  5.056e+04|         -|     5056|     -|        no|    73 (8%)|        -|   7658 (1%)|  21408 (10%)|    -|
    |   + grp_sequential_alphas_Pipeline_read_samples_loop_fu_205  |  Timing|  -0.00|      266|  2.660e+03|         -|      266|     -|        no|          -|        -|  1668 (~0%)|    711 (~0%)|    -|
    |    o read_samples_loop                                       |       -|   7.30|      264|  2.640e+03|        10|        1|   256|       yes|          -|        -|           -|            -|    -|
    |   + grp_ped_subtract_fu_226                                  |       -|   0.74|      258|  2.580e+03|         -|      258|     -|        no|          -|        -|    12 (~0%)|    505 (~0%)|    -|
    |    o ped_samples                                             |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|          -|        -|           -|            -|    -|
    |   + grp_integrate_fu_239                                     |       -|   2.16|      273|  2.730e+03|         -|      273|     -|        no|          -|        -|  3246 (~0%)|    8262 (4%)|    -|
    |    + grp_integrate_Pipeline_int_samples_fu_1123              |       -|   2.19|      258|  2.580e+03|         -|      258|     -|        no|          -|        -|  2073 (~0%)|    6910 (3%)|    -|
    |     o int_samples                                            |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|          -|        -|           -|            -|    -|
    |    + grp_integrate_Pipeline_VITIS_LOOP_92_1_fu_1204          |       -|   3.61|        6|     60.000|         -|        6|     -|        no|          -|        -|     6 (~0%)|     69 (~0%)|    -|
    |     o VITIS_LOOP_92_1                                        |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|          -|        -|           -|            -|    -|
    |   + grp_zero_suppress_fu_249                                 |       -|   1.43|      205|  2.050e+03|         -|      205|     -|        no|          -|        -|  2214 (~0%)|   11427 (5%)|    -|
    |    o zero_integrals                                          |       -|   7.30|      204|  2.040e+03|        51|        -|     4|        no|          -|        -|           -|            -|    -|
    |     o zero_channels                                          |       -|   7.30|       48|    480.000|         3|        -|    16|        no|          -|        -|           -|            -|    -|
    |   o loop_alphas                                              |       -|   7.30|     5055|  5.055e+04|      1011|        -|     5|        no|          -|        -|           -|            -|    -|
    |  + grp_merge_integrals_fu_211                                |       -|   2.10|       22|    220.000|         -|       22|     -|        no|          -|        -|     9 (~0%)|     93 (~0%)|    -|
    |   o VITIS_LOOP_128_1_VITIS_LOOP_129_2                        |       -|   7.30|       20|    200.000|         2|        1|    20|       yes|          -|        -|           -|            -|    -|
    |  + grp_island_detection_fu_218                               |  Timing|  -0.00|      105|  1.050e+03|         -|      105|     -|        no|          -|        -|   158 (~0%)|   1289 (~0%)|    -|
    |   + grp_island_detection_Pipeline_island_alphas_fu_67        |  Timing|  -0.00|       23|    230.000|         -|       23|     -|        no|          -|        -|   127 (~0%)|   1182 (~0%)|    -|
    |    o island_alphas                                           |      II|   7.30|       21|    210.000|         6|        4|     5|       yes|          -|        -|           -|            -|    -|
    |   o island_integrals                                         |       -|   7.30|      104|  1.040e+03|        26|        -|     4|        no|          -|        -|           -|            -|    -|
    |  + grp_centroiding_fu_227                                    |       -|   0.49|      137|  1.370e+03|         -|      137|     -|        no|          -|  15 (1%)|   850 (~0%)|   1182 (~0%)|    -|
    |   + grp_centroiding_Pipeline_centroiding_alphas_fu_92        |       -|   0.49|       12|    120.000|         -|       12|     -|        no|          -|  15 (1%)|   551 (~0%)|    802 (~0%)|    -|
    |    o centroiding_alphas                                      |       -|   7.30|       10|    100.000|         7|        1|     5|       yes|          -|        -|           -|            -|    -|
    |   o centroiding_integrals                                    |       -|   7.30|      136|  1.360e+03|        34|        -|     4|        no|          -|        -|           -|            -|    -|
    |  + call_ret_entry_proc_fu_237                                |       -|   7.30|        0|      0.000|         -|        0|     -|        no|          -|        -|   130 (~0%)|     29 (~0%)|    -|
    |  + grp_write_integrals_fu_245                                |  Timing|  -0.00|       28|    280.000|         -|       28|     -|        no|          -|        -|   596 (~0%)|    245 (~0%)|    -|
    |   o write_integrals_integrals_write_integrals_alphas         |       -|   7.30|       26|    260.000|         8|        1|    20|       yes|          -|        -|           -|            -|    -|
    |  + grp_write_centroid_fu_254                                 |  Timing|  -0.00|        8|     80.000|         -|        8|     -|        no|          -|        -|   239 (~0%)|    493 (~0%)|    -|
    | o loop_alphas                                                |       -|   7.30|        5|     50.000|         1|        1|     5|       yes|          -|        -|           -|            -|    -|
    +--------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width   | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)     |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_aximm1 | 66048 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm2 | 66048 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm3 | 66048 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm4 | 66048 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm5 | 66048 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm6 | 512 -> 512   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm7 | 48 -> 64     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* BRAM
+-----------------------+------------+---------------+
| Interface             | Data Width | Address Width |
+-----------------------+------------+---------------+
| bounds_PORTA          | 16         | 32            |
| bounds_PORTB          | 16         | 32            |
| input_all_peds_PORTA  | 256        | 32            |
| zero_thresholds_PORTA | 32         | 32            |
+-----------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+------------------------------------+
| Argument           | Direction | Datatype                           |
+--------------------+-----------+------------------------------------+
| input_data_packet0 | in        | SW_Data_Packet const *             |
| input_data_packet1 | in        | SW_Data_Packet const *             |
| input_data_packet2 | in        | SW_Data_Packet const *             |
| input_data_packet3 | in        | SW_Data_Packet const *             |
| input_data_packet4 | in        | SW_Data_Packet const *             |
| input_all_peds     | in        | vector<unsigned short, 16> const * |
| bounds             | in        | short const *                      |
| zero_thresholds    | in        | int const *                        |
| output_integrals   | out       | vector<int, 16>*                   |
| centroid           | out       | Centroid*                          |
+--------------------+-----------+------------------------------------+

* SW-to-HW Mapping
+--------------------+------------------------------------+-----------+----------+-----------------------+
| Argument           | HW Name                            | HW Type   | HW Usage | HW Info               |
+--------------------+------------------------------------+-----------+----------+-----------------------+
| input_data_packet0 | m_axi_aximm1                       | interface |          |                       |
| input_data_packet0 | s_axi_control input_data_packet0_1 | register  | offset   | offset=0x10, range=32 |
| input_data_packet0 | s_axi_control input_data_packet0_2 | register  | offset   | offset=0x14, range=32 |
| input_data_packet1 | m_axi_aximm2                       | interface |          |                       |
| input_data_packet1 | s_axi_control input_data_packet1_1 | register  | offset   | offset=0x1c, range=32 |
| input_data_packet1 | s_axi_control input_data_packet1_2 | register  | offset   | offset=0x20, range=32 |
| input_data_packet2 | m_axi_aximm3                       | interface |          |                       |
| input_data_packet2 | s_axi_control input_data_packet2_1 | register  | offset   | offset=0x28, range=32 |
| input_data_packet2 | s_axi_control input_data_packet2_2 | register  | offset   | offset=0x2c, range=32 |
| input_data_packet3 | m_axi_aximm4                       | interface |          |                       |
| input_data_packet3 | s_axi_control input_data_packet3_1 | register  | offset   | offset=0x34, range=32 |
| input_data_packet3 | s_axi_control input_data_packet3_2 | register  | offset   | offset=0x38, range=32 |
| input_data_packet4 | m_axi_aximm5                       | interface |          |                       |
| input_data_packet4 | s_axi_control input_data_packet4_1 | register  | offset   | offset=0x40, range=32 |
| input_data_packet4 | s_axi_control input_data_packet4_2 | register  | offset   | offset=0x44, range=32 |
| input_all_peds     | input_all_peds_PORTA               | interface |          |                       |
| bounds             | bounds_PORTA                       | interface |          |                       |
| bounds             | bounds_PORTB                       | interface |          |                       |
| zero_thresholds    | zero_thresholds_PORTA              | interface |          |                       |
| output_integrals   | m_axi_aximm6                       | interface |          |                       |
| output_integrals   | s_axi_control output_integrals_1   | register  | offset   | offset=0x4c, range=32 |
| output_integrals   | s_axi_control output_integrals_2   | register  | offset   | offset=0x50, range=32 |
| centroid           | m_axi_aximm7                       | interface |          |                       |
| centroid           | s_axi_control centroid_1           | register  | offset   | offset=0x58, range=32 |
| centroid           | s_axi_control centroid_2           | register  | offset   | offset=0x5c, range=32 |
+--------------------+------------------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| HW Interface | Message                                                                                                                                                                                                                        | Location                  |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| m_axi_aximm7 | Multiple burst writes of variable length and bit width 64. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/preprocess.cpp:228:15 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+

* Bursts and Widening Missed
+--------------+--------------------+-------------+------------------------------------------+------------+---------------------------+
| HW Interface | Variable           | Loop        | Problem                                  | Resolution | Location                  |
+--------------+--------------------+-------------+------------------------------------------+------------+---------------------------+
| m_axi_aximm1 | input_data_packet0 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm2 | input_data_packet1 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm3 | input_data_packet2 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm4 | input_data_packet3 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm5 | input_data_packet4 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm1 | input_data_packet0 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm2 | input_data_packet1 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm3 | input_data_packet2 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm4 | input_data_packet3 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm5 | input_data_packet4 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm1 | input_data_packet0 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm2 | input_data_packet1 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm3 | input_data_packet2 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm4 | input_data_packet3 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm5 | input_data_packet4 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm1 | input_data_packet0 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm2 | input_data_packet1 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm3 | input_data_packet2 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm4 | input_data_packet3 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
| m_axi_aximm5 | input_data_packet4 | loop_alphas | Access load is in the conditional branch | 214-232    | src/preprocess.cpp:426:22 |
+--------------+--------------------+-------------+------------------------------------------+------------+---------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

