static void T_1\r\nF_1 ( void * V_1 , void * V_2 )\r\n{\r\nasm volatile(\r\n"stmfd sp!, {r4, lr} @ 2\n\\r\nmov r4, %2 @ 1\n\\r\nldmia %0!, {r2, r3, ip, lr} @ 4\n\\r\n1: mcr p15, 0, %1, c7, c6, 1 @ 1 invalidate D line\n\\r\nstmia %1!, {r2, r3, ip, lr} @ 4\n\\r\nldmia %0!, {r2, r3, ip, lr} @ 4+1\n\\r\nstmia %1!, {r2, r3, ip, lr} @ 4\n\\r\nldmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nmcr p15, 0, %1, c7, c6, 1 @ 1 invalidate D line\n\\r\nstmia %1!, {r2, r3, ip, lr} @ 4\n\\r\nldmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nsubs r4, r4, #1 @ 1\n\\r\nstmia %1!, {r2, r3, ip, lr} @ 4\n\\r\nldmneia %0!, {r2, r3, ip, lr} @ 4\n\\r\nbne 1b @ 1\n\\r\nldmfd sp!, {r4, pc} @ 3"\r\n:\r\n: "r" (from), "r" (to), "I" (PAGE_SIZE / 64));\r\n}\r\nvoid F_2 ( struct V_3 * V_2 , struct V_3 * V_1 ,\r\nunsigned long V_4 , struct V_5 * V_6 )\r\n{\r\nvoid * V_7 = F_3 ( V_2 ) ;\r\nif ( ! F_4 ( V_8 , & V_1 -> V_9 ) )\r\nF_5 ( F_6 ( V_1 ) , V_1 ) ;\r\nF_7 ( & V_10 ) ;\r\nF_8 ( V_11 , F_9 ( V_1 , V_12 ) ) ;\r\nF_1 ( ( void * ) V_11 , V_7 ) ;\r\nF_10 ( & V_10 ) ;\r\nF_11 ( V_7 ) ;\r\n}\r\nvoid F_12 ( struct V_3 * V_3 , unsigned long V_4 )\r\n{\r\nvoid * V_13 , * V_14 = F_3 ( V_3 ) ;\r\nasm volatile("\\r\nmov r1, %2 @ 1\n\\r\nmov r2, #0 @ 1\n\\r\nmov r3, #0 @ 1\n\\r\nmov ip, #0 @ 1\n\\r\nmov lr, #0 @ 1\n\\r\n1: mcr p15, 0, %0, c7, c6, 1 @ 1 invalidate D line\n\\r\nstmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nstmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nmcr p15, 0, %0, c7, c6, 1 @ 1 invalidate D line\n\\r\nstmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nstmia %0!, {r2, r3, ip, lr} @ 4\n\\r\nsubs r1, r1, #1 @ 1\n\\r\nbne 1b @ 1"\r\n: "=r" (ptr)\r\n: "0" (kaddr), "I" (PAGE_SIZE / 64)\r\n: "r1", "r2", "r3", "ip", "lr");\r\nF_11 ( V_14 ) ;\r\n}
