#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jun  5 14:26:11 2014
# Process ID: 1486
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source ipi_build.tcl
# set current_dir [pwd]
# set project_location "${current_dir}/k_means_zynq.xpr"
# set bd_location "${current_dir}/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd"
# puts stdout $project_location
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.xpr
# open_project $project_location
INFO: [Project 1-313] Project file moved from '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_init_memory_top_0_0/design_1_init_memory_top_0_0.upgrade_log', nor could it be found using path '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/RTL/rtlsim.srcs/sources_1/bd/design_1/ip/design_1_init_memory_top_0_0/design_1_init_memory_top_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_19'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_19' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_19/zynq_system_auto_pc_19.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_21'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_21' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_21/zynq_system_auto_pc_21.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_24'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_24' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_24/zynq_system_auto_pc_24.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_25'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_25' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/zynq_system_auto_pc_25.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_26'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_26' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_26/zynq_system_auto_pc_26.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_28'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_28' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_28/zynq_system_auto_pc_28.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_30'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_30' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_30/zynq_system_auto_pc_30.xci'.
# puts stdout $bd_location
/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd
# open_bd_design $bd_location
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:hls:lloyds_kernel_top:1.0 - lloyds_kernel_top_0
Adding component instance block -- xilinx.com:hls:combiner_top:1.0 - combiner_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: zynq_system_auto_pc_30 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: zynq_system_auto_pc_28 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_system> from BD file </home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 910.418 ; gain = 122.633
# current_bd_design zynq_system
# upgrade_bd_cells [get_bd_cells [list /lloyds_kernel_top_0 ] ]
INFO: [BD 41-1162] The cell '/lloyds_kernel_top_0' is already at its latest version.
# upgrade_bd_cells [get_bd_cells [list /combiner_top_0 ] ]
INFO: [BD 41-1162] The cell '/combiner_top_0' is already at its latest version.
WARNING: [Vivado 12-818] No files matched '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd'
# reset_target all [get_files  $current_dir/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd]
WARNING: [Vivado 12-818] No files matched '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd'
# generate_target all [get_files  $current_dir/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd]
# reset_run synth_1
# reset_run impl_1
# launch_runs synth_1
ERROR: [BD 41-431] Unable to delete IP /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_32/zynq_system_auto_pc_32.xci
ERROR: [BD 41-431] Unable to delete IP /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_31/zynq_system_auto_pc_31.xci
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(1) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S02_AXI(2) and /lloyds_kernel_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTA(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTA(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /combiner_top_0/M_AXI_MASTER_PORTB(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /combiner_top_0/M_AXI_MASTER_PORTB(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_pc/M_AXI(16)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_bid'(12) to net 's00_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s00_couplers/M_AXI_rid'(12) to net 's00_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(14) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(14) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'combiner_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTA_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_awlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S02_AXI_arlock'(1) to net 'lloyds_kernel_top_0_M_AXI_MASTER_PORTB_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : zynq_system.vhd
VHDL Output written to : zynq_system_wrapper.vhd
Wrote  : </home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_combiner_top_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_lloyds_kernel_top_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zynq_system_xbar_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_33'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_33' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_34'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_34' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_35'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_35' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_36'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_system_auto_pc_36' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design zynq_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /combiner_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /lloyds_kernel_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Thu Jun  5 14:26:41 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.078 ; gain = 88.660
# wait_on_run synth_1
[Thu Jun  5 14:26:41 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zynq_system_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source zynq_system_wrapper.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board xilinx.com:zynq:zc702:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner
#   /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel
# } [current_fileset]
# add_files /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_19'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_19' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_19/zynq_system_auto_pc_19.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_25'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_25' from file '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/zynq_system_auto_pc_25.xci'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.

    while executing
"add_files /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd"
    (file "zynq_system_wrapper.tcl" line 16)
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 14:26:50 2014...
[Thu Jun  5 14:26:53 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.078 ; gain = 3.000
# launch_runs impl_1
