v 20150930 2
C 40000 40000 0 0 0 title-B.sym
C 45800 48100 1 0 0 uln2803.sym
{
T 46295 47800 5 10 1 1 0 0 1
refdes=U401
T 45800 48100 5 10 0 1 0 0 1
footprint=PSOP18
T 45800 48100 5 10 0 1 0 0 1
device=ULN2803
}
C 48100 47500 1 90 0 resistor-1.sym
{
T 47700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 47850 47500 5 10 1 1 90 0 1
refdes=R401
T 47600 48000 5 10 1 1 0 0 1
value=10k
T 48100 47500 5 10 0 1 0 0 1
footprint=0805
}
N 48000 47500 48000 47300 4
C 48600 47500 1 90 0 resistor-1.sym
{
T 48200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 48350 47500 5 10 1 1 90 0 1
refdes=R402
T 48100 48000 5 10 1 1 0 0 1
value=10k
T 48600 47500 5 10 0 1 0 0 1
footprint=0805
}
C 49100 47500 1 90 0 resistor-1.sym
{
T 48700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 48850 47500 5 10 1 1 90 0 1
refdes=R403
T 48600 48000 5 10 1 1 0 0 1
value=10k
T 49100 47500 5 10 0 1 0 0 1
footprint=0805
}
C 49600 47500 1 90 0 resistor-1.sym
{
T 49200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 49350 47500 5 10 1 1 90 0 1
refdes=R404
T 49100 48000 5 10 1 1 0 0 1
value=10k
T 49600 47500 5 10 0 1 0 0 1
footprint=0805
}
C 50100 47500 1 90 0 resistor-1.sym
{
T 49700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 49850 47500 5 10 1 1 90 0 1
refdes=R405
T 49600 48000 5 10 1 1 0 0 1
value=10k
T 50100 47500 5 10 0 1 0 0 1
footprint=0805
}
C 50600 47500 1 90 0 resistor-1.sym
{
T 50200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 50350 47500 5 10 1 1 90 0 1
refdes=R406
T 50100 48000 5 10 1 1 0 0 1
value=10k
T 50600 47500 5 10 0 1 0 0 1
footprint=0805
}
C 51100 47500 1 90 0 resistor-1.sym
{
T 50700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 50850 47500 5 10 1 1 90 0 1
refdes=R407
T 50600 48000 5 10 1 1 0 0 1
value=10k
T 51100 47500 5 10 0 1 0 0 1
footprint=0805
}
C 51600 47500 1 90 0 resistor-1.sym
{
T 51200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 51350 47500 5 10 1 1 90 0 1
refdes=R408
T 51100 48000 5 10 1 1 0 0 1
value=10k
T 51600 47500 5 10 0 1 0 0 1
footprint=0805
}
N 48500 47500 48500 47300 4
N 49000 47500 49000 47300 4
N 49500 47500 49500 47300 4
N 50000 47500 50000 47300 4
N 50500 47500 50500 47300 4
N 51000 47500 51000 47300 4
N 51500 47500 51500 47300 4
N 47200 48500 51700 48500 4
{
T 51500 48500 5 10 1 1 0 3 1
netname=GATE_32
}
N 51500 48500 51500 48400 4
N 47200 48700 51700 48700 4
{
T 51500 48700 5 10 1 1 0 3 1
netname=GATE_31
}
N 51000 48700 51000 48400 4
N 47200 48900 51700 48900 4
{
T 51500 48900 5 10 1 1 0 3 1
netname=GATE_30
}
N 50500 48900 50500 48400 4
N 47200 49100 51700 49100 4
{
T 51500 49100 5 10 1 1 0 3 1
netname=GATE_29
}
N 50000 49100 50000 48400 4
N 47200 49300 51700 49300 4
{
T 51500 49300 5 10 1 1 0 3 1
netname=GATE_28
}
N 49500 49300 49500 48400 4
N 47200 49500 51700 49500 4
{
T 51500 49500 5 10 1 1 0 3 1
netname=GATE_27
}
N 49000 49500 49000 48400 4
N 47200 49700 51700 49700 4
{
T 51500 49700 5 10 1 1 0 3 1
netname=GATE_26
}
N 48500 49700 48500 48400 4
N 47200 49900 51700 49900 4
{
T 51500 49900 5 10 1 1 0 3 1
netname=GATE_25
}
N 48000 49900 48000 48400 4
N 47400 47300 51500 47300 4
N 47200 48300 47400 48300 4
N 47400 46700 47400 48300 4
C 46000 43600 1 0 0 uln2803.sym
{
T 46445 43350 5 10 1 1 0 0 1
refdes=U402
T 46000 43600 5 10 0 1 0 0 1
footprint=PSOP18
T 46000 43600 5 10 0 1 0 0 1
device=ULN2803
}
C 48300 43000 1 90 0 resistor-1.sym
{
T 47900 43300 5 10 0 0 90 0 1
device=RESISTOR
T 48000 43000 5 10 1 1 90 0 1
refdes=R409
T 47800 43500 5 10 1 1 0 0 1
value=10k
T 48300 43000 5 10 0 1 0 0 1
footprint=0805
}
N 48200 43000 48200 42800 4
C 48800 43000 1 90 0 resistor-1.sym
{
T 48400 43300 5 10 0 0 90 0 1
device=RESISTOR
T 48500 43000 5 10 1 1 90 0 1
refdes=R410
T 48300 43500 5 10 1 1 0 0 1
value=10k
T 48800 43000 5 10 0 1 0 0 1
footprint=0805
}
C 49300 43000 1 90 0 resistor-1.sym
{
T 48900 43300 5 10 0 0 90 0 1
device=RESISTOR
T 49000 43000 5 10 1 1 90 0 1
refdes=R411
T 48800 43500 5 10 1 1 0 0 1
value=10k
T 49300 43000 5 10 0 1 0 0 1
footprint=0805
}
C 49800 43000 1 90 0 resistor-1.sym
{
T 49400 43300 5 10 0 0 90 0 1
device=RESISTOR
T 49500 43000 5 10 1 1 90 0 1
refdes=R412
T 49300 43500 5 10 1 1 0 0 1
value=10k
T 49800 43000 5 10 0 1 0 0 1
footprint=0805
}
N 48700 43000 48700 42800 4
N 49200 43000 49200 42800 4
N 49700 43000 49700 42800 4
N 47400 44800 51900 44800 4
{
T 51700 44800 5 10 1 1 0 3 1
netname=GATE_36
}
N 49700 44800 49700 43900 4
N 47400 45000 51900 45000 4
{
T 51700 45000 5 10 1 1 0 3 1
netname=GATE_35
}
N 49200 45000 49200 43900 4
N 47400 45200 51900 45200 4
{
T 51700 45200 5 10 1 1 0 3 1
netname=GATE_34
}
N 48700 45200 48700 43900 4
N 47400 45400 51900 45400 4
{
T 51700 45400 5 10 1 1 0 3 1
netname=GATE_33
}
N 48200 45400 48200 43900 4
N 47400 43800 47600 43800 4
N 47600 42100 47600 43800 4
N 47600 42800 49700 42800 4
N 45500 46700 47400 46700 4
N 45500 47300 45500 48300 4
{
T 45400 47700 5 10 1 1 90 3 1
netname=GND_D
}
N 45500 48300 45800 48300 4
N 45600 42100 47600 42100 4
N 45600 42800 45600 43800 4
{
T 45500 43200 5 10 1 1 90 3 1
netname=GND_D
}
N 45600 43800 46000 43800 4
C 46900 47500 1 180 0 capacitor-1.sym
{
T 46700 46800 5 10 0 0 180 0 1
device=CAPACITOR
T 46950 47050 5 10 1 1 180 0 1
refdes=C401
T 46700 46600 5 10 0 0 180 0 1
symversion=0.1
T 46400 47100 5 10 1 1 180 0 1
value=1u
T 46900 47500 5 10 0 1 0 0 1
footprint=0805
}
N 46900 47300 47400 47300 4
N 46000 47300 45500 47300 4
C 47100 43000 1 180 0 capacitor-1.sym
{
T 46900 42300 5 10 0 0 180 0 1
device=CAPACITOR
T 47250 42600 5 10 1 1 180 0 1
refdes=C402
T 46900 42100 5 10 0 0 180 0 1
symversion=0.1
T 46600 42600 5 10 1 1 180 0 1
value=1u
T 47100 43000 5 10 0 1 0 0 1
footprint=0805
}
N 47100 42800 47600 42800 4
N 46200 42800 45600 42800 4
T 50900 40850 9 10 1 0 0 0 1
connection_3
T 50300 40100 9 10 1 0 0 0 1
4
T 54150 40250 9 10 1 0 0 0 1
Sumit Pramanick
T 51800 40150 9 10 1 0 0 0 1
13
N 45100 49900 45800 49900 4
{
T 45000 49900 5 10 1 1 0 3 1
netname=C_GATE_25
}
N 45100 49700 45800 49700 4
{
T 45000 49700 5 10 1 1 0 3 1
netname=C_GATE_26
}
N 45100 49500 45800 49500 4
{
T 45000 49500 5 10 1 1 0 3 1
netname=C_GATE_27
}
N 45100 49300 45800 49300 4
{
T 45000 49300 5 10 1 1 0 3 1
netname=C_GATE_28
}
N 45100 49100 45800 49100 4
{
T 45000 49100 5 10 1 1 0 3 1
netname=C_GATE_29
}
N 45100 48900 45800 48900 4
{
T 45000 48900 5 10 1 1 0 3 1
netname=C_GATE_30
}
N 45100 48700 45800 48700 4
{
T 45000 48700 5 10 1 1 0 3 1
netname=C_GATE_31
}
N 45100 48500 45800 48500 4
{
T 45000 48500 5 10 1 1 0 3 1
netname=C_GATE_32
}
N 45300 45400 46000 45400 4
{
T 45200 45400 5 10 1 1 0 3 1
netname=C_GATE_33
}
N 45300 45200 46000 45200 4
{
T 45200 45200 5 10 1 1 0 3 1
netname=C_GATE_34
}
N 45300 45000 46000 45000 4
{
T 45200 45000 5 10 1 1 0 3 1
netname=C_GATE_35
}
N 45300 44800 46000 44800 4
{
T 45200 44800 5 10 1 1 0 3 1
netname=C_GATE_36
}
N 44200 46900 43300 46900 4
{
T 43600 47000 5 10 1 1 0 3 1
netname=+5VD
}
N 44200 46500 43300 46500 4
{
T 43600 46600 5 10 1 1 0 3 1
netname=+15VD
}
C 45200 46800 1 90 0 jumper-1.sym
{
T 44700 47100 5 8 0 0 90 0 1
device=JUMPER
T 44900 47200 5 10 1 1 180 0 1
refdes=J401
T 45200 46800 5 10 0 1 0 0 1
footprint=JUMPER2
}
C 45200 46400 1 90 0 jumper-1.sym
{
T 44700 46700 5 8 0 0 90 0 1
device=JUMPER
T 44900 46700 5 10 1 1 180 0 1
refdes=J402
T 45200 46400 5 10 0 1 0 0 1
footprint=JUMPER2
}
N 45200 46900 45500 46900 4
N 45500 46500 45500 46900 4
N 45500 46500 45200 46500 4
N 44300 42300 43400 42300 4
{
T 43700 42400 5 10 1 1 0 3 1
netname=+5VD
}
N 44300 41900 43400 41900 4
{
T 43700 42000 5 10 1 1 0 3 1
netname=+15VD
}
C 45300 42200 1 90 0 jumper-1.sym
{
T 44800 42500 5 8 0 0 90 0 1
device=JUMPER
T 45000 42600 5 10 1 1 180 0 1
refdes=J403
T 45300 42200 5 10 0 1 0 0 1
footprint=JUMPER2
}
C 45300 41800 1 90 0 jumper-1.sym
{
T 44800 42100 5 8 0 0 90 0 1
device=JUMPER
T 45000 42100 5 10 1 1 180 0 1
refdes=J404
T 45300 41800 5 10 0 1 0 0 1
footprint=JUMPER2
}
N 45300 42300 45600 42300 4
N 45600 41900 45600 42300 4
N 45600 41900 45300 41900 4
