set_property PACKAGE_PIN K17 [get_ports VCAP_B2]
set_property PACKAGE_PIN F20 [get_ports VCAP_B1]
set_property PACKAGE_PIN F19 [get_ports VCAP_B0]
set_property PACKAGE_PIN M20 [get_ports VCAP_R2]
set_property PACKAGE_PIN M19 [get_ports VCAP_R1]
set_property PACKAGE_PIN G14 [get_ports VCAP_R0]
set_property PACKAGE_PIN N15 [get_ports VCAP_R3]
set_property PACKAGE_PIN H17 [get_ports VCAP_G3]
set_property PACKAGE_PIN K18 [get_ports VCAP_B3]
set_property PACKAGE_PIN E18 [get_ports VCAP_B4]
set_property PACKAGE_PIN E19 [get_ports VCAP_B5]
set_property PACKAGE_PIN E17 [get_ports VCAP_B6]
set_property PACKAGE_PIN D18 [get_ports VCAP_B7]
set_property PACKAGE_PIN B19 [get_ports VCAP_G0]
set_property PACKAGE_PIN A20 [get_ports VCAP_G1]
set_property PACKAGE_PIN H16 [get_ports VCAP_G2]
set_property PACKAGE_PIN N16 [get_ports VCAP_R4]
set_property PACKAGE_PIN H15 [get_ports VCAP_G4]
set_property PACKAGE_PIN J20 [get_ports VCAP_R5]
set_property PACKAGE_PIN G15 [get_ports VCAP_G5]
set_property PACKAGE_PIN H20 [get_ports VCAP_R6]
set_property PACKAGE_PIN M14 [get_ports VCAP_G6]
set_property PACKAGE_PIN C20 [get_ports VCAP_R7]
set_property PACKAGE_PIN M15 [get_ports VCAP_G7]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_ADDR[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ZORRO_DATA[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_ADDRDIR]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_DATADIR]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_ADDRDIR2]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NBRN]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NBGN]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_C28D]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_READ]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_DOE]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NDS0]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NDS1]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NLDS]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NUDS]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NFCS]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NCCS]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NSLAVE]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NCINH]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NCFGIN]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NCFGOUT]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NDTACK]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_NIORST]
set_property IOSTANDARD LVCMOS33 [get_ports ZORRO_E7M]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets ZORRO_E7M]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets ZORRO_E7M_IBUF_BUFG]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets ZORRO_E7M_IBUF]

set_property PACKAGE_PIN V20 [get_ports {ZORRO_DATA[15]}]
set_property PACKAGE_PIN W15 [get_ports {ZORRO_DATA[14]}]
set_property PACKAGE_PIN V15 [get_ports {ZORRO_DATA[13]}]
set_property PACKAGE_PIN T20 [get_ports {ZORRO_DATA[12]}]
set_property PACKAGE_PIN P20 [get_ports {ZORRO_DATA[11]}]
set_property PACKAGE_PIN N20 [get_ports {ZORRO_DATA[10]}]
set_property PACKAGE_PIN J15 [get_ports {ZORRO_DATA[9]}]
set_property PACKAGE_PIN L15 [get_ports {ZORRO_DATA[8]}]
set_property PACKAGE_PIN F17 [get_ports {ZORRO_DATA[7]}]
set_property PACKAGE_PIN F16 [get_ports {ZORRO_DATA[6]}]
set_property PACKAGE_PIN H18 [get_ports {ZORRO_DATA[5]}]
set_property PACKAGE_PIN K16 [get_ports {ZORRO_DATA[4]}]
set_property PACKAGE_PIN J16 [get_ports {ZORRO_DATA[3]}]
set_property PACKAGE_PIN K14 [get_ports {ZORRO_DATA[2]}]
set_property PACKAGE_PIN J14 [get_ports {ZORRO_DATA[1]}]
set_property PACKAGE_PIN L14 [get_ports {ZORRO_DATA[0]}]

set_property PACKAGE_PIN U9 [get_ports ZORRO_ADDRDIR]
set_property PACKAGE_PIN T15 [get_ports ZORRO_ADDRDIR2]
set_property PACKAGE_PIN U17 [get_ports ZORRO_NBRN]
set_property PACKAGE_PIN T14 [get_ports ZORRO_NBGN]
set_property PACKAGE_PIN B20 [get_ports ZORRO_C28D]
set_property PACKAGE_PIN Y12 [get_ports ZORRO_DATADIR]
set_property PACKAGE_PIN Y19 [get_ports ZORRO_READ]
set_property PACKAGE_PIN W10 [get_ports ZORRO_DOE]
#set_property PACKAGE_PIN C20 [get_ports ZORRO_NMTCR]
set_property PACKAGE_PIN Y14 [get_ports ZORRO_NDS0]
set_property PACKAGE_PIN W14 [get_ports ZORRO_NDS1]
set_property PACKAGE_PIN Y18 [get_ports ZORRO_NLDS]
set_property PACKAGE_PIN W20 [get_ports ZORRO_NUDS]
set_property PACKAGE_PIN V5 [get_ports ZORRO_NFCS]
set_property PACKAGE_PIN U13 [get_ports ZORRO_NCCS]
set_property PACKAGE_PIN U15 [get_ports ZORRO_NSLAVE]
set_property PACKAGE_PIN U14 [get_ports ZORRO_NCINH]
set_property PACKAGE_PIN W13 [get_ports ZORRO_NCFGIN]
set_property PACKAGE_PIN P14 [get_ports ZORRO_NCFGOUT]
set_property PACKAGE_PIN W9 [get_ports ZORRO_NDTACK]
set_property PACKAGE_PIN V12 [get_ports ZORRO_NIORST]
set_property PACKAGE_PIN R14 [get_ports ZORRO_E7M]

set_property PACKAGE_PIN Y13 [get_ports {ZORRO_ADDR[22]}]
set_property PACKAGE_PIN W11 [get_ports {ZORRO_ADDR[21]}]
set_property PACKAGE_PIN Y11 [get_ports {ZORRO_ADDR[20]}]
set_property PACKAGE_PIN Y9 [get_ports {ZORRO_ADDR[19]}]
set_property PACKAGE_PIN Y8 [get_ports {ZORRO_ADDR[18]}]
set_property PACKAGE_PIN Y7 [get_ports {ZORRO_ADDR[17]}]
set_property PACKAGE_PIN Y6 [get_ports {ZORRO_ADDR[16]}]
set_property PACKAGE_PIN T5 [get_ports {ZORRO_ADDR[15]}]
set_property PACKAGE_PIN U5 [get_ports {ZORRO_ADDR[14]}]
set_property PACKAGE_PIN W6 [get_ports {ZORRO_ADDR[13]}]
set_property PACKAGE_PIN V6 [get_ports {ZORRO_ADDR[12]}]
set_property PACKAGE_PIN W8 [get_ports {ZORRO_ADDR[11]}]
set_property PACKAGE_PIN V8 [get_ports {ZORRO_ADDR[10]}]
set_property PACKAGE_PIN V7 [get_ports {ZORRO_ADDR[9]}]
set_property PACKAGE_PIN U7 [get_ports {ZORRO_ADDR[8]}]
set_property PACKAGE_PIN U8 [get_ports {ZORRO_ADDR[7]}]
set_property PACKAGE_PIN U10 [get_ports {ZORRO_ADDR[6]}]
set_property PACKAGE_PIN T11 [get_ports {ZORRO_ADDR[5]}]
set_property PACKAGE_PIN V13 [get_ports {ZORRO_ADDR[4]}]
set_property PACKAGE_PIN V10 [get_ports {ZORRO_ADDR[3]}]
set_property PACKAGE_PIN T9 [get_ports {ZORRO_ADDR[2]}]
set_property PACKAGE_PIN T10 [get_ports {ZORRO_ADDR[1]}]
set_property PACKAGE_PIN V11 [get_ports {ZORRO_ADDR[0]}]


set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B7]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B6]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B5]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B4]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B3]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B2]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B1]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_B0]

set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R7]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R6]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R5]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R4]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R3]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R2]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R1]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_R0]

set_property IOSTANDARD LVCMOS33 [get_ports VCAP_VSYNC]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_HSYNC]

set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G0]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G1]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G2]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G3]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G4]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G5]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G6]
set_property IOSTANDARD LVCMOS33 [get_ports VCAP_G7]



set_property PACKAGE_PIN Y17 [get_ports VCAP_VSYNC]
set_property PACKAGE_PIN Y16 [get_ports VCAP_HSYNC]


set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_R[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_G[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_B[7]}]

set_property PACKAGE_PIN D20 [get_ports {VGA_R[0]}]
set_property PACKAGE_PIN M17 [get_ports {VGA_R[1]}]
set_property PACKAGE_PIN M18 [get_ports {VGA_R[2]}]
set_property PACKAGE_PIN G17 [get_ports {VGA_R[3]}]
set_property PACKAGE_PIN G18 [get_ports {VGA_R[4]}]
set_property PACKAGE_PIN K19 [get_ports {VGA_R[5]}]
set_property PACKAGE_PIN J19 [get_ports {VGA_R[6]}]
set_property PACKAGE_PIN J18 [get_ports {VGA_R[7]}]

set_property PACKAGE_PIN V17 [get_ports {VGA_G[0]}]
set_property PACKAGE_PIN G19 [get_ports {VGA_G[1]}]
set_property PACKAGE_PIN G20 [get_ports {VGA_G[2]}]
set_property PACKAGE_PIN L19 [get_ports {VGA_G[3]}]
set_property PACKAGE_PIN L20 [get_ports {VGA_G[4]}]
set_property PACKAGE_PIN L16 [get_ports {VGA_G[5]}]
set_property PACKAGE_PIN L17 [get_ports {VGA_G[6]}]
set_property PACKAGE_PIN D19 [get_ports {VGA_G[7]}]

set_property PACKAGE_PIN W19 [get_ports {VGA_B[0]}]
set_property PACKAGE_PIN W18 [get_ports {VGA_B[1]}]
set_property PACKAGE_PIN P19 [get_ports {VGA_B[2]}]
set_property PACKAGE_PIN N18 [get_ports {VGA_B[3]}]
set_property PACKAGE_PIN T19 [get_ports {VGA_B[4]}]
set_property PACKAGE_PIN R19 [get_ports {VGA_B[5]}]
set_property PACKAGE_PIN P15 [get_ports {VGA_B[6]}]
set_property PACKAGE_PIN P16 [get_ports {VGA_B[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports VGA_PCLK]
set_property IOSTANDARD LVCMOS33 [get_ports VGA_HS]
set_property IOSTANDARD LVCMOS33 [get_ports VGA_DE]
set_property IOSTANDARD LVCMOS33 [get_ports VGA_VS]
set_property PACKAGE_PIN R17 [get_ports VGA_VS]
set_property PACKAGE_PIN R16 [get_ports VGA_HS]
set_property PACKAGE_PIN N17 [get_ports VGA_DE]
set_property PACKAGE_PIN V18 [get_ports VGA_PCLK]

#set_property IOSTANDARD LVCMOS33 [get_ports HDMI_INTN]
#set_property PACKAGE_PIN W19 [get_ports HDMI_INTN]

#set_property PACKAGE_PIN B9 [get_ports I2C0_sda_io]
#set_property PACKAGE_PIN B13 [get_ports I2C0_scl_io]
#set_property IOSTANDARD LVCMOS33 [get_ports I2C0_scl_io]
#set_property IOSTANDARD LVCMOS33 [get_ports I2C0_sda_io]
#set_property PULLUP true [get_ports I2C0_sda_io]
#set_property PULLUP true [get_ports I2C0_scl_io]

create_clock -period 143.000 -name amiga_e7m -add [get_ports ZORRO_E7M]

set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks -of_objects [get_pins zz9000_ps_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT0]]

set_false_path -from [get_clocks -of_objects [get_pins zz9000_ps_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT0]] -to [get_clocks clk_fpga_0]

set_false_path -from [get_clocks amiga_e7m] -to [get_clocks clk_fpga_0]





create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list zz9000_ps_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[7]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[8]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[9]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[10]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[11]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[12]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[13]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[14]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[15]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[16]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[17]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[18]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[19]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[20]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[21]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[22]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[23]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[24]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[25]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[26]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[27]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[28]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[29]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[30]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/last_z3addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[7]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[8]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[9]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[10]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[11]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[12]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[13]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[14]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[15]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[16]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[17]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[18]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[19]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[20]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[21]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[22]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[23]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[24]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[25]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[26]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[27]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[28]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[29]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[30]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_mapped_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zREAD_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zREAD_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zREAD_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[7]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[8]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[9]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[10]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[11]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[12]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[13]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[14]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[15]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[16]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[17]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[18]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[19]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[20]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[21]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[22]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[23]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[24]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[25]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[26]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[27]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[28]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[29]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[30]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[7]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[8]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[9]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[10]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[11]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[12]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[13]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[14]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[15]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[16]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[17]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[18]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[19]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[20]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[21]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[22]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[23]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[24]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[25]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[26]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[27]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[28]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[29]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[30]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[7]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[8]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[9]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[10]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[11]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[12]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[13]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[14]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[15]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[16]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[17]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[18]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[19]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[20]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[21]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[22]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[23]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[24]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[25]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[26]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[27]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[28]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[29]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[30]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS1_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS1_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS1_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[2]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[3]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[4]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[5]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[6]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_state[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS0_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS0_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znDS0_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 3 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znUDS_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znUDS_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znUDS_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 3 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znLDS_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znLDS_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znLDS_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znFCS_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znFCS_sync[1]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/znFCS_sync[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zDOE_sync[0]} {zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zDOE_sync[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/dataout_z3]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/dtack]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/slaven]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_ds0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_ds1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_ds2]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_ds3]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3_fcs_state]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr_in_ram]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/z3addr_in_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/ZORRO_NDTACK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/ZORRO_NSLAVE]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_read_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_write_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_ram_write_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_read]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list zz9000_ps_i/MNTZorro_v0_1_S00_AXI_0/inst/zorro_write]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
