// Seed: 2148284805
module module_0 ();
  wire [-1 : 1] id_1;
  assign module_2.id_10 = 0;
endmodule
module module_1;
  always @(*) begin : LABEL_0
    wait (-1 + (-1));
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0
    , id_10,
    output uwire id_1,
    output wor id_2
    , id_11,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri id_8
);
  assign id_11 = id_10;
  wire id_12;
  assign id_10 = -1;
  logic id_13;
  module_0 modCall_1 ();
endmodule
