$comment
	File created using the following command:
		vcd file breg8.msim.vcd -direction
$end
$date
	Tue Dec 05 15:40:34 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module breg8_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 8 " Dado [7:0] $end
$var reg 1 # EscritaReg $end
$var reg 2 $ RegA [1:0] $end
$var reg 2 % RegB [1:0] $end
$var wire 1 & SaidaA [7] $end
$var wire 1 ' SaidaA [6] $end
$var wire 1 ( SaidaA [5] $end
$var wire 1 ) SaidaA [4] $end
$var wire 1 * SaidaA [3] $end
$var wire 1 + SaidaA [2] $end
$var wire 1 , SaidaA [1] $end
$var wire 1 - SaidaA [0] $end
$var wire 1 . SaidaB [7] $end
$var wire 1 / SaidaB [6] $end
$var wire 1 0 SaidaB [5] $end
$var wire 1 1 SaidaB [4] $end
$var wire 1 2 SaidaB [3] $end
$var wire 1 3 SaidaB [2] $end
$var wire 1 4 SaidaB [1] $end
$var wire 1 5 SaidaB [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < RegA[1]~input_o $end
$var wire 1 = RegB[1]~input_o $end
$var wire 1 > SaidaA[0]~output_o $end
$var wire 1 ? SaidaA[1]~output_o $end
$var wire 1 @ SaidaA[2]~output_o $end
$var wire 1 A SaidaA[3]~output_o $end
$var wire 1 B SaidaA[4]~output_o $end
$var wire 1 C SaidaA[5]~output_o $end
$var wire 1 D SaidaA[6]~output_o $end
$var wire 1 E SaidaA[7]~output_o $end
$var wire 1 F SaidaB[0]~output_o $end
$var wire 1 G SaidaB[1]~output_o $end
$var wire 1 H SaidaB[2]~output_o $end
$var wire 1 I SaidaB[3]~output_o $end
$var wire 1 J SaidaB[4]~output_o $end
$var wire 1 K SaidaB[5]~output_o $end
$var wire 1 L SaidaB[6]~output_o $end
$var wire 1 M SaidaB[7]~output_o $end
$var wire 1 N Clock~input_o $end
$var wire 1 O RegA[0]~input_o $end
$var wire 1 P Dado[0]~input_o $end
$var wire 1 Q EscritaReg~input_o $end
$var wire 1 R reg~42_combout $end
$var wire 1 S reg~18_q $end
$var wire 1 T reg~43_combout $end
$var wire 1 U reg~10_q $end
$var wire 1 V reg~26_combout $end
$var wire 1 W SaidaA[0]~reg0_q $end
$var wire 1 X Dado[1]~input_o $end
$var wire 1 Y reg~19_q $end
$var wire 1 Z reg~11_q $end
$var wire 1 [ reg~27_combout $end
$var wire 1 \ SaidaA[1]~reg0_q $end
$var wire 1 ] Dado[2]~input_o $end
$var wire 1 ^ reg~20_q $end
$var wire 1 _ reg~12_q $end
$var wire 1 ` reg~28_combout $end
$var wire 1 a SaidaA[2]~reg0_q $end
$var wire 1 b Dado[3]~input_o $end
$var wire 1 c reg~21_q $end
$var wire 1 d reg~13_q $end
$var wire 1 e reg~29_combout $end
$var wire 1 f SaidaA[3]~reg0_q $end
$var wire 1 g Dado[4]~input_o $end
$var wire 1 h reg~22_q $end
$var wire 1 i reg~14_q $end
$var wire 1 j reg~30_combout $end
$var wire 1 k SaidaA[4]~reg0_q $end
$var wire 1 l Dado[5]~input_o $end
$var wire 1 m reg~23_q $end
$var wire 1 n reg~15_q $end
$var wire 1 o reg~31_combout $end
$var wire 1 p SaidaA[5]~reg0_q $end
$var wire 1 q Dado[6]~input_o $end
$var wire 1 r reg~24_q $end
$var wire 1 s reg~16_q $end
$var wire 1 t reg~32_combout $end
$var wire 1 u SaidaA[6]~reg0_q $end
$var wire 1 v Dado[7]~input_o $end
$var wire 1 w reg~25_q $end
$var wire 1 x reg~17_q $end
$var wire 1 y reg~33_combout $end
$var wire 1 z SaidaA[7]~reg0_q $end
$var wire 1 { RegB[0]~input_o $end
$var wire 1 | reg~34_combout $end
$var wire 1 } SaidaB[0]~reg0_q $end
$var wire 1 ~ reg~35_combout $end
$var wire 1 !! SaidaB[1]~reg0_q $end
$var wire 1 "! reg~36_combout $end
$var wire 1 #! SaidaB[2]~reg0_q $end
$var wire 1 $! reg~37_combout $end
$var wire 1 %! SaidaB[3]~reg0_q $end
$var wire 1 &! reg~38_combout $end
$var wire 1 '! SaidaB[4]~reg0_q $end
$var wire 1 (! reg~39_combout $end
$var wire 1 )! SaidaB[5]~reg0_q $end
$var wire 1 *! reg~40_combout $end
$var wire 1 +! SaidaB[6]~reg0_q $end
$var wire 1 ,! reg~41_combout $end
$var wire 1 -! SaidaB[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
b0 $
b11 %
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
06
17
x8
19
1:
1;
0<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
$end
#1000
1!
1N
#2000
1#
0!
1Q
0N
1T
#3000
b1 $
b1 %
b0 %
b1 "
1!
0{
0=
1O
1P
1N
0T
1R
1U
1|
#4000
0#
0!
0Q
0N
0R
#5000
1!
1N
1}
1F
15
#6000
b11 $
b11 "
b10 $
b1 %
b10 "
1#
0!
1{
0O
1<
1Q
0P
1X
0N
1T
1V
0|
#7000
1!
1N
1Z
0U
0V
1[
#8000
0#
0!
0Q
0N
0T
#9000
b11 %
b11 $
b10 %
b11 "
1!
1O
0{
1=
1P
1N
1~
0[
0}
1\
1?
0F
05
1,
#10000
1#
0!
1Q
0N
1R
#11000
1!
1N
1Y
1S
1V
1[
#12000
b111 "
b1 $
b101 "
b0 $
b11 %
b100 "
0#
0!
1{
0O
0<
0Q
0P
0X
1]
0N
0R
0V
1|
#13000
1!
1N
1!!
1}
1F
1G
14
15
#14000
1#
0!
1Q
0N
1T
#15000
b1 %
b1 $
b0 %
b101 "
1!
1O
0{
0=
1P
1N
0T
1R
0|
1V
1_
0Z
1U
1|
0~
1"!
#16000
