

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Tue Jan 28 04:09:08 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.494 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      614|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      522|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      5|      522|      742|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+-------------------------+-----------+
    |            Instance           |          Module         | Expression|
    +-------------------------------+-------------------------+-----------+
    |mul_mul_18s_17ns_26_1_1_U2826  |mul_mul_18s_17ns_26_1_1  |    i0 * i1|
    |mul_mul_18s_17ns_26_1_1_U2827  |mul_mul_18s_17ns_26_1_1  |    i0 * i1|
    |mul_mul_18s_17ns_26_1_1_U2828  |mul_mul_18s_17ns_26_1_1  |    i0 * i1|
    |mul_mul_18s_17ns_26_1_1_U2829  |mul_mul_18s_17ns_26_1_1  |    i0 * i1|
    |mul_mul_18s_17ns_26_1_1_U2830  |mul_mul_18s_17ns_26_1_1  |    i0 * i1|
    +-------------------------------+-------------------------+-----------+

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table_ROM_bkb  |        6|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table_Rcud  |        2|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        8|  0|   0|    0|  2048|   35|     2|        35840|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln856_1_fu_663_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln856_2_fu_701_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln856_fu_635_p2       |         +|   0|  0|  24|          17|          17|
    |p_Val2_5_fu_629_p2        |         +|   0|  0|  25|          18|          18|
    |p_Val2_6_fu_657_p2        |         +|   0|  0|  25|          18|          18|
    |p_Val2_7_fu_695_p2        |         +|   0|  0|  25|          18|          18|
    |p_Val2_8_fu_725_p2        |         +|   0|  0|  25|          18|          18|
    |ret_V_1_fu_290_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_2_fu_333_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_3_fu_376_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_4_fu_419_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_fu_247_p2           |         -|   0|  0|  24|          17|          17|
    |overflow_1_fu_318_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_2_fu_361_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_3_fu_404_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_4_fu_447_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_fu_275_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1651_1_fu_184_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_2_fu_204_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_3_fu_224_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_fu_164_p2     |      icmp|   0|  0|  13|          16|          16|
    |lhs_fu_713_p3             |    select|   0|  0|  17|           1|           2|
    |p_Result_11_fu_508_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_12_fu_539_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_13_fu_570_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_14_fu_601_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_19_fu_749_p3     |    select|   0|  0|  10|           1|           9|
    |p_Result_s_fu_477_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln302_1_fu_677_p3  |    select|   0|  0|  17|           1|           2|
    |select_ln302_fu_649_p3    |    select|   0|  0|  17|           1|           2|
    |select_ln346_1_fu_490_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_2_fu_521_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_3_fu_552_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_4_fu_583_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_fu_459_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln66_1_fu_196_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln66_2_fu_216_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln66_fu_176_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_V_fu_234_p3         |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_1_fu_190_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_2_fu_210_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_3_fu_228_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_fu_170_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln302_1_fu_324_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_2_fu_367_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_3_fu_410_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_4_fu_453_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_fu_281_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln895_1_fu_312_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_2_fu_355_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_3_fu_398_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_4_fu_441_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_fu_269_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 614|         310|         476|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |exp_res_V_5_reg_953                |  17|   0|   17|          0|
    |exp_res_V_6_reg_958                |  17|   0|   17|          0|
    |exp_res_V_7_reg_963                |  17|   0|   17|          0|
    |exp_res_V_8_reg_985                |  17|   0|   17|          0|
    |exp_res_V_8_reg_985_pp0_iter4_reg  |  17|   0|   17|          0|
    |exp_res_V_reg_948                  |  17|   0|   17|          0|
    |inv_exp_sum_V_reg_995              |  18|   0|   18|          0|
    |p_Result_14_reg_943                |  10|   0|   10|          0|
    |p_read_1_reg_890                   |  16|   0|   16|          0|
    |p_read_2_reg_897                   |  16|   0|   16|          0|
    |p_read_3_reg_902                   |  16|   0|   16|          0|
    |p_read_4_reg_907                   |  16|   0|   16|          0|
    |p_read_5_reg_912                   |  16|   0|   16|          0|
    |select_ln302_1_reg_979             |  17|   0|   17|          0|
    |select_ln302_reg_973               |  17|   0|   17|          0|
    |select_ln66_2_reg_917              |  16|   0|   16|          0|
    |exp_res_V_5_reg_953                |  64|  32|   17|          0|
    |exp_res_V_6_reg_958                |  64|  32|   17|          0|
    |exp_res_V_7_reg_963                |  64|  32|   17|          0|
    |exp_res_V_reg_948                  |  64|  32|   17|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 522| 128|  334|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|p_read       |   in|   16|     ap_none|                                                          p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                         p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                         p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                         p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                         p_read4|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln1651 = icmp_slt  i16 %p_read_5, i16 %p_read_4"   --->   Operation 12 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 13 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %xor_ln1651, i16 %p_read_5, i16 %p_read_4" [firmware/nnet_utils/nnet_common.h:66]   --->   Operation 14 'select' 'select_ln66' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln1651_1 = icmp_slt  i16 %p_read_3, i16 %p_read_2"   --->   Operation 15 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 16 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66_1 = select i1 %xor_ln1651_1, i16 %p_read_3, i16 %p_read_2" [firmware/nnet_utils/nnet_common.h:66]   --->   Operation 17 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln1651_2 = icmp_slt  i16 %select_ln66, i16 %select_ln66_1"   --->   Operation 18 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 19 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66_2 = select i1 %xor_ln1651_2, i16 %select_ln66, i16 %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66]   --->   Operation 20 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln1651_3 = icmp_slt  i16 %select_ln66_2, i16 %p_read_1"   --->   Operation 21 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 22 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1651_3, i16 %select_ln66_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:66]   --->   Operation 23 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i16 %p_read_5"   --->   Operation 24 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1348_1 = sext i16 %x_max_V"   --->   Operation 25 'sext' 'sext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1"   --->   Operation 26 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 27 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 28 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln895 = xor i1 %p_Result_20, i1 1"   --->   Operation 29 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%overflow = and i1 %p_Result_21, i1 %xor_ln895"   --->   Operation 30 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln302 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 31 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1348_2 = sext i16 %p_read_4"   --->   Operation 32 'sext' 'sext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1"   --->   Operation 33 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 34 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 35 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%xor_ln895_1 = xor i1 %p_Result_22, i1 1"   --->   Operation 36 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%overflow_1 = and i1 %p_Result_23, i1 %xor_ln895_1"   --->   Operation 37 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%xor_ln302_1 = xor i1 %p_Result_22, i1 %p_Result_23"   --->   Operation 38 'xor' 'xor_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1348_3 = sext i16 %p_read_3"   --->   Operation 39 'sext' 'sext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1"   --->   Operation 40 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 41 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 42 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln895_2 = xor i1 %p_Result_24, i1 1"   --->   Operation 43 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%overflow_2 = and i1 %p_Result_25, i1 %xor_ln895_2"   --->   Operation 44 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln302_2 = xor i1 %p_Result_24, i1 %p_Result_25"   --->   Operation 45 'xor' 'xor_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1348_4 = sext i16 %p_read_2"   --->   Operation 46 'sext' 'sext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1"   --->   Operation 47 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 48 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 49 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln895_3 = xor i1 %p_Result_26, i1 1"   --->   Operation 50 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%overflow_3 = and i1 %p_Result_27, i1 %xor_ln895_3"   --->   Operation 51 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln302_3 = xor i1 %p_Result_26, i1 %p_Result_27"   --->   Operation 52 'xor' 'xor_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1348_5 = sext i16 %p_read_1"   --->   Operation 53 'sext' 'sext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1"   --->   Operation 54 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 55 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 56 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln895_4 = xor i1 %p_Result_28, i1 1"   --->   Operation 57 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%overflow_4 = and i1 %p_Result_29, i1 %xor_ln895_4"   --->   Operation 58 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln302_4 = xor i1 %p_Result_28, i1 %p_Result_29"   --->   Operation 59 'xor' 'xor_ln302_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln346 = select i1 %overflow, i10 511, i10 512"   --->   Operation 60 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 61 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp"   --->   Operation 62 'select' 'p_Result_s' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %p_Result_s" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 63 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 64 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.20ns)   --->   "%exp_res_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 65 'load' 'exp_res_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%select_ln346_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 66 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_11 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_1"   --->   Operation 68 'select' 'p_Result_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %p_Result_11" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 69 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 70 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.20ns)   --->   "%exp_res_V_5 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 71 'load' 'exp_res_V_5' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%select_ln346_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 72 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 73 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_12 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_2"   --->   Operation 74 'select' 'p_Result_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %p_Result_12" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 75 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 76 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.20ns)   --->   "%exp_res_V_6 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 77 'load' 'exp_res_V_6' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%select_ln346_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 78 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 79 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_13 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_3"   --->   Operation 80 'select' 'p_Result_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %p_Result_13" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 81 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 82 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.20ns)   --->   "%exp_res_V_7 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 83 'load' 'exp_res_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%select_ln346_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 84 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 85 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_14 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_4"   --->   Operation 86 'select' 'p_Result_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 87 [1/2] (1.20ns)   --->   "%exp_res_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'load' 'exp_res_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln255_5 = zext i17 %exp_res_V" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'zext' 'zext_ln255_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (1.20ns)   --->   "%exp_res_V_5 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'load' 'exp_res_V_5' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln255_6 = zext i17 %exp_res_V_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'zext' 'zext_ln255_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.20ns)   --->   "%exp_res_V_6 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'load' 'exp_res_V_6' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln255_7 = zext i17 %exp_res_V_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'zext' 'zext_ln255_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (1.20ns)   --->   "%exp_res_V_7 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'exp_res_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255_8 = zext i17 %exp_res_V_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %p_Result_14" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.20ns)   --->   "%exp_res_V_8 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_V_8' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 98 [1/1] (0.79ns)   --->   "%p_Val2_5 = add i18 %zext_ln255_6, i18 %zext_ln255_5"   --->   Operation 98 'add' 'p_Val2_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln856 = add i17 %exp_res_V_5, i17 %exp_res_V"   --->   Operation 99 'add' 'add_ln856' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_5, i32 17"   --->   Operation 100 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.26ns)   --->   "%select_ln302 = select i1 %p_Result_30, i17 131071, i17 %add_ln856"   --->   Operation 101 'select' 'select_ln302' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.79ns)   --->   "%p_Val2_6 = add i18 %zext_ln255_8, i18 %zext_ln255_7"   --->   Operation 102 'add' 'p_Val2_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln856_1 = add i17 %exp_res_V_7, i17 %exp_res_V_6"   --->   Operation 103 'add' 'add_ln856_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_6, i32 17"   --->   Operation 104 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.26ns)   --->   "%select_ln302_1 = select i1 %p_Result_31, i17 131071, i17 %add_ln856_1"   --->   Operation 105 'select' 'select_ln302_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 106 [1/2] (1.20ns)   --->   "%exp_res_V_8 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 106 'load' 'exp_res_V_8' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln249 = zext i17 %exp_res_V_8" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 107 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i17 %select_ln302"   --->   Operation 108 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i17 %select_ln302_1"   --->   Operation 109 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.79ns)   --->   "%p_Val2_7 = add i18 %zext_ln813_1, i18 %zext_ln813"   --->   Operation 110 'add' 'p_Val2_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln856_2 = add i17 %select_ln302_1, i17 %select_ln302"   --->   Operation 111 'add' 'add_ln856_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_7, i32 17"   --->   Operation 112 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%lhs = select i1 %p_Result_32, i17 131071, i17 %add_ln856_2"   --->   Operation 113 'select' 'lhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln813_2 = zext i17 %lhs"   --->   Operation 114 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.79ns) (out node of the LUT)   --->   "%p_Val2_8 = add i18 %zext_ln249, i18 %zext_ln813_2"   --->   Operation 115 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_8, i32 17"   --->   Operation 116 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %p_Val2_8, i32 8, i32 17"   --->   Operation 117 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.30ns)   --->   "%p_Result_19 = select i1 %p_Result_33, i10 511, i10 %tmp_5"   --->   Operation 118 'select' 'p_Result_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %p_Result_19" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 119 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 120 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 121 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 122 [1/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 122 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.53>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 123 'specpipeline' 'specpipeline_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %inv_exp_sum_V"   --->   Operation 124 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i17 %exp_res_V"   --->   Operation 125 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i26 %sext_ln1273, i26 %zext_ln1273"   --->   Operation 126 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i17 %exp_res_V_5"   --->   Operation 128 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i26 %sext_ln1273, i26 %zext_ln1273_1"   --->   Operation 129 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_1, i32 10, i32 25"   --->   Operation 130 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i17 %exp_res_V_6"   --->   Operation 131 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i26 %sext_ln1273, i26 %zext_ln1273_2"   --->   Operation 132 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_2, i32 10, i32 25"   --->   Operation 133 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i17 %exp_res_V_7"   --->   Operation 134 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i26 %sext_ln1273, i26 %zext_ln1273_3"   --->   Operation 135 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_3, i32 10, i32 25"   --->   Operation 136 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i17 %exp_res_V_8"   --->   Operation 137 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i26 %sext_ln1273, i26 %zext_ln1273_4"   --->   Operation 138 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_4, i32 10, i32 25"   --->   Operation 139 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 140 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln818_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 141 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln818_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 142 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln818_3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 143 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln818_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 144 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 145 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read         ) [ 0110000]
p_read_2           (read         ) [ 0110000]
p_read_3           (read         ) [ 0110000]
p_read_4           (read         ) [ 0110000]
p_read_5           (read         ) [ 0110000]
icmp_ln1651        (icmp         ) [ 0000000]
xor_ln1651         (xor          ) [ 0000000]
select_ln66        (select       ) [ 0000000]
icmp_ln1651_1      (icmp         ) [ 0000000]
xor_ln1651_1       (xor          ) [ 0000000]
select_ln66_1      (select       ) [ 0000000]
icmp_ln1651_2      (icmp         ) [ 0000000]
xor_ln1651_2       (xor          ) [ 0000000]
select_ln66_2      (select       ) [ 0110000]
icmp_ln1651_3      (icmp         ) [ 0000000]
xor_ln1651_3       (xor          ) [ 0000000]
x_max_V            (select       ) [ 0000000]
sext_ln1348        (sext         ) [ 0000000]
sext_ln1348_1      (sext         ) [ 0000000]
ret_V              (sub          ) [ 0000000]
p_Result_20        (bitselect    ) [ 0000000]
p_Result_21        (bitselect    ) [ 0000000]
xor_ln895          (xor          ) [ 0000000]
overflow           (and          ) [ 0000000]
xor_ln302          (xor          ) [ 0000000]
sext_ln1348_2      (sext         ) [ 0000000]
ret_V_1            (sub          ) [ 0000000]
p_Result_22        (bitselect    ) [ 0000000]
p_Result_23        (bitselect    ) [ 0000000]
xor_ln895_1        (xor          ) [ 0000000]
overflow_1         (and          ) [ 0000000]
xor_ln302_1        (xor          ) [ 0000000]
sext_ln1348_3      (sext         ) [ 0000000]
ret_V_2            (sub          ) [ 0000000]
p_Result_24        (bitselect    ) [ 0000000]
p_Result_25        (bitselect    ) [ 0000000]
xor_ln895_2        (xor          ) [ 0000000]
overflow_2         (and          ) [ 0000000]
xor_ln302_2        (xor          ) [ 0000000]
sext_ln1348_4      (sext         ) [ 0000000]
ret_V_3            (sub          ) [ 0000000]
p_Result_26        (bitselect    ) [ 0000000]
p_Result_27        (bitselect    ) [ 0000000]
xor_ln895_3        (xor          ) [ 0000000]
overflow_3         (and          ) [ 0000000]
xor_ln302_3        (xor          ) [ 0000000]
sext_ln1348_5      (sext         ) [ 0000000]
ret_V_4            (sub          ) [ 0000000]
p_Result_28        (bitselect    ) [ 0000000]
p_Result_29        (bitselect    ) [ 0000000]
xor_ln895_4        (xor          ) [ 0000000]
overflow_4         (and          ) [ 0000000]
xor_ln302_4        (xor          ) [ 0000000]
select_ln346       (select       ) [ 0000000]
tmp                (partselect   ) [ 0000000]
p_Result_s         (select       ) [ 0000000]
zext_ln255         (zext         ) [ 0000000]
exp_table_addr     (getelementptr) [ 0101000]
select_ln346_1     (select       ) [ 0000000]
tmp_1              (partselect   ) [ 0000000]
p_Result_11        (select       ) [ 0000000]
zext_ln255_1       (zext         ) [ 0000000]
exp_table_addr_1   (getelementptr) [ 0101000]
select_ln346_2     (select       ) [ 0000000]
tmp_2              (partselect   ) [ 0000000]
p_Result_12        (select       ) [ 0000000]
zext_ln255_2       (zext         ) [ 0000000]
exp_table_addr_2   (getelementptr) [ 0101000]
select_ln346_3     (select       ) [ 0000000]
tmp_3              (partselect   ) [ 0000000]
p_Result_13        (select       ) [ 0000000]
zext_ln255_3       (zext         ) [ 0000000]
exp_table_addr_3   (getelementptr) [ 0101000]
select_ln346_4     (select       ) [ 0000000]
tmp_4              (partselect   ) [ 0000000]
p_Result_14        (select       ) [ 0101000]
exp_res_V          (load         ) [ 0100111]
zext_ln255_5       (zext         ) [ 0000000]
exp_res_V_5        (load         ) [ 0100111]
zext_ln255_6       (zext         ) [ 0000000]
exp_res_V_6        (load         ) [ 0100111]
zext_ln255_7       (zext         ) [ 0000000]
exp_res_V_7        (load         ) [ 0100111]
zext_ln255_8       (zext         ) [ 0000000]
zext_ln255_4       (zext         ) [ 0000000]
exp_table_addr_4   (getelementptr) [ 0100100]
p_Val2_5           (add          ) [ 0000000]
add_ln856          (add          ) [ 0000000]
p_Result_30        (bitselect    ) [ 0000000]
select_ln302       (select       ) [ 0100100]
p_Val2_6           (add          ) [ 0000000]
add_ln856_1        (add          ) [ 0000000]
p_Result_31        (bitselect    ) [ 0000000]
select_ln302_1     (select       ) [ 0100100]
exp_res_V_8        (load         ) [ 0100011]
zext_ln249         (zext         ) [ 0000000]
zext_ln813         (zext         ) [ 0000000]
zext_ln813_1       (zext         ) [ 0000000]
p_Val2_7           (add          ) [ 0000000]
add_ln856_2        (add          ) [ 0000000]
p_Result_32        (bitselect    ) [ 0000000]
lhs                (select       ) [ 0000000]
zext_ln813_2       (zext         ) [ 0000000]
p_Val2_8           (add          ) [ 0000000]
p_Result_33        (bitselect    ) [ 0000000]
tmp_5              (partselect   ) [ 0000000]
p_Result_19        (select       ) [ 0000000]
zext_ln265         (zext         ) [ 0000000]
invert_table_addr  (getelementptr) [ 0100010]
inv_exp_sum_V      (load         ) [ 0100001]
specpipeline_ln217 (specpipeline ) [ 0000000]
sext_ln1273        (sext         ) [ 0000000]
zext_ln1273        (zext         ) [ 0000000]
mul_ln1270         (mul          ) [ 0000000]
trunc_ln           (partselect   ) [ 0000000]
zext_ln1273_1      (zext         ) [ 0000000]
mul_ln1270_1       (mul          ) [ 0000000]
trunc_ln818_1      (partselect   ) [ 0000000]
zext_ln1273_2      (zext         ) [ 0000000]
mul_ln1270_2       (mul          ) [ 0000000]
trunc_ln818_2      (partselect   ) [ 0000000]
zext_ln1273_3      (zext         ) [ 0000000]
mul_ln1270_3       (mul          ) [ 0000000]
trunc_ln818_3      (partselect   ) [ 0000000]
zext_ln1273_4      (zext         ) [ 0000000]
mul_ln1270_4       (mul          ) [ 0000000]
trunc_ln818_4      (partselect   ) [ 0000000]
mrv                (insertvalue  ) [ 0000000]
mrv_1              (insertvalue  ) [ 0000000]
mrv_2              (insertvalue  ) [ 0000000]
mrv_3              (insertvalue  ) [ 0000000]
mrv_4              (insertvalue  ) [ 0000000]
ret_ln270          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="exp_table_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="17" slack="0"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="8" bw="10" slack="0"/>
<pin id="107" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="108" dir="0" index="10" bw="0" slack="0"/>
<pin id="110" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="112" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="115" dir="0" index="17" bw="17" slack="2147483647"/>
<pin id="116" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="17" slack="0"/>
<pin id="105" dir="1" index="7" bw="17" slack="0"/>
<pin id="109" dir="1" index="11" bw="17" slack="0"/>
<pin id="113" dir="1" index="15" bw="17" slack="0"/>
<pin id="117" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_V/2 exp_res_V_5/2 exp_res_V_6/2 exp_res_V_7/2 exp_res_V_8/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exp_table_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exp_table_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exp_table_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exp_table_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_4/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="invert_table_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1651_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln1651_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln66_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln1651_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln1651_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln66_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln1651_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln1651_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln66_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1651_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="0" index="1" bw="16" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln1651_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_max_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="0" index="2" bw="16" slack="1"/>
<pin id="238" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln1348_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1348_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ret_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Result_20_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="17" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_21_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="17" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln895_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="overflow_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln302_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1348_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="ret_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_22_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="17" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_23_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="17" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln895_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="overflow_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln302_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln1348_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ret_V_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_24_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="17" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="17" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln895_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_2/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="overflow_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="xor_ln302_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1348_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_4/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ret_V_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Result_26_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="17" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_27_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln895_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="overflow_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln302_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_3/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1348_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_5/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="ret_V_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="0"/>
<pin id="422" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Result_28_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="17" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_29_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="17" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln895_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_4/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="overflow_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln302_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln346_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="10" slack="0"/>
<pin id="462" dir="0" index="2" bw="10" slack="0"/>
<pin id="463" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="17" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="0" index="3" bw="5" slack="0"/>
<pin id="472" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_Result_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="0"/>
<pin id="480" dir="0" index="2" bw="10" slack="0"/>
<pin id="481" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln255_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln346_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="10" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="17" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_Result_11_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="0" index="2" bw="10" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln255_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln346_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="10" slack="0"/>
<pin id="524" dir="0" index="2" bw="10" slack="0"/>
<pin id="525" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="17" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_Result_12_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln255_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln346_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="0" index="2" bw="10" slack="0"/>
<pin id="556" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_3/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="17" slack="0"/>
<pin id="563" dir="0" index="2" bw="4" slack="0"/>
<pin id="564" dir="0" index="3" bw="5" slack="0"/>
<pin id="565" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="0" index="2" bw="10" slack="0"/>
<pin id="574" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln255_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln346_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="10" slack="0"/>
<pin id="586" dir="0" index="2" bw="10" slack="0"/>
<pin id="587" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_4/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="0" index="1" bw="17" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Result_14_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="10" slack="0"/>
<pin id="605" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln255_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="0"/>
<pin id="611" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_5/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln255_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="0"/>
<pin id="615" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_6/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln255_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="17" slack="0"/>
<pin id="619" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_7/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln255_8_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="0"/>
<pin id="623" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_8/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln255_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Val2_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="0"/>
<pin id="631" dir="0" index="1" bw="17" slack="0"/>
<pin id="632" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln856_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="17" slack="0"/>
<pin id="637" dir="0" index="1" bw="17" slack="0"/>
<pin id="638" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln856/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_30_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="18" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln302_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="17" slack="0"/>
<pin id="652" dir="0" index="2" bw="17" slack="0"/>
<pin id="653" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_Val2_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="17" slack="0"/>
<pin id="659" dir="0" index="1" bw="17" slack="0"/>
<pin id="660" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln856_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="17" slack="0"/>
<pin id="665" dir="0" index="1" bw="17" slack="0"/>
<pin id="666" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln856_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_Result_31_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="18" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln302_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="17" slack="0"/>
<pin id="680" dir="0" index="2" bw="17" slack="0"/>
<pin id="681" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln249_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="17" slack="0"/>
<pin id="687" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln813_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="17" slack="1"/>
<pin id="691" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln813_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="1"/>
<pin id="694" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Val2_7_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="17" slack="0"/>
<pin id="697" dir="0" index="1" bw="17" slack="0"/>
<pin id="698" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln856_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="17" slack="1"/>
<pin id="703" dir="0" index="1" bw="17" slack="1"/>
<pin id="704" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln856_2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Result_32_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="18" slack="0"/>
<pin id="708" dir="0" index="2" bw="6" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="lhs_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="17" slack="0"/>
<pin id="716" dir="0" index="2" bw="17" slack="0"/>
<pin id="717" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln813_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="17" slack="0"/>
<pin id="723" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Val2_8_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="17" slack="0"/>
<pin id="727" dir="0" index="1" bw="17" slack="0"/>
<pin id="728" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Result_33_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="18" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="0" index="1" bw="18" slack="0"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="0" index="3" bw="6" slack="0"/>
<pin id="744" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Result_19_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="10" slack="0"/>
<pin id="752" dir="0" index="2" bw="10" slack="0"/>
<pin id="753" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln265_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln1273_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="1"/>
<pin id="764" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln1273_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="17" slack="3"/>
<pin id="767" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="26" slack="0"/>
<pin id="771" dir="0" index="2" bw="5" slack="0"/>
<pin id="772" dir="0" index="3" bw="6" slack="0"/>
<pin id="773" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln1273_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="3"/>
<pin id="779" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln818_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="26" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="6" slack="0"/>
<pin id="785" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln1273_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="17" slack="3"/>
<pin id="791" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln818_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="26" slack="0"/>
<pin id="795" dir="0" index="2" bw="5" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln1273_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="17" slack="3"/>
<pin id="803" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln818_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="0" index="1" bw="26" slack="0"/>
<pin id="807" dir="0" index="2" bw="5" slack="0"/>
<pin id="808" dir="0" index="3" bw="6" slack="0"/>
<pin id="809" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln1273_4_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="17" slack="2"/>
<pin id="815" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln818_4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="26" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_4/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="mrv_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="80" slack="0"/>
<pin id="827" dir="0" index="1" bw="16" slack="0"/>
<pin id="828" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="mrv_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="80" slack="0"/>
<pin id="833" dir="0" index="1" bw="16" slack="0"/>
<pin id="834" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="mrv_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="80" slack="0"/>
<pin id="839" dir="0" index="1" bw="16" slack="0"/>
<pin id="840" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="mrv_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="80" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="mrv_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="80" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="855" class="1007" name="mul_ln1270_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="18" slack="0"/>
<pin id="857" dir="0" index="1" bw="17" slack="0"/>
<pin id="858" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/6 "/>
</bind>
</comp>

<comp id="862" class="1007" name="mul_ln1270_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="18" slack="0"/>
<pin id="864" dir="0" index="1" bw="17" slack="0"/>
<pin id="865" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_1/6 "/>
</bind>
</comp>

<comp id="869" class="1007" name="mul_ln1270_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="18" slack="0"/>
<pin id="871" dir="0" index="1" bw="17" slack="0"/>
<pin id="872" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_2/6 "/>
</bind>
</comp>

<comp id="876" class="1007" name="mul_ln1270_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="18" slack="0"/>
<pin id="878" dir="0" index="1" bw="17" slack="0"/>
<pin id="879" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_3/6 "/>
</bind>
</comp>

<comp id="883" class="1007" name="mul_ln1270_4_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="18" slack="0"/>
<pin id="885" dir="0" index="1" bw="17" slack="0"/>
<pin id="886" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_4/6 "/>
</bind>
</comp>

<comp id="890" class="1005" name="p_read_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_read_2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="p_read_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="p_read_4_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="912" class="1005" name="p_read_5_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="1"/>
<pin id="914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln66_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="exp_table_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="1"/>
<pin id="925" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="exp_table_addr_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="1"/>
<pin id="930" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="exp_table_addr_2_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="10" slack="1"/>
<pin id="935" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="exp_table_addr_3_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="1"/>
<pin id="940" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="p_Result_14_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="10" slack="1"/>
<pin id="945" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="948" class="1005" name="exp_res_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="17" slack="3"/>
<pin id="950" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_V "/>
</bind>
</comp>

<comp id="953" class="1005" name="exp_res_V_5_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="17" slack="3"/>
<pin id="955" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_V_5 "/>
</bind>
</comp>

<comp id="958" class="1005" name="exp_res_V_6_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="17" slack="3"/>
<pin id="960" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_V_6 "/>
</bind>
</comp>

<comp id="963" class="1005" name="exp_res_V_7_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="17" slack="3"/>
<pin id="965" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_V_7 "/>
</bind>
</comp>

<comp id="968" class="1005" name="exp_table_addr_4_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="1"/>
<pin id="970" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_4 "/>
</bind>
</comp>

<comp id="973" class="1005" name="select_ln302_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="17" slack="1"/>
<pin id="975" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="979" class="1005" name="select_ln302_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="17" slack="1"/>
<pin id="981" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="exp_res_V_8_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="17" slack="2"/>
<pin id="987" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_V_8 "/>
</bind>
</comp>

<comp id="990" class="1005" name="invert_table_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="inv_exp_sum_V_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="18" slack="1"/>
<pin id="997" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="118"><net_src comp="90" pin="3"/><net_sink comp="97" pin=10"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="97" pin=8"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="97" pin=5"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="84" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="78" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="84" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="72" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="66" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="72" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="66" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="176" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="176" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="196" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="247" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="253" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="261" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="253" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="261" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="243" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="296" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="304" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="296" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="304" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="243" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="339" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="347" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="339" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="347" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="243" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="376" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="22" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="382" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="390" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="382" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="390" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="243" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="20" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="419" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="425" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="433" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="425" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="433" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="275" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="24" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="247" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="30" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="22" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="482"><net_src comp="281" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="459" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="467" pin="4"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="495"><net_src comp="318" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="26" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="504"><net_src comp="28" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="290" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="30" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="324" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="490" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="498" pin="4"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="526"><net_src comp="361" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="24" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="26" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="333" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="30" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="22" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="544"><net_src comp="367" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="521" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="529" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="557"><net_src comp="404" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="26" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="376" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="30" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="22" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="410" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="552" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="560" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="588"><net_src comp="447" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="24" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="26" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="597"><net_src comp="28" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="419" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="30" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="22" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="606"><net_src comp="453" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="583" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="591" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="97" pin="19"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="97" pin="15"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="97" pin="11"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="97" pin="7"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="633"><net_src comp="613" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="609" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="97" pin="15"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="97" pin="19"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="34" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="629" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="36" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="38" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="635" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="621" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="617" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="97" pin="7"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="97" pin="11"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="663" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="97" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="710"><net_src comp="34" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="695" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="36" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="718"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="38" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="701" pin="2"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="685" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="34" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="36" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="40" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="725" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="42" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="36" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="731" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="24" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="739" pin="4"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="774"><net_src comp="52" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="54" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="56" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="786"><net_src comp="52" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="54" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="788"><net_src comp="56" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="798"><net_src comp="52" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="56" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="810"><net_src comp="52" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="54" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="812"><net_src comp="56" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="822"><net_src comp="52" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="54" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="56" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="829"><net_src comp="58" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="768" pin="4"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="780" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="792" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="804" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="816" pin="4"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="762" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="765" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="855" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="866"><net_src comp="762" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="777" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="862" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="873"><net_src comp="762" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="789" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="875"><net_src comp="869" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="880"><net_src comp="762" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="801" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="876" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="887"><net_src comp="762" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="813" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="893"><net_src comp="60" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="900"><net_src comp="66" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="905"><net_src comp="72" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="910"><net_src comp="78" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="915"><net_src comp="84" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="920"><net_src comp="216" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="926"><net_src comp="90" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="97" pin=10"/></net>

<net id="931"><net_src comp="119" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="97" pin=8"/></net>

<net id="936"><net_src comp="127" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="941"><net_src comp="135" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="946"><net_src comp="601" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="951"><net_src comp="97" pin="19"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="956"><net_src comp="97" pin="15"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="961"><net_src comp="97" pin="11"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="966"><net_src comp="97" pin="7"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="971"><net_src comp="143" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="976"><net_src comp="649" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="982"><net_src comp="677" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="988"><net_src comp="97" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="993"><net_src comp="151" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="998"><net_src comp="158" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="762" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read2 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read3 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read4 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table | {2 3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table | {4 5 }
  - Chain level:
	State 1
		xor_ln1651 : 1
		select_ln66 : 1
		xor_ln1651_1 : 1
		select_ln66_1 : 1
		icmp_ln1651_2 : 2
		xor_ln1651_2 : 3
		select_ln66_2 : 3
	State 2
		xor_ln1651_3 : 1
		x_max_V : 1
		sext_ln1348_1 : 2
		ret_V : 3
		p_Result_20 : 4
		p_Result_21 : 4
		xor_ln895 : 5
		overflow : 5
		xor_ln302 : 5
		ret_V_1 : 3
		p_Result_22 : 4
		p_Result_23 : 4
		xor_ln895_1 : 5
		overflow_1 : 5
		xor_ln302_1 : 5
		ret_V_2 : 3
		p_Result_24 : 4
		p_Result_25 : 4
		xor_ln895_2 : 5
		overflow_2 : 5
		xor_ln302_2 : 5
		ret_V_3 : 3
		p_Result_26 : 4
		p_Result_27 : 4
		xor_ln895_3 : 5
		overflow_3 : 5
		xor_ln302_3 : 5
		ret_V_4 : 3
		p_Result_28 : 4
		p_Result_29 : 4
		xor_ln895_4 : 5
		overflow_4 : 5
		xor_ln302_4 : 5
		select_ln346 : 5
		tmp : 4
		p_Result_s : 6
		zext_ln255 : 7
		exp_table_addr : 8
		exp_res_V : 9
		select_ln346_1 : 5
		tmp_1 : 4
		p_Result_11 : 6
		zext_ln255_1 : 7
		exp_table_addr_1 : 8
		exp_res_V_5 : 9
		select_ln346_2 : 5
		tmp_2 : 4
		p_Result_12 : 6
		zext_ln255_2 : 7
		exp_table_addr_2 : 8
		exp_res_V_6 : 9
		select_ln346_3 : 5
		tmp_3 : 4
		p_Result_13 : 6
		zext_ln255_3 : 7
		exp_table_addr_3 : 8
		exp_res_V_7 : 9
		select_ln346_4 : 5
		tmp_4 : 4
		p_Result_14 : 6
	State 3
		zext_ln255_5 : 1
		zext_ln255_6 : 1
		zext_ln255_7 : 1
		zext_ln255_8 : 1
		exp_table_addr_4 : 1
		exp_res_V_8 : 2
		p_Val2_5 : 2
		add_ln856 : 1
		p_Result_30 : 3
		select_ln302 : 4
		p_Val2_6 : 2
		add_ln856_1 : 1
		p_Result_31 : 3
		select_ln302_1 : 4
	State 4
		zext_ln249 : 1
		p_Val2_7 : 1
		p_Result_32 : 2
		lhs : 3
		zext_ln813_2 : 4
		p_Val2_8 : 5
		p_Result_33 : 6
		tmp_5 : 6
		p_Result_19 : 7
		zext_ln265 : 8
		invert_table_addr : 9
		inv_exp_sum_V : 10
	State 5
	State 6
		mul_ln1270 : 1
		trunc_ln : 2
		mul_ln1270_1 : 1
		trunc_ln818_1 : 2
		mul_ln1270_2 : 1
		trunc_ln818_2 : 2
		mul_ln1270_3 : 1
		trunc_ln818_3 : 2
		mul_ln1270_4 : 1
		trunc_ln818_4 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		ret_ln270 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln66_fu_176  |    0    |    0    |    16   |
|          |  select_ln66_1_fu_196 |    0    |    0    |    16   |
|          |  select_ln66_2_fu_216 |    0    |    0    |    16   |
|          |     x_max_V_fu_234    |    0    |    0    |    16   |
|          |  select_ln346_fu_459  |    0    |    0    |    10   |
|          |   p_Result_s_fu_477   |    0    |    0    |    10   |
|          | select_ln346_1_fu_490 |    0    |    0    |    10   |
|          |   p_Result_11_fu_508  |    0    |    0    |    10   |
|  select  | select_ln346_2_fu_521 |    0    |    0    |    10   |
|          |   p_Result_12_fu_539  |    0    |    0    |    10   |
|          | select_ln346_3_fu_552 |    0    |    0    |    10   |
|          |   p_Result_13_fu_570  |    0    |    0    |    10   |
|          | select_ln346_4_fu_583 |    0    |    0    |    10   |
|          |   p_Result_14_fu_601  |    0    |    0    |    10   |
|          |  select_ln302_fu_649  |    0    |    0    |    17   |
|          | select_ln302_1_fu_677 |    0    |    0    |    17   |
|          |       lhs_fu_713      |    0    |    0    |    17   |
|          |   p_Result_19_fu_749  |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |    p_Val2_5_fu_629    |    0    |    0    |    24   |
|          |    add_ln856_fu_635   |    0    |    0    |    24   |
|          |    p_Val2_6_fu_657    |    0    |    0    |    24   |
|    add   |   add_ln856_1_fu_663  |    0    |    0    |    24   |
|          |    p_Val2_7_fu_695    |    0    |    0    |    24   |
|          |   add_ln856_2_fu_701  |    0    |    0    |    24   |
|          |    p_Val2_8_fu_725    |    0    |    0    |    24   |
|----------|-----------------------|---------|---------|---------|
|          |      ret_V_fu_247     |    0    |    0    |    23   |
|          |     ret_V_1_fu_290    |    0    |    0    |    23   |
|    sub   |     ret_V_2_fu_333    |    0    |    0    |    23   |
|          |     ret_V_3_fu_376    |    0    |    0    |    23   |
|          |     ret_V_4_fu_419    |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln1651_fu_164  |    0    |    0    |    13   |
|   icmp   |  icmp_ln1651_1_fu_184 |    0    |    0    |    13   |
|          |  icmp_ln1651_2_fu_204 |    0    |    0    |    13   |
|          |  icmp_ln1651_3_fu_224 |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |   xor_ln1651_fu_170   |    0    |    0    |    2    |
|          |  xor_ln1651_1_fu_190  |    0    |    0    |    2    |
|          |  xor_ln1651_2_fu_210  |    0    |    0    |    2    |
|          |  xor_ln1651_3_fu_228  |    0    |    0    |    2    |
|          |    xor_ln895_fu_269   |    0    |    0    |    2    |
|          |    xor_ln302_fu_281   |    0    |    0    |    2    |
|    xor   |   xor_ln895_1_fu_312  |    0    |    0    |    2    |
|          |   xor_ln302_1_fu_324  |    0    |    0    |    2    |
|          |   xor_ln895_2_fu_355  |    0    |    0    |    2    |
|          |   xor_ln302_2_fu_367  |    0    |    0    |    2    |
|          |   xor_ln895_3_fu_398  |    0    |    0    |    2    |
|          |   xor_ln302_3_fu_410  |    0    |    0    |    2    |
|          |   xor_ln895_4_fu_441  |    0    |    0    |    2    |
|          |   xor_ln302_4_fu_453  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    overflow_fu_275    |    0    |    0    |    2    |
|          |   overflow_1_fu_318   |    0    |    0    |    2    |
|    and   |   overflow_2_fu_361   |    0    |    0    |    2    |
|          |   overflow_3_fu_404   |    0    |    0    |    2    |
|          |   overflow_4_fu_447   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1270_fu_855   |    1    |    0    |    0    |
|          |  mul_ln1270_1_fu_862  |    1    |    0    |    0    |
|    mul   |  mul_ln1270_2_fu_869  |    1    |    0    |    0    |
|          |  mul_ln1270_3_fu_876  |    1    |    0    |    0    |
|          |  mul_ln1270_4_fu_883  |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_60  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_66  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_72  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_78  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_84  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1348_fu_240  |    0    |    0    |    0    |
|          |  sext_ln1348_1_fu_243 |    0    |    0    |    0    |
|          |  sext_ln1348_2_fu_287 |    0    |    0    |    0    |
|   sext   |  sext_ln1348_3_fu_330 |    0    |    0    |    0    |
|          |  sext_ln1348_4_fu_373 |    0    |    0    |    0    |
|          |  sext_ln1348_5_fu_416 |    0    |    0    |    0    |
|          |   sext_ln1273_fu_762  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_20_fu_253  |    0    |    0    |    0    |
|          |   p_Result_21_fu_261  |    0    |    0    |    0    |
|          |   p_Result_22_fu_296  |    0    |    0    |    0    |
|          |   p_Result_23_fu_304  |    0    |    0    |    0    |
|          |   p_Result_24_fu_339  |    0    |    0    |    0    |
|          |   p_Result_25_fu_347  |    0    |    0    |    0    |
| bitselect|   p_Result_26_fu_382  |    0    |    0    |    0    |
|          |   p_Result_27_fu_390  |    0    |    0    |    0    |
|          |   p_Result_28_fu_425  |    0    |    0    |    0    |
|          |   p_Result_29_fu_433  |    0    |    0    |    0    |
|          |   p_Result_30_fu_641  |    0    |    0    |    0    |
|          |   p_Result_31_fu_669  |    0    |    0    |    0    |
|          |   p_Result_32_fu_705  |    0    |    0    |    0    |
|          |   p_Result_33_fu_731  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_467      |    0    |    0    |    0    |
|          |      tmp_1_fu_498     |    0    |    0    |    0    |
|          |      tmp_2_fu_529     |    0    |    0    |    0    |
|          |      tmp_3_fu_560     |    0    |    0    |    0    |
|          |      tmp_4_fu_591     |    0    |    0    |    0    |
|partselect|      tmp_5_fu_739     |    0    |    0    |    0    |
|          |    trunc_ln_fu_768    |    0    |    0    |    0    |
|          |  trunc_ln818_1_fu_780 |    0    |    0    |    0    |
|          |  trunc_ln818_2_fu_792 |    0    |    0    |    0    |
|          |  trunc_ln818_3_fu_804 |    0    |    0    |    0    |
|          |  trunc_ln818_4_fu_816 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln255_fu_485   |    0    |    0    |    0    |
|          |  zext_ln255_1_fu_516  |    0    |    0    |    0    |
|          |  zext_ln255_2_fu_547  |    0    |    0    |    0    |
|          |  zext_ln255_3_fu_578  |    0    |    0    |    0    |
|          |  zext_ln255_5_fu_609  |    0    |    0    |    0    |
|          |  zext_ln255_6_fu_613  |    0    |    0    |    0    |
|          |  zext_ln255_7_fu_617  |    0    |    0    |    0    |
|          |  zext_ln255_8_fu_621  |    0    |    0    |    0    |
|          |  zext_ln255_4_fu_625  |    0    |    0    |    0    |
|   zext   |   zext_ln249_fu_685   |    0    |    0    |    0    |
|          |   zext_ln813_fu_689   |    0    |    0    |    0    |
|          |  zext_ln813_1_fu_692  |    0    |    0    |    0    |
|          |  zext_ln813_2_fu_721  |    0    |    0    |    0    |
|          |   zext_ln265_fu_757   |    0    |    0    |    0    |
|          |   zext_ln1273_fu_765  |    0    |    0    |    0    |
|          |  zext_ln1273_1_fu_777 |    0    |    0    |    0    |
|          |  zext_ln1273_2_fu_789 |    0    |    0    |    0    |
|          |  zext_ln1273_3_fu_801 |    0    |    0    |    0    |
|          |  zext_ln1273_4_fu_813 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_825      |    0    |    0    |    0    |
|          |      mrv_1_fu_831     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_837     |    0    |    0    |    0    |
|          |      mrv_3_fu_843     |    0    |    0    |    0    |
|          |      mrv_4_fu_849     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |    0    |   598   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   exp_res_V_5_reg_953   |   17   |
|   exp_res_V_6_reg_958   |   17   |
|   exp_res_V_7_reg_963   |   17   |
|   exp_res_V_8_reg_985   |   17   |
|    exp_res_V_reg_948    |   17   |
| exp_table_addr_1_reg_928|   10   |
| exp_table_addr_2_reg_933|   10   |
| exp_table_addr_3_reg_938|   10   |
| exp_table_addr_4_reg_968|   10   |
|  exp_table_addr_reg_923 |   10   |
|  inv_exp_sum_V_reg_995  |   18   |
|invert_table_addr_reg_990|   10   |
|   p_Result_14_reg_943   |   10   |
|     p_read_1_reg_890    |   16   |
|     p_read_2_reg_897    |   16   |
|     p_read_3_reg_902    |   16   |
|     p_read_4_reg_907    |   16   |
|     p_read_5_reg_912    |   16   |
|  select_ln302_1_reg_979 |   17   |
|   select_ln302_reg_973  |   17   |
|  select_ln66_2_reg_917  |   16   |
+-------------------------+--------+
|          Total          |   303  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_97 |  p5  |   2  |  17  |   34   ||    9    |
|  grp_access_fu_97 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_97 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   598  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   303  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   303  |   652  |
+-----------+--------+--------+--------+--------+
