// Seed: 3333130904
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = id_0;
  type_6(
      id_3, 1
  );
  logic id_4 = 1;
  assign id_4 = 1'b0 ? 1 : 1;
endmodule
