// Seed: 2697191436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(
        .id_10(id_11),
        .id_12(~-1),
        .id_13(id_14),
        .id_15(1)
    ),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout tri1 id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_16 = -1;
  wire id_21;
  assign id_11 = 1'd0;
  assign id_12 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(.id_16(id_17)),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_14,
      id_25,
      id_13,
      id_18,
      id_2,
      id_25,
      id_24,
      id_9,
      id_24,
      id_9,
      id_24,
      id_20
  );
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  struct packed {logic id_26;} id_27;
endmodule
