"filename", "language", "Scala", "Verilog", "JSON", "comment", "blank", "total"
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\ALU.v", "Verilog", 0, -349, 0, -1, -1, -351
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Arch_RegFile.v", "Verilog", 0, -4259, 0, 0, -1, -4260
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BPU.v", "Verilog", 0, -56061, 0, -1, -1, -56063
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v", "Verilog", 0, -312, 0, -1, -1, -314
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.anno.json", "JSON", 0, 0, -17589, 0, 0, -17589
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v", "Verilog", 0, -2556, 0, 0, -1, -2557
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Branch_Presolve.v", "Verilog", 0, -61, 0, 0, -1, -62
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Busy_Table.v", "Verilog", 0, -565, 0, -1, -1, -567
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR.v", "Verilog", 0, -239, 0, -1, -1, -241
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR_BF.v", "Verilog", 0, -197, 0, -1, -1, -199
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\DIV.v", "Verilog", 0, -255, 0, -1, -1, -257
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v", "Verilog", 0, -1740, 0, -1, -1, -1742
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Dispatch.v", "Verilog", 0, -635, 0, -1, -1, -637
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Divider.v", "Verilog", 0, -173, 0, -1, -1, -175
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v", "Verilog", 0, -1251, 0, 0, -1, -1252
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v", "Verilog", 0, -102, 0, 0, -1, -103
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Res.v", "Verilog", 0, -30, 0, 0, -1, -31
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.anno.json", "JSON", 0, 0, -32, 0, 0, -32
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v", "Verilog", 0, -378, 0, 0, -1, -379
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Full_Adder.v", "Verilog", 0, -10, 0, 0, -1, -11
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF1_IF2.v", "Verilog", 0, -120, 0, -1, -1, -122
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF2_IF3.v", "Verilog", 0, -121, 0, -1, -1, -123
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v", "Verilog", 0, -280, 0, -1, -1, -282
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\MUL.v", "Verilog", 0, -268, 0, -1, -1, -270
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Multiplier.v", "Verilog", 0, -238, 0, -1, -1, -240
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\PC_Gen.v", "Verilog", 0, -85, 0, -1, -1, -87
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Partial_Products_Gen.v", "Verilog", 0, -958, 0, 0, -1, -959
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v", "Verilog", 0, -353, 0, -1, -1, -355
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\RegFile.v", "Verilog", 0, -3149, 0, -1, -1, -3151
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename.v", "Verilog", 0, -1017, 0, -1, -1, -1019
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename_Table.v", "Verilog", 0, -1676, 0, -1, -1, -1678
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reorder_Buffer.v", "Verilog", 0, -25660, 0, -1, -1, -25662
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station.v", "Verilog", 0, -21036, 0, -1, -1, -21038
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station_Slot.v", "Verilog", 0, -564, 0, -1, -1, -566
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree.v", "Verilog", 0, -6091, 0, 0, -1, -6092
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree_Cell.v", "Verilog", 0, -334, 0, 0, -1, -335
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\front_end_control.v", "Verilog", 0, -25, 0, 0, -1, -26
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\arch_regfile.scala", "Scala", 17, 0, 0, 0, 3, 20
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\commit\rob.scala", "Scala", 161, 0, 0, 40, 31, 232
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\csr.scala", "Scala", 86, 0, 0, 7, 8, 101
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\decoder.scala", "Scala", 115, 0, 0, 9, 10, 134
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\dispatch\dispatch.scala", "Scala", 38, 0, 0, 8, 6, 52
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute.scala", "Scala", 120, 0, 0, 33, 33, 186
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute_unit.scala", "Scala", 343, 0, 0, 30, 68, 441
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\booth.scala", "Scala", 56, 0, 0, 1, 6, 63
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\div.scala", "Scala", 103, 0, 0, 2, 18, 123
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\mul.scala", "Scala", 71, 0, 0, 9, 13, 93
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\wallace_tree.scala", "Scala", 127, 0, 0, 11, 23, 161
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station.scala", "Scala", 109, 0, 0, 32, 30, 171
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station_slot.scala", "Scala", 137, 0, 0, 9, 31, 177
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\regfile.scala", "Scala", 53, 0, 0, 2, 12, 67
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\busy_table.scala", "Scala", 69, 0, 0, 14, 18, 101
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\free_list.scala", "Scala", 89, 0, 0, 27, 21, 137
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename.scala", "Scala", 54, 0, 0, 14, 15, 83
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename_table.scala", "Scala", 60, 0, 0, 5, 9, 74
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\backend_with_decode.scala", "Scala", 103, 0, 0, 23, 21, 147
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\consts.scala", "Scala", 80, 0, 0, 25, 7, 112
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\defs.scala", "Scala", 118, 0, 0, 84, 22, 224
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_predictor.scala", "Scala", 87, 0, 0, 20, 9, 116
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_presolve.scala", "Scala", 48, 0, 0, 8, 3, 59
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetch_queue.scala", "Scala", 26, 0, 0, 0, 4, 30
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetchres.scala", "Scala", 24, 0, 0, 0, 3, 27
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end.scala", "Scala", 62, 0, 0, 12, 19, 93
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end_control.scala", "Scala", 31, 0, 0, 0, 5, 36
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if1_if2.scala", "Scala", 30, 0, 0, 0, 7, 37
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if2_if3.scala", "Scala", 31, 0, 0, 0, 6, 37
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\pc_gen.scala", "Scala", 36, 0, 0, 0, 7, 43
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\insts.scala", "Scala", 154, 0, 0, 10, 8, 172
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\ladder.scala", "Scala", 18, 0, 0, 51, 2, 71
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\muldiv_test.scala", "Scala", 35, 0, 0, 7, 11, 53
"Total", "-", 2691, -131148, -17621, 470, 454, -145154