
WeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008938  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08008ac8  08008ac8  00018ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d58  08008d58  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008d58  08008d58  00018d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d60  08008d60  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d60  08008d60  00018d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d64  08008d64  00018d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08008d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019ac  200000d4  08008e3c  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a80  08008e3c  00021a80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000205f1  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042a5  00000000  00000000  000406f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac0  00000000  00000000  000449a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018e8  00000000  00000000  00046460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006345  00000000  00000000  00047d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e3c3  00000000  00000000  0004e08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001039c3  00000000  00000000  0006c450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016fe13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007674  00000000  00000000  0016fe68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stabstr      00000183  00000000  00000000  001774dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d4 	.word	0x200000d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ab0 	.word	0x08008ab0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d8 	.word	0x200000d8
 80001cc:	08008ab0 	.word	0x08008ab0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b96e 	b.w	8000f00 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	4604      	mov	r4, r0
 8000c44:	468c      	mov	ip, r1
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f040 8083 	bne.w	8000d52 <__udivmoddi4+0x116>
 8000c4c:	428a      	cmp	r2, r1
 8000c4e:	4617      	mov	r7, r2
 8000c50:	d947      	bls.n	8000ce2 <__udivmoddi4+0xa6>
 8000c52:	fab2 f282 	clz	r2, r2
 8000c56:	b142      	cbz	r2, 8000c6a <__udivmoddi4+0x2e>
 8000c58:	f1c2 0020 	rsb	r0, r2, #32
 8000c5c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c60:	4091      	lsls	r1, r2
 8000c62:	4097      	lsls	r7, r2
 8000c64:	ea40 0c01 	orr.w	ip, r0, r1
 8000c68:	4094      	lsls	r4, r2
 8000c6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6e:	0c23      	lsrs	r3, r4, #16
 8000c70:	fbbc f6f8 	udiv	r6, ip, r8
 8000c74:	fa1f fe87 	uxth.w	lr, r7
 8000c78:	fb08 c116 	mls	r1, r8, r6, ip
 8000c7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c80:	fb06 f10e 	mul.w	r1, r6, lr
 8000c84:	4299      	cmp	r1, r3
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x60>
 8000c88:	18fb      	adds	r3, r7, r3
 8000c8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8e:	f080 8119 	bcs.w	8000ec4 <__udivmoddi4+0x288>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 8116 	bls.w	8000ec4 <__udivmoddi4+0x288>
 8000c98:	3e02      	subs	r6, #2
 8000c9a:	443b      	add	r3, r7
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x8c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	f080 8105 	bcs.w	8000ec8 <__udivmoddi4+0x28c>
 8000cbe:	45a6      	cmp	lr, r4
 8000cc0:	f240 8102 	bls.w	8000ec8 <__udivmoddi4+0x28c>
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	443c      	add	r4, r7
 8000cc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	b11d      	cbz	r5, 8000cdc <__udivmoddi4+0xa0>
 8000cd4:	40d4      	lsrs	r4, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cdc:	4631      	mov	r1, r6
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	b902      	cbnz	r2, 8000ce6 <__udivmoddi4+0xaa>
 8000ce4:	deff      	udf	#255	; 0xff
 8000ce6:	fab2 f282 	clz	r2, r2
 8000cea:	2a00      	cmp	r2, #0
 8000cec:	d150      	bne.n	8000d90 <__udivmoddi4+0x154>
 8000cee:	1bcb      	subs	r3, r1, r7
 8000cf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf4:	fa1f f887 	uxth.w	r8, r7
 8000cf8:	2601      	movs	r6, #1
 8000cfa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cfe:	0c21      	lsrs	r1, r4, #16
 8000d00:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d08:	fb08 f30c 	mul.w	r3, r8, ip
 8000d0c:	428b      	cmp	r3, r1
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0xe4>
 8000d10:	1879      	adds	r1, r7, r1
 8000d12:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0xe2>
 8000d18:	428b      	cmp	r3, r1
 8000d1a:	f200 80e9 	bhi.w	8000ef0 <__udivmoddi4+0x2b4>
 8000d1e:	4684      	mov	ip, r0
 8000d20:	1ac9      	subs	r1, r1, r3
 8000d22:	b2a3      	uxth	r3, r4
 8000d24:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d28:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d2c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d30:	fb08 f800 	mul.w	r8, r8, r0
 8000d34:	45a0      	cmp	r8, r4
 8000d36:	d907      	bls.n	8000d48 <__udivmoddi4+0x10c>
 8000d38:	193c      	adds	r4, r7, r4
 8000d3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x10a>
 8000d40:	45a0      	cmp	r8, r4
 8000d42:	f200 80d9 	bhi.w	8000ef8 <__udivmoddi4+0x2bc>
 8000d46:	4618      	mov	r0, r3
 8000d48:	eba4 0408 	sub.w	r4, r4, r8
 8000d4c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d50:	e7bf      	b.n	8000cd2 <__udivmoddi4+0x96>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0x12e>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80b1 	beq.w	8000ebe <__udivmoddi4+0x282>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x1cc>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0x140>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80b8 	bhi.w	8000eec <__udivmoddi4+0x2b0>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	468c      	mov	ip, r1
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0a8      	beq.n	8000cdc <__udivmoddi4+0xa0>
 8000d8a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d8e:	e7a5      	b.n	8000cdc <__udivmoddi4+0xa0>
 8000d90:	f1c2 0320 	rsb	r3, r2, #32
 8000d94:	fa20 f603 	lsr.w	r6, r0, r3
 8000d98:	4097      	lsls	r7, r2
 8000d9a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d9e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da2:	40d9      	lsrs	r1, r3
 8000da4:	4330      	orrs	r0, r6
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dac:	fa1f f887 	uxth.w	r8, r7
 8000db0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f108 	mul.w	r1, r6, r8
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	fa04 f402 	lsl.w	r4, r4, r2
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x19c>
 8000dc4:	18fb      	adds	r3, r7, r3
 8000dc6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dca:	f080 808d 	bcs.w	8000ee8 <__udivmoddi4+0x2ac>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 808a 	bls.w	8000ee8 <__udivmoddi4+0x2ac>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	443b      	add	r3, r7
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b281      	uxth	r1, r0
 8000ddc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000de0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000de4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de8:	fb00 f308 	mul.w	r3, r0, r8
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x1c4>
 8000df0:	1879      	adds	r1, r7, r1
 8000df2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000df6:	d273      	bcs.n	8000ee0 <__udivmoddi4+0x2a4>
 8000df8:	428b      	cmp	r3, r1
 8000dfa:	d971      	bls.n	8000ee0 <__udivmoddi4+0x2a4>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	4439      	add	r1, r7
 8000e00:	1acb      	subs	r3, r1, r3
 8000e02:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e06:	e778      	b.n	8000cfa <__udivmoddi4+0xbe>
 8000e08:	f1c6 0c20 	rsb	ip, r6, #32
 8000e0c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e10:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e14:	431c      	orrs	r4, r3
 8000e16:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e22:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e26:	431f      	orrs	r7, r3
 8000e28:	0c3b      	lsrs	r3, r7, #16
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fa1f f884 	uxth.w	r8, r4
 8000e32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e3a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	fa02 f206 	lsl.w	r2, r2, r6
 8000e44:	fa00 f306 	lsl.w	r3, r0, r6
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x220>
 8000e4a:	1861      	adds	r1, r4, r1
 8000e4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e50:	d248      	bcs.n	8000ee4 <__udivmoddi4+0x2a8>
 8000e52:	458a      	cmp	sl, r1
 8000e54:	d946      	bls.n	8000ee4 <__udivmoddi4+0x2a8>
 8000e56:	f1a9 0902 	sub.w	r9, r9, #2
 8000e5a:	4421      	add	r1, r4
 8000e5c:	eba1 010a 	sub.w	r1, r1, sl
 8000e60:	b2bf      	uxth	r7, r7
 8000e62:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e66:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e6a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e6e:	fb00 f808 	mul.w	r8, r0, r8
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d907      	bls.n	8000e86 <__udivmoddi4+0x24a>
 8000e76:	19e7      	adds	r7, r4, r7
 8000e78:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e7c:	d22e      	bcs.n	8000edc <__udivmoddi4+0x2a0>
 8000e7e:	45b8      	cmp	r8, r7
 8000e80:	d92c      	bls.n	8000edc <__udivmoddi4+0x2a0>
 8000e82:	3802      	subs	r0, #2
 8000e84:	4427      	add	r7, r4
 8000e86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e8a:	eba7 0708 	sub.w	r7, r7, r8
 8000e8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e92:	454f      	cmp	r7, r9
 8000e94:	46c6      	mov	lr, r8
 8000e96:	4649      	mov	r1, r9
 8000e98:	d31a      	bcc.n	8000ed0 <__udivmoddi4+0x294>
 8000e9a:	d017      	beq.n	8000ecc <__udivmoddi4+0x290>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x27a>
 8000e9e:	ebb3 020e 	subs.w	r2, r3, lr
 8000ea2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ea6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eaa:	40f2      	lsrs	r2, r6
 8000eac:	ea4c 0202 	orr.w	r2, ip, r2
 8000eb0:	40f7      	lsrs	r7, r6
 8000eb2:	e9c5 2700 	strd	r2, r7, [r5]
 8000eb6:	2600      	movs	r6, #0
 8000eb8:	4631      	mov	r1, r6
 8000eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ebe:	462e      	mov	r6, r5
 8000ec0:	4628      	mov	r0, r5
 8000ec2:	e70b      	b.n	8000cdc <__udivmoddi4+0xa0>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	e6e9      	b.n	8000c9c <__udivmoddi4+0x60>
 8000ec8:	4618      	mov	r0, r3
 8000eca:	e6fd      	b.n	8000cc8 <__udivmoddi4+0x8c>
 8000ecc:	4543      	cmp	r3, r8
 8000ece:	d2e5      	bcs.n	8000e9c <__udivmoddi4+0x260>
 8000ed0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ed8:	3801      	subs	r0, #1
 8000eda:	e7df      	b.n	8000e9c <__udivmoddi4+0x260>
 8000edc:	4608      	mov	r0, r1
 8000ede:	e7d2      	b.n	8000e86 <__udivmoddi4+0x24a>
 8000ee0:	4660      	mov	r0, ip
 8000ee2:	e78d      	b.n	8000e00 <__udivmoddi4+0x1c4>
 8000ee4:	4681      	mov	r9, r0
 8000ee6:	e7b9      	b.n	8000e5c <__udivmoddi4+0x220>
 8000ee8:	4666      	mov	r6, ip
 8000eea:	e775      	b.n	8000dd8 <__udivmoddi4+0x19c>
 8000eec:	4630      	mov	r0, r6
 8000eee:	e74a      	b.n	8000d86 <__udivmoddi4+0x14a>
 8000ef0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef4:	4439      	add	r1, r7
 8000ef6:	e713      	b.n	8000d20 <__udivmoddi4+0xe4>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	443c      	add	r4, r7
 8000efc:	e724      	b.n	8000d48 <__udivmoddi4+0x10c>
 8000efe:	bf00      	nop

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	4a07      	ldr	r2, [pc, #28]	; (8000f30 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <vApplicationGetIdleTaskMemory+0x30>)
 8000f1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2280      	movs	r2, #128	; 0x80
 8000f20:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f22:	bf00      	nop
 8000f24:	3714      	adds	r7, #20
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	200000f0 	.word	0x200000f0
 8000f34:	20000144 	.word	0x20000144

08000f38 <_set_delay>:
int _write(int file, char *ptr, int len){
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 10);
	return len;
}

void _set_delay(const uint16_t new_delay){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
	switch(new_delay){
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d02e      	beq.n	8000faa <_set_delay+0x72>
 8000f4c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f50:	4293      	cmp	r3, r2
 8000f52:	dc2f      	bgt.n	8000fb4 <_set_delay+0x7c>
 8000f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d021      	beq.n	8000fa0 <_set_delay+0x68>
 8000f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f60:	4293      	cmp	r3, r2
 8000f62:	dc27      	bgt.n	8000fb4 <_set_delay+0x7c>
 8000f64:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d014      	beq.n	8000f96 <_set_delay+0x5e>
 8000f6c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000f70:	4293      	cmp	r3, r2
 8000f72:	dc1f      	bgt.n	8000fb4 <_set_delay+0x7c>
 8000f74:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f78:	d003      	beq.n	8000f82 <_set_delay+0x4a>
 8000f7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f7e:	d005      	beq.n	8000f8c <_set_delay+0x54>
 8000f80:	e018      	b.n	8000fb4 <_set_delay+0x7c>
		case 500:
			delay = FAST;
 8000f82:	4b17      	ldr	r3, [pc, #92]	; (8000fe0 <_set_delay+0xa8>)
 8000f84:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f88:	801a      	strh	r2, [r3, #0]
			break;
 8000f8a:	e024      	b.n	8000fd6 <_set_delay+0x9e>
		case 1000:
			delay = MEDIUM;
 8000f8c:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <_set_delay+0xa8>)
 8000f8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f92:	801a      	strh	r2, [r3, #0]
			break;
 8000f94:	e01f      	b.n	8000fd6 <_set_delay+0x9e>
		case 2500:
			delay = SLOW;
 8000f96:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <_set_delay+0xa8>)
 8000f98:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000f9c:	801a      	strh	r2, [r3, #0]
			break;
 8000f9e:	e01a      	b.n	8000fd6 <_set_delay+0x9e>
		case 5000:
			delay = VERY_SLOW;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <_set_delay+0xa8>)
 8000fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fa6:	801a      	strh	r2, [r3, #0]
			break;
 8000fa8:	e015      	b.n	8000fd6 <_set_delay+0x9e>
		case 10000:
			delay = TAKE_A_BREAK;
 8000faa:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <_set_delay+0xa8>)
 8000fac:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fb0:	801a      	strh	r2, [r3, #0]
			break;
 8000fb2:	e010      	b.n	8000fd6 <_set_delay+0x9e>
		default:
			// Blink LED to say there was a problem, maybe transmission?
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fba:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <_set_delay+0xac>)
 8000fbc:	f001 ff60 	bl	8002e80 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 8000fc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fc4:	f001 fcac 	bl	8002920 <HAL_Delay>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <_set_delay+0xac>)
 8000fd0:	f001 ff56 	bl	8002e80 <HAL_GPIO_WritePin>
			break;
 8000fd4:	bf00      	nop
	}
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	48000400 	.word	0x48000400

08000fe8 <SendReceiveSPIData>:

void SendReceiveSPIData(){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
	written_data = 0;
 8000fee:	4b20      	ldr	r3, [pc, #128]	; (8001070 <SendReceiveSPIData+0x88>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
	union{
		uint8_t uint8_delay[2];
		uint16_t uint16_delay;
	} new_delay;

	uint8_t new_delay_counter = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73bb      	strb	r3, [r7, #14]

	uint8_t *to_send = (uint8_t *)&sensor_data;
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <SendReceiveSPIData+0x8c>)
 8000ffa:	60bb      	str	r3, [r7, #8]


	new_delay.uint8_delay[0] = new_delay.uint8_delay[1] = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	717b      	strb	r3, [r7, #5]
 8001000:	797b      	ldrb	r3, [r7, #5]
 8001002:	713b      	strb	r3, [r7, #4]

	// status = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)to_send[i], tmp_new_delay, sizeof(uint8_t), 0); // testing active wait with 0 Timeout, never blocks (maybe)

	// osMutexWait(spi_commHandle, 0);

	for(uint8_t i=0; i<sizeof(sensor_data_t); i++){
 8001004:	2300      	movs	r3, #0
 8001006:	737b      	strb	r3, [r7, #13]
 8001008:	e029      	b.n	800105e <SendReceiveSPIData+0x76>
		status = HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	73fb      	strb	r3, [r7, #15]
		while(status != HAL_OK){
 800100e:	e019      	b.n	8001044 <SendReceiveSPIData+0x5c>

			status = HAL_SPI_TransmitReceive(&hspi1, to_send + i, &new_delay.uint8_delay[new_delay_counter], sizeof(uint8_t), delay*2); // testing active wait with 0 Timeout, never blocks (maybe)
 8001010:	7b7b      	ldrb	r3, [r7, #13]
 8001012:	68ba      	ldr	r2, [r7, #8]
 8001014:	18d1      	adds	r1, r2, r3
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	1d3a      	adds	r2, r7, #4
 800101a:	441a      	add	r2, r3
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <SendReceiveSPIData+0x90>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2301      	movs	r3, #1
 8001026:	4815      	ldr	r0, [pc, #84]	; (800107c <SendReceiveSPIData+0x94>)
 8001028:	f004 f88b 	bl	8005142 <HAL_SPI_TransmitReceive>
 800102c:	4603      	mov	r3, r0
 800102e:	73fb      	strb	r3, [r7, #15]

			if(new_delay_counter >= 2 && new_delay.uint16_delay != 0)
 8001030:	7bbb      	ldrb	r3, [r7, #14]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d906      	bls.n	8001044 <SendReceiveSPIData+0x5c>
 8001036:	88bb      	ldrh	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <SendReceiveSPIData+0x5c>
				_set_delay(new_delay.uint16_delay);
 800103c:	88bb      	ldrh	r3, [r7, #4]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff7a 	bl	8000f38 <_set_delay>
		while(status != HAL_OK){
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1e2      	bne.n	8001010 <SendReceiveSPIData+0x28>

		}
		new_delay_counter++;
 800104a:	7bbb      	ldrb	r3, [r7, #14]
 800104c:	3301      	adds	r3, #1
 800104e:	73bb      	strb	r3, [r7, #14]
		new_delay_counter %= 2; // counter can be only 0 or 1
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i=0; i<sizeof(sensor_data_t); i++){
 8001058:	7b7b      	ldrb	r3, [r7, #13]
 800105a:	3301      	adds	r3, #1
 800105c:	737b      	strb	r3, [r7, #13]
 800105e:	7b7b      	ldrb	r3, [r7, #13]
 8001060:	2b0f      	cmp	r3, #15
 8001062:	d9d2      	bls.n	800100a <SendReceiveSPIData+0x22>
	}

	// osMutexRelease(spi_commHandle);

}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20001858 	.word	0x20001858
 8001074:	2000183c 	.word	0x2000183c
 8001078:	20000000 	.word	0x20000000
 800107c:	200018e8 	.word	0x200018e8

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	b5b0      	push	{r4, r5, r7, lr}
 8001082:	b0aa      	sub	sp, #168	; 0xa8
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001086:	f001 fc12 	bl	80028ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108a:	f000 f891 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108e:	f000 f96d 	bl	800136c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001092:	f000 f93b 	bl	800130c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001096:	f000 f901 	bl	800129c <MX_SPI1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800109a:	4b39      	ldr	r3, [pc, #228]	; (8001180 <main+0x100>)
 800109c:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80010a0:	461d      	mov	r5, r3
 80010a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010ae:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f005 fb7b 	bl	80067b0 <osThreadCreate>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4a31      	ldr	r2, [pc, #196]	; (8001184 <main+0x104>)
 80010be:	6013      	str	r3, [r2, #0]

  /* definition and creation of readTemp */
  osThreadDef(readTemp, StartReadTemp, osPriorityNormal, 0, 128);
 80010c0:	4b31      	ldr	r3, [pc, #196]	; (8001188 <main+0x108>)
 80010c2:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80010c6:	461d      	mov	r5, r3
 80010c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readTempHandle = osThreadCreate(osThread(readTemp), NULL);
 80010d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f005 fb68 	bl	80067b0 <osThreadCreate>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a2a      	ldr	r2, [pc, #168]	; (800118c <main+0x10c>)
 80010e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of readHumidity */
  osThreadDef(readHumidity, StartReadHum, osPriorityNormal, 0, 128);
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <main+0x110>)
 80010e8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80010ec:	461d      	mov	r5, r3
 80010ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readHumidityHandle = osThreadCreate(osThread(readHumidity), NULL);
 80010fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f005 fb55 	bl	80067b0 <osThreadCreate>
 8001106:	4603      	mov	r3, r0
 8001108:	4a22      	ldr	r2, [pc, #136]	; (8001194 <main+0x114>)
 800110a:	6013      	str	r3, [r2, #0]

  /* definition and creation of readPressure */
  osThreadDef(readPressure, StartReadPressure, osPriorityNormal, 0, 128);
 800110c:	4b22      	ldr	r3, [pc, #136]	; (8001198 <main+0x118>)
 800110e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001112:	461d      	mov	r5, r3
 8001114:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001116:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001118:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800111c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readPressureHandle = osThreadCreate(osThread(readPressure), NULL);
 8001120:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f005 fb42 	bl	80067b0 <osThreadCreate>
 800112c:	4603      	mov	r3, r0
 800112e:	4a1b      	ldr	r2, [pc, #108]	; (800119c <main+0x11c>)
 8001130:	6013      	str	r3, [r2, #0]

  /* definition and creation of readMagneto */
  osThreadDef(readMagneto, StartReadMagnetometer, osPriorityNormal, 0, 128);
 8001132:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <main+0x120>)
 8001134:	f107 041c 	add.w	r4, r7, #28
 8001138:	461d      	mov	r5, r3
 800113a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800113e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readMagnetoHandle = osThreadCreate(osThread(readMagneto), NULL);
 8001146:	f107 031c 	add.w	r3, r7, #28
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f005 fb2f 	bl	80067b0 <osThreadCreate>
 8001152:	4603      	mov	r3, r0
 8001154:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <main+0x124>)
 8001156:	6013      	str	r3, [r2, #0]

  /* definition and creation of SendData */
  osThreadDef(SendData, StartSendData, osPriorityNormal, 0, 128);
 8001158:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <main+0x128>)
 800115a:	463c      	mov	r4, r7
 800115c:	461d      	mov	r5, r3
 800115e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001160:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001162:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001166:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SendDataHandle = osThreadCreate(osThread(SendData), NULL);
 800116a:	463b      	mov	r3, r7
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f005 fb1e 	bl	80067b0 <osThreadCreate>
 8001174:	4603      	mov	r3, r0
 8001176:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <main+0x12c>)
 8001178:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800117a:	f005 fb12 	bl	80067a2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800117e:	e7fe      	b.n	800117e <main+0xfe>
 8001180:	08008b18 	.word	0x08008b18
 8001184:	2000184c 	.word	0x2000184c
 8001188:	08008b34 	.word	0x08008b34
 800118c:	20001854 	.word	0x20001854
 8001190:	08008b50 	.word	0x08008b50
 8001194:	2000194c 	.word	0x2000194c
 8001198:	08008b6c 	.word	0x08008b6c
 800119c:	20001850 	.word	0x20001850
 80011a0:	08008b88 	.word	0x08008b88
 80011a4:	200018e0 	.word	0x200018e0
 80011a8:	08008ba4 	.word	0x08008ba4
 80011ac:	200018e4 	.word	0x200018e4

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0b8      	sub	sp, #224	; 0xe0
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011ba:	2244      	movs	r2, #68	; 0x44
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f006 fe5c 	bl	8007e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d4:	463b      	mov	r3, r7
 80011d6:	2288      	movs	r2, #136	; 0x88
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f006 fe4e 	bl	8007e7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e0:	2302      	movs	r3, #2
 80011e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ee:	2310      	movs	r3, #16
 80011f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f4:	2302      	movs	r3, #2
 80011f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011fa:	2302      	movs	r3, #2
 80011fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001200:	2301      	movs	r3, #1
 8001202:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001206:	230a      	movs	r3, #10
 8001208:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800120c:	2307      	movs	r3, #7
 800120e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001212:	2302      	movs	r3, #2
 8001214:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001218:	2302      	movs	r3, #2
 800121a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001222:	4618      	mov	r0, r3
 8001224:	f002 fc10 	bl	8003a48 <HAL_RCC_OscConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800122e:	f000 fbed 	bl	8001a0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001232:	230f      	movs	r3, #15
 8001234:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001238:	2303      	movs	r3, #3
 800123a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800123e:	2300      	movs	r3, #0
 8001240:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001250:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001254:	2104      	movs	r1, #4
 8001256:	4618      	mov	r0, r3
 8001258:	f002 ffdc 	bl	8004214 <HAL_RCC_ClockConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001262:	f000 fbd3 	bl	8001a0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001266:	2301      	movs	r3, #1
 8001268:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800126a:	2300      	movs	r3, #0
 800126c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126e:	463b      	mov	r3, r7
 8001270:	4618      	mov	r0, r3
 8001272:	f003 fa07 	bl	8004684 <HAL_RCCEx_PeriphCLKConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800127c:	f000 fbc6 	bl	8001a0c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001280:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001284:	f002 fb8a 	bl	800399c <HAL_PWREx_ControlVoltageScaling>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800128e:	f000 fbbd 	bl	8001a0c <Error_Handler>
  }
}
 8001292:	bf00      	nop
 8001294:	37e0      	adds	r7, #224	; 0xe0
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012a0:	4b18      	ldr	r3, [pc, #96]	; (8001304 <MX_SPI1_Init+0x68>)
 80012a2:	4a19      	ldr	r2, [pc, #100]	; (8001308 <MX_SPI1_Init+0x6c>)
 80012a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80012a6:	4b17      	ldr	r3, [pc, #92]	; (8001304 <MX_SPI1_Init+0x68>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ac:	4b15      	ldr	r3, [pc, #84]	; (8001304 <MX_SPI1_Init+0x68>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012b2:	4b14      	ldr	r3, [pc, #80]	; (8001304 <MX_SPI1_Init+0x68>)
 80012b4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80012b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ba:	4b12      	ldr	r3, [pc, #72]	; (8001304 <MX_SPI1_Init+0x68>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <MX_SPI1_Init+0x68>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_SPI1_Init+0x68>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012cc:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <MX_SPI1_Init+0x68>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_SPI1_Init+0x68>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <MX_SPI1_Init+0x68>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_SPI1_Init+0x68>)
 80012e0:	2207      	movs	r2, #7
 80012e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <MX_SPI1_Init+0x68>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_SPI1_Init+0x68>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <MX_SPI1_Init+0x68>)
 80012f2:	f003 fe83 	bl	8004ffc <HAL_SPI_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80012fc:	f000 fb86 	bl	8001a0c <Error_Handler>



  /* USER CODE END SPI1_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	200018e8 	.word	0x200018e8
 8001308:	40013000 	.word	0x40013000

0800130c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001310:	4b14      	ldr	r3, [pc, #80]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001312:	4a15      	ldr	r2, [pc, #84]	; (8001368 <MX_USART1_UART_Init+0x5c>)
 8001314:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001318:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800131c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800134a:	2200      	movs	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001350:	f004 fd3c 	bl	8005dcc <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800135a:	f000 fb57 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	2000185c 	.word	0x2000185c
 8001368:	40013800 	.word	0x40013800

0800136c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_GPIO_Init+0x78>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <MX_GPIO_Init+0x78>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <MX_GPIO_Init+0x78>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_GPIO_Init+0x78>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	4a11      	ldr	r2, [pc, #68]	; (80013e4 <MX_GPIO_Init+0x78>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_GPIO_Init+0x78>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013b8:	480b      	ldr	r0, [pc, #44]	; (80013e8 <MX_GPIO_Init+0x7c>)
 80013ba:	f001 fd61 	bl	8002e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80013be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c4:	2301      	movs	r3, #1
 80013c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	4619      	mov	r1, r3
 80013d6:	4804      	ldr	r0, [pc, #16]	; (80013e8 <MX_GPIO_Init+0x7c>)
 80013d8:	f001 fba8 	bl	8002b2c <HAL_GPIO_Init>

}
 80013dc:	bf00      	nop
 80013de:	3720      	adds	r7, #32
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40021000 	.word	0x40021000
 80013e8:	48000400 	.word	0x48000400

080013ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	 // HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
	 osDelay(HAL_MAX_DELAY);
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f005 fa26 	bl	8006848 <osDelay>
 80013fc:	e7fa      	b.n	80013f4 <StartDefaultTask+0x8>
	...

08001400 <StartReadTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTemp */
void StartReadTemp(void const * argument)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	; 0x30
 8001404:	af02      	add	r7, sp, #8
 8001406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadTemp */
	float temp_value = 0;
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
	char *str_tmp = "Temperatura = %d.%02dC\n\r";
 800140e:	4b39      	ldr	r3, [pc, #228]	; (80014f4 <StartReadTemp+0xf4>)
 8001410:	623b      	str	r3, [r7, #32]
	int tmpInt1, tmpInt2;
	float tmpFrac;
	uint32_t ret;

		do{
			 ret = BSP_TSENSOR_Init();
 8001412:	f000 fed1 	bl	80021b8 <BSP_TSENSOR_Init>
 8001416:	61f8      	str	r0, [r7, #28]

			if(ret == TSENSOR_ERROR){
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d10f      	bne.n	800143e <StartReadTemp+0x3e>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001424:	4834      	ldr	r0, [pc, #208]	; (80014f8 <StartReadTemp+0xf8>)
 8001426:	f001 fd2b 	bl	8002e80 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 800142a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800142e:	f001 fa77 	bl	8002920 <HAL_Delay>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001438:	482f      	ldr	r0, [pc, #188]	; (80014f8 <StartReadTemp+0xf8>)
 800143a:	f001 fd21 	bl	8002e80 <HAL_GPIO_WritePin>
			}

		}while(ret == TSENSOR_ERROR);
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d0e6      	beq.n	8001412 <StartReadTemp+0x12>

	/* Infinite loop */
	for(;;)
	{
		temp_value = BSP_TSENSOR_ReadTemp();
 8001444:	f000 fed4 	bl	80021f0 <BSP_TSENSOR_ReadTemp>
 8001448:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		tmpInt1 = temp_value;
 800144c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 3a90 	vmov	r3, s15
 8001458:	61bb      	str	r3, [r7, #24]
		tmpFrac = temp_value - tmpInt1;
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001464:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146c:	edc7 7a05 	vstr	s15, [r7, #20]
		tmpInt2 = trunc(tmpFrac * 100);
 8001470:	edd7 7a05 	vldr	s15, [r7, #20]
 8001474:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80014fc <StartReadTemp+0xfc>
 8001478:	ee67 7a87 	vmul.f32	s15, s15, s14
 800147c:	ee17 0a90 	vmov	r0, s15
 8001480:	f7ff f85a 	bl	8000538 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	ec43 2b10 	vmov	d0, r2, r3
 800148c:	f007 fade 	bl	8008a4c <trunc>
 8001490:	ec53 2b10 	vmov	r2, r3, d0
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fb40 	bl	8000b1c <__aeabi_d2iz>
 800149c:	4603      	mov	r3, r0
 800149e:	613b      	str	r3, [r7, #16]
		snprintf(output_str, sizeof(output_str), str_tmp, tmpInt1, tmpInt2);
 80014a0:	f107 000c 	add.w	r0, r7, #12
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	6a3a      	ldr	r2, [r7, #32]
 80014ac:	2104      	movs	r1, #4
 80014ae:	f006 fced 	bl	8007e8c <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_tmp), 1000);
 80014b2:	f107 010c 	add.w	r1, r7, #12
 80014b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ba:	2204      	movs	r2, #4
 80014bc:	4810      	ldr	r0, [pc, #64]	; (8001500 <StartReadTemp+0x100>)
 80014be:	f004 fcd3 	bl	8005e68 <HAL_UART_Transmit>

		sensor_data.temperature = temp_value;
 80014c2:	4a10      	ldr	r2, [pc, #64]	; (8001504 <StartReadTemp+0x104>)
 80014c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c6:	6013      	str	r3, [r2, #0]
		written_data++;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <StartReadTemp+0x108>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <StartReadTemp+0x108>)
 80014d2:	701a      	strb	r2, [r3, #0]

		if(written_data >= 4)
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <StartReadTemp+0x108>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d906      	bls.n	80014ea <StartReadTemp+0xea>
			xTaskNotifyGive(SendDataHandle);
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <StartReadTemp+0x10c>)
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	2300      	movs	r3, #0
 80014e2:	2202      	movs	r2, #2
 80014e4:	2100      	movs	r1, #0
 80014e6:	f005 ff7b 	bl	80073e0 <xTaskGenericNotify>

		osDelay(HAL_MAX_DELAY);
 80014ea:	f04f 30ff 	mov.w	r0, #4294967295
 80014ee:	f005 f9ab 	bl	8006848 <osDelay>
		temp_value = BSP_TSENSOR_ReadTemp();
 80014f2:	e7a7      	b.n	8001444 <StartReadTemp+0x44>
 80014f4:	08008bc0 	.word	0x08008bc0
 80014f8:	48000400 	.word	0x48000400
 80014fc:	42c80000 	.word	0x42c80000
 8001500:	2000185c 	.word	0x2000185c
 8001504:	2000183c 	.word	0x2000183c
 8001508:	20001858 	.word	0x20001858
 800150c:	200018e4 	.word	0x200018e4

08001510 <StartReadHum>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadHum */
void StartReadHum(void const * argument)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	; 0x30
 8001514:	af02      	add	r7, sp, #8
 8001516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadHum */
  /* Infinite loop */
	float hum_value = 0;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	627b      	str	r3, [r7, #36]	; 0x24
	char *str_hum = "Umidita' = %d.%02d\n\r";
 800151e:	4b39      	ldr	r3, [pc, #228]	; (8001604 <StartReadHum+0xf4>)
 8001520:	623b      	str	r3, [r7, #32]
	int humInt1, humInt2;
	float humFrac;
	uint32_t ret;

		do{
			 ret = BSP_HSENSOR_Init();
 8001522:	f000 fda9 	bl	8002078 <BSP_HSENSOR_Init>
 8001526:	61f8      	str	r0, [r7, #28]

			if(ret == HSENSOR_ERROR){
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d10f      	bne.n	800154e <StartReadHum+0x3e>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800152e:	2201      	movs	r2, #1
 8001530:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001534:	4834      	ldr	r0, [pc, #208]	; (8001608 <StartReadHum+0xf8>)
 8001536:	f001 fca3 	bl	8002e80 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 800153a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800153e:	f001 f9ef 	bl	8002920 <HAL_Delay>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001548:	482f      	ldr	r0, [pc, #188]	; (8001608 <StartReadHum+0xf8>)
 800154a:	f001 fc99 	bl	8002e80 <HAL_GPIO_WritePin>
			}

		}while(ret == HSENSOR_ERROR);
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d0e6      	beq.n	8001522 <StartReadHum+0x12>

	/* Infinite loop */
	for(;;)
	{
		hum_value = BSP_HSENSOR_ReadHumidity();
 8001554:	f000 fdb0 	bl	80020b8 <BSP_HSENSOR_ReadHumidity>
 8001558:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		humInt1 = hum_value;
 800155c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001564:	ee17 3a90 	vmov	r3, s15
 8001568:	61bb      	str	r3, [r7, #24]
		humFrac = hum_value - humInt1;
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	ee07 3a90 	vmov	s15, r3
 8001570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001574:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001578:	ee77 7a67 	vsub.f32	s15, s14, s15
 800157c:	edc7 7a05 	vstr	s15, [r7, #20]
		humInt2 = trunc(humFrac * 100);
 8001580:	edd7 7a05 	vldr	s15, [r7, #20]
 8001584:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800160c <StartReadHum+0xfc>
 8001588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800158c:	ee17 0a90 	vmov	r0, s15
 8001590:	f7fe ffd2 	bl	8000538 <__aeabi_f2d>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	ec43 2b10 	vmov	d0, r2, r3
 800159c:	f007 fa56 	bl	8008a4c <trunc>
 80015a0:	ec53 2b10 	vmov	r2, r3, d0
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	f7ff fab8 	bl	8000b1c <__aeabi_d2iz>
 80015ac:	4603      	mov	r3, r0
 80015ae:	613b      	str	r3, [r7, #16]
		snprintf(output_str, sizeof(output_str), str_hum, humInt1, humInt2);
 80015b0:	f107 000c 	add.w	r0, r7, #12
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	6a3a      	ldr	r2, [r7, #32]
 80015bc:	2104      	movs	r1, #4
 80015be:	f006 fc65 	bl	8007e8c <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_hum), 1000);
 80015c2:	f107 010c 	add.w	r1, r7, #12
 80015c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ca:	2204      	movs	r2, #4
 80015cc:	4810      	ldr	r0, [pc, #64]	; (8001610 <StartReadHum+0x100>)
 80015ce:	f004 fc4b 	bl	8005e68 <HAL_UART_Transmit>

		sensor_data.humidity = hum_value;
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <StartReadHum+0x104>)
 80015d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d6:	6093      	str	r3, [r2, #8]
		written_data++;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <StartReadHum+0x108>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	3301      	adds	r3, #1
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <StartReadHum+0x108>)
 80015e2:	701a      	strb	r2, [r3, #0]

		if(written_data >= 4)
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <StartReadHum+0x108>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b03      	cmp	r3, #3
 80015ea:	d906      	bls.n	80015fa <StartReadHum+0xea>
			xTaskNotifyGive(SendDataHandle);
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <StartReadHum+0x10c>)
 80015ee:	6818      	ldr	r0, [r3, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	2202      	movs	r2, #2
 80015f4:	2100      	movs	r1, #0
 80015f6:	f005 fef3 	bl	80073e0 <xTaskGenericNotify>

		osDelay(HAL_MAX_DELAY);
 80015fa:	f04f 30ff 	mov.w	r0, #4294967295
 80015fe:	f005 f923 	bl	8006848 <osDelay>
		hum_value = BSP_HSENSOR_ReadHumidity();
 8001602:	e7a7      	b.n	8001554 <StartReadHum+0x44>
 8001604:	08008bdc 	.word	0x08008bdc
 8001608:	48000400 	.word	0x48000400
 800160c:	42c80000 	.word	0x42c80000
 8001610:	2000185c 	.word	0x2000185c
 8001614:	2000183c 	.word	0x2000183c
 8001618:	20001858 	.word	0x20001858
 800161c:	200018e4 	.word	0x200018e4

08001620 <StartReadPressure>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadPressure */
void StartReadPressure(void const * argument)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	; 0x30
 8001624:	af02      	add	r7, sp, #8
 8001626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadPressure */
	float pres_value = 0;
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
	char *str_pres = "Pressione = %d.%02d hPa\n\r";
 800162e:	4b3a      	ldr	r3, [pc, #232]	; (8001718 <StartReadPressure+0xf8>)
 8001630:	623b      	str	r3, [r7, #32]
	int presInt1, presInt2;
	float presFrac;
	uint32_t ret;

	do{
		 ret = BSP_PSENSOR_Init();
 8001632:	f000 fd93 	bl	800215c <BSP_PSENSOR_Init>
 8001636:	61f8      	str	r0, [r7, #28]

		if(ret == PSENSOR_ERROR){
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d10f      	bne.n	800165e <StartReadPressure+0x3e>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001644:	4835      	ldr	r0, [pc, #212]	; (800171c <StartReadPressure+0xfc>)
 8001646:	f001 fc1b 	bl	8002e80 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 800164a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800164e:	f001 f967 	bl	8002920 <HAL_Delay>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001652:	2200      	movs	r2, #0
 8001654:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001658:	4830      	ldr	r0, [pc, #192]	; (800171c <StartReadPressure+0xfc>)
 800165a:	f001 fc11 	bl	8002e80 <HAL_GPIO_WritePin>
		}

	}while(ret == PSENSOR_ERROR);
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d0e6      	beq.n	8001632 <StartReadPressure+0x12>


	/* Infinite loop */
	for(;;)
	{
		pres_value = BSP_PSENSOR_ReadPressure();
 8001664:	f000 fd9a 	bl	800219c <BSP_PSENSOR_ReadPressure>
 8001668:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		presInt1 = pres_value;
 800166c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001674:	ee17 3a90 	vmov	r3, s15
 8001678:	61bb      	str	r3, [r7, #24]
		presFrac = pres_value - presInt1;
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001684:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800168c:	edc7 7a05 	vstr	s15, [r7, #20]
		presInt2 = trunc(presFrac * 100);
 8001690:	edd7 7a05 	vldr	s15, [r7, #20]
 8001694:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001720 <StartReadPressure+0x100>
 8001698:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169c:	ee17 0a90 	vmov	r0, s15
 80016a0:	f7fe ff4a 	bl	8000538 <__aeabi_f2d>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	ec43 2b10 	vmov	d0, r2, r3
 80016ac:	f007 f9ce 	bl	8008a4c <trunc>
 80016b0:	ec53 2b10 	vmov	r2, r3, d0
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff fa30 	bl	8000b1c <__aeabi_d2iz>
 80016bc:	4603      	mov	r3, r0
 80016be:	613b      	str	r3, [r7, #16]
		snprintf(output_str, sizeof(output_str), str_pres, presInt1, presInt2);
 80016c0:	f107 000c 	add.w	r0, r7, #12
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	6a3a      	ldr	r2, [r7, #32]
 80016cc:	2104      	movs	r1, #4
 80016ce:	f006 fbdd 	bl	8007e8c <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_pres), 1000);
 80016d2:	f107 010c 	add.w	r1, r7, #12
 80016d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016da:	2204      	movs	r2, #4
 80016dc:	4811      	ldr	r0, [pc, #68]	; (8001724 <StartReadPressure+0x104>)
 80016de:	f004 fbc3 	bl	8005e68 <HAL_UART_Transmit>

		sensor_data.pressure = pres_value;
 80016e2:	4a11      	ldr	r2, [pc, #68]	; (8001728 <StartReadPressure+0x108>)
 80016e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e6:	6053      	str	r3, [r2, #4]
		written_data++;
 80016e8:	4b10      	ldr	r3, [pc, #64]	; (800172c <StartReadPressure+0x10c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	4b0e      	ldr	r3, [pc, #56]	; (800172c <StartReadPressure+0x10c>)
 80016f2:	701a      	strb	r2, [r3, #0]

		if(written_data >= 4)
 80016f4:	4b0d      	ldr	r3, [pc, #52]	; (800172c <StartReadPressure+0x10c>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d906      	bls.n	800170a <StartReadPressure+0xea>
			xTaskNotifyGive(SendDataHandle);
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <StartReadPressure+0x110>)
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	2300      	movs	r3, #0
 8001702:	2202      	movs	r2, #2
 8001704:	2100      	movs	r1, #0
 8001706:	f005 fe6b 	bl	80073e0 <xTaskGenericNotify>

		osDelay(delay);
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <StartReadPressure+0x114>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f005 f89a 	bl	8006848 <osDelay>
		pres_value = BSP_PSENSOR_ReadPressure();
 8001714:	e7a6      	b.n	8001664 <StartReadPressure+0x44>
 8001716:	bf00      	nop
 8001718:	08008bf4 	.word	0x08008bf4
 800171c:	48000400 	.word	0x48000400
 8001720:	42c80000 	.word	0x42c80000
 8001724:	2000185c 	.word	0x2000185c
 8001728:	2000183c 	.word	0x2000183c
 800172c:	20001858 	.word	0x20001858
 8001730:	200018e4 	.word	0x200018e4
 8001734:	20000000 	.word	0x20000000

08001738 <StartReadMagnetometer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadMagnetometer */
void StartReadMagnetometer(void const * argument)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b094      	sub	sp, #80	; 0x50
 800173c:	af02      	add	r7, sp, #8
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadMagnetometer */
	int16_t xyz[3];
	int16_t x, y;
	char *str_tmp = "Direzione del nord = %d.%02d\n\r";
 8001740:	4b93      	ldr	r3, [pc, #588]	; (8001990 <StartReadMagnetometer+0x258>)
 8001742:	63fb      	str	r3, [r7, #60]	; 0x3c
	char output_str[sizeof(str_tmp)];
	double direction, magnFrac;
	int magnInt1, magnInt2;
	double declination_angle = 3.45;
 8001744:	a38c      	add	r3, pc, #560	; (adr r3, 8001978 <StartReadMagnetometer+0x240>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	MAGNETO_StatusTypeDef ret;

	do{
		 ret = BSP_MAGNETO_Init();
 800174e:	f000 fcc1 	bl	80020d4 <BSP_MAGNETO_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		if(ret != MAGNETO_OK){
 8001758:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00f      	beq.n	8001780 <StartReadMagnetometer+0x48>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001760:	2201      	movs	r2, #1
 8001762:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001766:	488b      	ldr	r0, [pc, #556]	; (8001994 <StartReadMagnetometer+0x25c>)
 8001768:	f001 fb8a 	bl	8002e80 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 800176c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001770:	f001 f8d6 	bl	8002920 <HAL_Delay>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800177a:	4886      	ldr	r0, [pc, #536]	; (8001994 <StartReadMagnetometer+0x25c>)
 800177c:	f001 fb80 	bl	8002e80 <HAL_GPIO_WritePin>
		}

	}while(ret != MAGNETO_OK);
 8001780:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1e2      	bne.n	800174e <StartReadMagnetometer+0x16>

	/* Infinite loop */
	for(;;)
	{
		BSP_MAGNETO_GetXYZ(xyz);
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fccd 	bl	800212c <BSP_MAGNETO_GetXYZ>
		x = xyz[0];
 8001792:	89bb      	ldrh	r3, [r7, #12]
 8001794:	85bb      	strh	r3, [r7, #44]	; 0x2c
		y = xyz[1];
 8001796:	89fb      	ldrh	r3, [r7, #14]
 8001798:	857b      	strh	r3, [r7, #42]	; 0x2a

		if(y > 0)
 800179a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800179e:	2b00      	cmp	r3, #0
 80017a0:	dd2a      	ble.n	80017f8 <StartReadMagnetometer+0xc0>
			direction = 90 - (atan(x/y) * 180/M_PI);
 80017a2:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80017a6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80017aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe feb0 	bl	8000514 <__aeabi_i2d>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	ec43 2b10 	vmov	d0, r2, r3
 80017bc:	f006 ff9c 	bl	80086f8 <atan>
 80017c0:	ec51 0b10 	vmov	r0, r1, d0
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	4b73      	ldr	r3, [pc, #460]	; (8001998 <StartReadMagnetometer+0x260>)
 80017ca:	f7fe ff0d 	bl	80005e8 <__aeabi_dmul>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	a36a      	add	r3, pc, #424	; (adr r3, 8001980 <StartReadMagnetometer+0x248>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7ff f82e 	bl	800083c <__aeabi_ddiv>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	f04f 0000 	mov.w	r0, #0
 80017e8:	496c      	ldr	r1, [pc, #432]	; (800199c <StartReadMagnetometer+0x264>)
 80017ea:	f7fe fd45 	bl	8000278 <__aeabi_dsub>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80017f6:	e050      	b.n	800189a <StartReadMagnetometer+0x162>
		else if(y < 0)
 80017f8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	da2a      	bge.n	8001856 <StartReadMagnetometer+0x11e>
			direction = 270 - (atan(x/y) * 180/M_PI);
 8001800:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8001804:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001808:	fb92 f3f3 	sdiv	r3, r2, r3
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe fe81 	bl	8000514 <__aeabi_i2d>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	ec43 2b10 	vmov	d0, r2, r3
 800181a:	f006 ff6d 	bl	80086f8 <atan>
 800181e:	ec51 0b10 	vmov	r0, r1, d0
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b5c      	ldr	r3, [pc, #368]	; (8001998 <StartReadMagnetometer+0x260>)
 8001828:	f7fe fede 	bl	80005e8 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	a352      	add	r3, pc, #328	; (adr r3, 8001980 <StartReadMagnetometer+0x248>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe ffff 	bl	800083c <__aeabi_ddiv>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	a151      	add	r1, pc, #324	; (adr r1, 8001988 <StartReadMagnetometer+0x250>)
 8001844:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001848:	f7fe fd16 	bl	8000278 <__aeabi_dsub>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001854:	e021      	b.n	800189a <StartReadMagnetometer+0x162>
		else if(y == 0 && x < 0)
 8001856:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800185a:	2b00      	cmp	r3, #0
 800185c:	d109      	bne.n	8001872 <StartReadMagnetometer+0x13a>
 800185e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001862:	2b00      	cmp	r3, #0
 8001864:	da05      	bge.n	8001872 <StartReadMagnetometer+0x13a>
			direction = 180.0;
 8001866:	f04f 0200 	mov.w	r2, #0
 800186a:	4b4b      	ldr	r3, [pc, #300]	; (8001998 <StartReadMagnetometer+0x260>)
 800186c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001870:	e013      	b.n	800189a <StartReadMagnetometer+0x162>
		else if(y == 0 && x > 0)
 8001872:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10a      	bne.n	8001890 <StartReadMagnetometer+0x158>
 800187a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800187e:	2b00      	cmp	r3, #0
 8001880:	dd06      	ble.n	8001890 <StartReadMagnetometer+0x158>
			direction = 0.0;
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800188e:	e004      	b.n	800189a <StartReadMagnetometer+0x162>
		else
			direction = -1.0;
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	4b42      	ldr	r3, [pc, #264]	; (80019a0 <StartReadMagnetometer+0x268>)
 8001896:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

		if(direction != -1.0){
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	4b40      	ldr	r3, [pc, #256]	; (80019a0 <StartReadMagnetometer+0x268>)
 80018a0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80018a4:	f7ff f908 	bl	8000ab8 <__aeabi_dcmpeq>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d15e      	bne.n	800196c <StartReadMagnetometer+0x234>
			direction += declination_angle;
 80018ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80018b2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80018b6:	f7fe fce1 	bl	800027c <__adddf3>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			magnInt1 = direction;
 80018c2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80018c6:	f7ff f929 	bl	8000b1c <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
			magnFrac = direction - magnInt1;
 80018ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80018d0:	f7fe fe20 	bl	8000514 <__aeabi_i2d>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80018dc:	f7fe fccc 	bl	8000278 <__aeabi_dsub>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
			magnInt2 = trunc(magnFrac * 100);
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <StartReadMagnetometer+0x26c>)
 80018ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018f2:	f7fe fe79 	bl	80005e8 <__aeabi_dmul>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	ec43 2b17 	vmov	d7, r2, r3
 80018fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001902:	eef0 0a67 	vmov.f32	s1, s15
 8001906:	f007 f8a1 	bl	8008a4c <trunc>
 800190a:	ec53 2b10 	vmov	r2, r3, d0
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f7ff f903 	bl	8000b1c <__aeabi_d2iz>
 8001916:	4603      	mov	r3, r0
 8001918:	617b      	str	r3, [r7, #20]
			snprintf(output_str, sizeof(output_str), str_tmp, magnInt1, magnInt2);
 800191a:	f107 0008 	add.w	r0, r7, #8
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001926:	2104      	movs	r1, #4
 8001928:	f006 fab0 	bl	8007e8c <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t *)output_str, sizeof(str_tmp), 1000);
 800192c:	f107 0108 	add.w	r1, r7, #8
 8001930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001934:	2204      	movs	r2, #4
 8001936:	481c      	ldr	r0, [pc, #112]	; (80019a8 <StartReadMagnetometer+0x270>)
 8001938:	f004 fa96 	bl	8005e68 <HAL_UART_Transmit>

			sensor_data.north_direction = direction;
 800193c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001940:	f7ff f914 	bl	8000b6c <__aeabi_d2f>
 8001944:	4603      	mov	r3, r0
 8001946:	4a19      	ldr	r2, [pc, #100]	; (80019ac <StartReadMagnetometer+0x274>)
 8001948:	60d3      	str	r3, [r2, #12]
			written_data++;
 800194a:	4b19      	ldr	r3, [pc, #100]	; (80019b0 <StartReadMagnetometer+0x278>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <StartReadMagnetometer+0x278>)
 8001954:	701a      	strb	r2, [r3, #0]

			if(written_data >= 4)
 8001956:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <StartReadMagnetometer+0x278>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b03      	cmp	r3, #3
 800195c:	d906      	bls.n	800196c <StartReadMagnetometer+0x234>
				xTaskNotifyGive(SendDataHandle);
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <StartReadMagnetometer+0x27c>)
 8001960:	6818      	ldr	r0, [r3, #0]
 8001962:	2300      	movs	r3, #0
 8001964:	2202      	movs	r2, #2
 8001966:	2100      	movs	r1, #0
 8001968:	f005 fd3a 	bl	80073e0 <xTaskGenericNotify>
		}

		osDelay(delay);
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <StartReadMagnetometer+0x280>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f004 ff69 	bl	8006848 <osDelay>
		BSP_MAGNETO_GetXYZ(xyz);
 8001976:	e707      	b.n	8001788 <StartReadMagnetometer+0x50>
 8001978:	9999999a 	.word	0x9999999a
 800197c:	400b9999 	.word	0x400b9999
 8001980:	54442d18 	.word	0x54442d18
 8001984:	400921fb 	.word	0x400921fb
 8001988:	00000000 	.word	0x00000000
 800198c:	4070e000 	.word	0x4070e000
 8001990:	08008c10 	.word	0x08008c10
 8001994:	48000400 	.word	0x48000400
 8001998:	40668000 	.word	0x40668000
 800199c:	40568000 	.word	0x40568000
 80019a0:	bff00000 	.word	0xbff00000
 80019a4:	40590000 	.word	0x40590000
 80019a8:	2000185c 	.word	0x2000185c
 80019ac:	2000183c 	.word	0x2000183c
 80019b0:	20001858 	.word	0x20001858
 80019b4:	200018e4 	.word	0x200018e4
 80019b8:	20000000 	.word	0x20000000

080019bc <StartSendData>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendData */
void StartSendData(void const * argument)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSendData */
	const TickType_t xBlockTime = pdMS_TO_TICKS( HAL_MAX_DELAY );
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <StartSendData+0x24>)
 80019c6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  ulTaskNotifyTake(pdTRUE, xBlockTime);
 80019c8:	68f9      	ldr	r1, [r7, #12]
 80019ca:	2001      	movs	r0, #1
 80019cc:	f005 fcc0 	bl	8007350 <ulTaskNotifyTake>
	  if(written_data >= 4)
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <StartSendData+0x28>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d9f7      	bls.n	80019c8 <StartSendData+0xc>
		  SendReceiveSPIData();
 80019d8:	f7ff fb06 	bl	8000fe8 <SendReceiveSPIData>
	  ulTaskNotifyTake(pdTRUE, xBlockTime);
 80019dc:	e7f4      	b.n	80019c8 <StartSendData+0xc>
 80019de:	bf00      	nop
 80019e0:	00418936 	.word	0x00418936
 80019e4:	20001858 	.word	0x20001858

080019e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a04      	ldr	r2, [pc, #16]	; (8001a08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d101      	bne.n	80019fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019fa:	f000 ff71 	bl	80028e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40001000 	.word	0x40001000

08001a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a10:	b672      	cpsid	i
}
 8001a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <Error_Handler+0x8>
	...

08001a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a22:	4a10      	ldr	r2, [pc, #64]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6613      	str	r3, [r2, #96]	; 0x60
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a40:	6593      	str	r3, [r2, #88]	; 0x58
 8001a42:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <HAL_MspInit+0x4c>)
 8001a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	603b      	str	r3, [r7, #0]
 8001a4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	210f      	movs	r1, #15
 8001a52:	f06f 0001 	mvn.w	r0, #1
 8001a56:	f001 f83f 	bl	8002ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000

08001a68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a17      	ldr	r2, [pc, #92]	; (8001ae4 <HAL_SPI_MspInit+0x7c>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d128      	bne.n	8001adc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8e:	4a16      	ldr	r2, [pc, #88]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001a90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a94:	6613      	str	r3, [r2, #96]	; 0x60
 8001a96:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	4a10      	ldr	r2, [pc, #64]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aae:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <HAL_SPI_MspInit+0x80>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001aba:	23f0      	movs	r3, #240	; 0xf0
 8001abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001aca:	2305      	movs	r3, #5
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad8:	f001 f828 	bl	8002b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001adc:	bf00      	nop
 8001ade:	3728      	adds	r7, #40	; 0x28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40013000 	.word	0x40013000
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	; 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <HAL_UART_MspInit+0x80>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d129      	bne.n	8001b62 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b0e:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b12:	4a17      	ldr	r2, [pc, #92]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b18:	6613      	str	r3, [r2, #96]	; 0x60
 8001b1a:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b26:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2a:	4a11      	ldr	r2, [pc, #68]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <HAL_UART_MspInit+0x84>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b50:	2307      	movs	r3, #7
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b5e:	f000 ffe5 	bl	8002b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	; 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	40021000 	.word	0x40021000

08001b74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08c      	sub	sp, #48	; 0x30
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	2036      	movs	r0, #54	; 0x36
 8001b8a:	f000 ffa5 	bl	8002ad8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b8e:	2036      	movs	r0, #54	; 0x36
 8001b90:	f000 ffbe 	bl	8002b10 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b94:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <HAL_InitTick+0x9c>)
 8001b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b98:	4a1d      	ldr	r2, [pc, #116]	; (8001c10 <HAL_InitTick+0x9c>)
 8001b9a:	f043 0310 	orr.w	r3, r3, #16
 8001b9e:	6593      	str	r3, [r2, #88]	; 0x58
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <HAL_InitTick+0x9c>)
 8001ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bac:	f107 0210 	add.w	r2, r7, #16
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f002 fcd2 	bl	8004560 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bbc:	f002 fca4 	bl	8004508 <HAL_RCC_GetPCLK1Freq>
 8001bc0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc4:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <HAL_InitTick+0xa0>)
 8001bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bca:	0c9b      	lsrs	r3, r3, #18
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bd0:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <HAL_InitTick+0xa4>)
 8001bd2:	4a12      	ldr	r2, [pc, #72]	; (8001c1c <HAL_InitTick+0xa8>)
 8001bd4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bd6:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <HAL_InitTick+0xa4>)
 8001bd8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bdc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001bde:	4a0e      	ldr	r2, [pc, #56]	; (8001c18 <HAL_InitTick+0xa4>)
 8001be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001be4:	4b0c      	ldr	r3, [pc, #48]	; (8001c18 <HAL_InitTick+0xa4>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bea:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <HAL_InitTick+0xa4>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001bf0:	4809      	ldr	r0, [pc, #36]	; (8001c18 <HAL_InitTick+0xa4>)
 8001bf2:	f003 fe19 	bl	8005828 <HAL_TIM_Base_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d104      	bne.n	8001c06 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001bfc:	4806      	ldr	r0, [pc, #24]	; (8001c18 <HAL_InitTick+0xa4>)
 8001bfe:	f003 fe75 	bl	80058ec <HAL_TIM_Base_Start_IT>
 8001c02:	4603      	mov	r3, r0
 8001c04:	e000      	b.n	8001c08 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3730      	adds	r7, #48	; 0x30
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	431bde83 	.word	0x431bde83
 8001c18:	20001950 	.word	0x20001950
 8001c1c:	40001000 	.word	0x40001000

08001c20 <prvGetRegistersFromStack>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void prvGetRegistersFromStack(uint32_t *pulFaultStackAddress)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b08b      	sub	sp, #44	; 0x2c
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
volatile uint32_t r12;
volatile uint32_t lr; /* Link register. */
volatile uint32_t pc; /* Program counter. */
volatile uint32_t psr;/* Program status register. */

    r0 = pulFaultStackAddress[ 0 ];
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
    r1 = pulFaultStackAddress[ 1 ];
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	623b      	str	r3, [r7, #32]
    r2 = pulFaultStackAddress[ 2 ];
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	61fb      	str	r3, [r7, #28]
    r3 = pulFaultStackAddress[ 3 ];
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	61bb      	str	r3, [r7, #24]

    r12 = pulFaultStackAddress[ 4 ];
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	617b      	str	r3, [r7, #20]
    lr = pulFaultStackAddress[ 5 ];
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	613b      	str	r3, [r7, #16]
    pc = pulFaultStackAddress[ 6 ];
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	60fb      	str	r3, [r7, #12]
    psr = pulFaultStackAddress[ 7 ];
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	60bb      	str	r3, [r7, #8]

    /* When the following line is hit, the variables contain the register values. */
    for( ;; );
 8001c58:	e7fe      	b.n	8001c58 <prvGetRegistersFromStack+0x38>

08001c5a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c5e:	e7fe      	b.n	8001c5e <NMI_Handler+0x4>

08001c60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__asm volatile
 8001c64:	f01e 0f04 	tst.w	lr, #4
 8001c68:	bf0c      	ite	eq
 8001c6a:	f3ef 8008 	mrseq	r0, MSP
 8001c6e:	f3ef 8009 	mrsne	r0, PSP
 8001c72:	6981      	ldr	r1, [r0, #24]
 8001c74:	4a00      	ldr	r2, [pc, #0]	; (8001c78 <handler2_address_const>)
 8001c76:	4710      	bx	r2

08001c78 <handler2_address_const>:
 8001c78:	08001c21 	.word	0x08001c21
	        " ldr r2, handler2_address_const                            \n"
	        " bx r2                                                     \n"
	        " handler2_address_const: .word prvGetRegistersFromStack    \n"
	    );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <handler2_address_const+0x4>

08001c7e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c82:	e7fe      	b.n	8001c82 <MemManage_Handler+0x4>

08001c84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <BusFault_Handler+0x4>

08001c8a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <UsageFault_Handler+0x4>

08001c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <TIM6_DAC_IRQHandler+0x10>)
 8001ca6:	f003 fe91 	bl	80059cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20001950 	.word	0x20001950

08001cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cbc:	4a14      	ldr	r2, [pc, #80]	; (8001d10 <_sbrk+0x5c>)
 8001cbe:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <_sbrk+0x60>)
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc8:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d102      	bne.n	8001cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cd0:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <_sbrk+0x64>)
 8001cd2:	4a12      	ldr	r2, [pc, #72]	; (8001d1c <_sbrk+0x68>)
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <_sbrk+0x64>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d207      	bcs.n	8001cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce4:	f006 f892 	bl	8007e0c <__errno>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	220c      	movs	r2, #12
 8001cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e009      	b.n	8001d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf4:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	4a05      	ldr	r2, [pc, #20]	; (8001d18 <_sbrk+0x64>)
 8001d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d06:	68fb      	ldr	r3, [r7, #12]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20018000 	.word	0x20018000
 8001d14:	00000400 	.word	0x00000400
 8001d18:	20000344 	.word	0x20000344
 8001d1c:	20001a80 	.word	0x20001a80

08001d20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <SystemInit+0x5c>)
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2a:	4a14      	ldr	r2, [pc, #80]	; (8001d7c <SystemInit+0x5c>)
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <SystemInit+0x60>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a11      	ldr	r2, [pc, #68]	; (8001d80 <SystemInit+0x60>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <SystemInit+0x60>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <SystemInit+0x60>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a0d      	ldr	r2, [pc, #52]	; (8001d80 <SystemInit+0x60>)
 8001d4c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001d50:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001d54:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <SystemInit+0x60>)
 8001d58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d5c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <SystemInit+0x60>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <SystemInit+0x60>)
 8001d64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d68:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SystemInit+0x60>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000ed00 	.word	0xe000ed00
 8001d80:	40021000 	.word	0x40021000

08001d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d88:	f7ff ffca 	bl	8001d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d8e:	e003      	b.n	8001d98 <LoopCopyDataInit>

08001d90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001d94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001d96:	3104      	adds	r1, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001d98:	480a      	ldr	r0, [pc, #40]	; (8001dc4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001d9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001d9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001da0:	d3f6      	bcc.n	8001d90 <CopyDataInit>
	ldr	r2, =_sbss
 8001da2:	4a0a      	ldr	r2, [pc, #40]	; (8001dcc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001da4:	e002      	b.n	8001dac <LoopFillZerobss>

08001da6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001da6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001da8:	f842 3b04 	str.w	r3, [r2], #4

08001dac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001dac:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <LoopForever+0x16>)
	cmp	r2, r3
 8001dae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001db0:	d3f9      	bcc.n	8001da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db2:	f006 f831 	bl	8007e18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db6:	f7ff f963 	bl	8001080 <main>

08001dba <LoopForever>:

LoopForever:
    b LoopForever
 8001dba:	e7fe      	b.n	8001dba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dbc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001dc0:	08008d68 	.word	0x08008d68
	ldr	r0, =_sdata
 8001dc4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001dc8:	200000d4 	.word	0x200000d4
	ldr	r2, =_sbss
 8001dcc:	200000d4 	.word	0x200000d4
	ldr	r3, = _ebss
 8001dd0:	20001a80 	.word	0x20001a80

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	; 0x28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001de0:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	4a26      	ldr	r2, [pc, #152]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001de6:	f043 0302 	orr.w	r3, r3, #2
 8001dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dec:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001df8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dfc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001dfe:	2312      	movs	r3, #18
 8001e00:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001e02:	2301      	movs	r3, #1
 8001e04:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	4619      	mov	r1, r3
 8001e14:	481b      	ldr	r0, [pc, #108]	; (8001e84 <I2Cx_MspInit+0xac>)
 8001e16:	f000 fe89 	bl	8002b2c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4818      	ldr	r0, [pc, #96]	; (8001e84 <I2Cx_MspInit+0xac>)
 8001e22:	f000 fe83 	bl	8002b2c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2a:	4a15      	ldr	r2, [pc, #84]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e30:	6593      	str	r3, [r2, #88]	; 0x58
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e42:	4a0f      	ldr	r2, [pc, #60]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e48:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <I2Cx_MspInit+0xa8>)
 8001e50:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001e54:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001e56:	2200      	movs	r2, #0
 8001e58:	210f      	movs	r1, #15
 8001e5a:	2021      	movs	r0, #33	; 0x21
 8001e5c:	f000 fe3c 	bl	8002ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001e60:	2021      	movs	r0, #33	; 0x21
 8001e62:	f000 fe55 	bl	8002b10 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001e66:	2200      	movs	r2, #0
 8001e68:	210f      	movs	r1, #15
 8001e6a:	2022      	movs	r0, #34	; 0x22
 8001e6c:	f000 fe34 	bl	8002ad8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001e70:	2022      	movs	r0, #34	; 0x22
 8001e72:	f000 fe4d 	bl	8002b10 <HAL_NVIC_EnableIRQ>
}
 8001e76:	bf00      	nop
 8001e78:	3728      	adds	r7, #40	; 0x28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	48000400 	.word	0x48000400

08001e88 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a12      	ldr	r2, [pc, #72]	; (8001edc <I2Cx_Init+0x54>)
 8001e94:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <I2Cx_Init+0x58>)
 8001e9a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ff89 	bl	8001dd8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 fff2 	bl	8002eb0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001ecc:	2100      	movs	r1, #0
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f001 fd0a 	bl	80038e8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40005800 	.word	0x40005800
 8001ee0:	00702681 	.word	0x00702681

08001ee4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af04      	add	r7, sp, #16
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	4608      	mov	r0, r1
 8001eee:	4611      	mov	r1, r2
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	72fb      	strb	r3, [r7, #11]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	813b      	strh	r3, [r7, #8]
 8001efa:	4613      	mov	r3, r2
 8001efc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001efe:	2300      	movs	r3, #0
 8001f00:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001f02:	7afb      	ldrb	r3, [r7, #11]
 8001f04:	b299      	uxth	r1, r3
 8001f06:	88f8      	ldrh	r0, [r7, #6]
 8001f08:	893a      	ldrh	r2, [r7, #8]
 8001f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f0e:	9302      	str	r3, [sp, #8]
 8001f10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f12:	9301      	str	r3, [sp, #4]
 8001f14:	6a3b      	ldr	r3, [r7, #32]
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	4603      	mov	r3, r0
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f001 f9ae 	bl	800327c <HAL_I2C_Mem_Read>
 8001f20:	4603      	mov	r3, r0
 8001f22:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001f24:	7dfb      	ldrb	r3, [r7, #23]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d004      	beq.n	8001f34 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001f2a:	7afb      	ldrb	r3, [r7, #11]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	68f8      	ldr	r0, [r7, #12]
 8001f30:	f000 f832 	bl	8001f98 <I2Cx_Error>
  }
  return status;
 8001f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b08a      	sub	sp, #40	; 0x28
 8001f42:	af04      	add	r7, sp, #16
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	4608      	mov	r0, r1
 8001f48:	4611      	mov	r1, r2
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	72fb      	strb	r3, [r7, #11]
 8001f50:	460b      	mov	r3, r1
 8001f52:	813b      	strh	r3, [r7, #8]
 8001f54:	4613      	mov	r3, r2
 8001f56:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001f5c:	7afb      	ldrb	r3, [r7, #11]
 8001f5e:	b299      	uxth	r1, r3
 8001f60:	88f8      	ldrh	r0, [r7, #6]
 8001f62:	893a      	ldrh	r2, [r7, #8]
 8001f64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	4603      	mov	r3, r0
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f001 f86d 	bl	8003054 <HAL_I2C_Mem_Write>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001f7e:	7dfb      	ldrb	r3, [r7, #23]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d004      	beq.n	8001f8e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001f84:	7afb      	ldrb	r3, [r7, #11]
 8001f86:	4619      	mov	r1, r3
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f805 	bl	8001f98 <I2Cx_Error>
  }
  return status;
 8001f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f001 f812 	bl	8002fce <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ff6c 	bl	8001e88 <I2Cx_Init>
}
 8001fb0:	bf00      	nop
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001fbc:	4802      	ldr	r0, [pc, #8]	; (8001fc8 <SENSOR_IO_Init+0x10>)
 8001fbe:	f7ff ff63 	bl	8001e88 <I2Cx_Init>
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20001a20 	.word	0x20001a20

08001fcc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af02      	add	r7, sp, #8
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	71bb      	strb	r3, [r7, #6]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001fde:	79bb      	ldrb	r3, [r7, #6]
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	79f9      	ldrb	r1, [r7, #7]
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	1d7b      	adds	r3, r7, #5
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2301      	movs	r3, #1
 8001fee:	4803      	ldr	r0, [pc, #12]	; (8001ffc <SENSOR_IO_Write+0x30>)
 8001ff0:	f7ff ffa5 	bl	8001f3e <I2Cx_WriteMultiple>
}
 8001ff4:	bf00      	nop
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20001a20 	.word	0x20001a20

08002000 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af02      	add	r7, sp, #8
 8002006:	4603      	mov	r3, r0
 8002008:	460a      	mov	r2, r1
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	4613      	mov	r3, r2
 800200e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002014:	79bb      	ldrb	r3, [r7, #6]
 8002016:	b29a      	uxth	r2, r3
 8002018:	79f9      	ldrb	r1, [r7, #7]
 800201a:	2301      	movs	r3, #1
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	f107 030f 	add.w	r3, r7, #15
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	2301      	movs	r3, #1
 8002026:	4804      	ldr	r0, [pc, #16]	; (8002038 <SENSOR_IO_Read+0x38>)
 8002028:	f7ff ff5c 	bl	8001ee4 <I2Cx_ReadMultiple>

  return read_value;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
}
 800202e:	4618      	mov	r0, r3
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20001a20 	.word	0x20001a20

0800203c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af02      	add	r7, sp, #8
 8002042:	603a      	str	r2, [r7, #0]
 8002044:	461a      	mov	r2, r3
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	460b      	mov	r3, r1
 800204c:	71bb      	strb	r3, [r7, #6]
 800204e:	4613      	mov	r3, r2
 8002050:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002052:	79bb      	ldrb	r3, [r7, #6]
 8002054:	b29a      	uxth	r2, r3
 8002056:	79f9      	ldrb	r1, [r7, #7]
 8002058:	88bb      	ldrh	r3, [r7, #4]
 800205a:	9301      	str	r3, [sp, #4]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2301      	movs	r3, #1
 8002062:	4804      	ldr	r0, [pc, #16]	; (8002074 <SENSOR_IO_ReadMultiple+0x38>)
 8002064:	f7ff ff3e 	bl	8001ee4 <I2Cx_ReadMultiple>
 8002068:	4603      	mov	r3, r0
 800206a:	b29b      	uxth	r3, r3
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20001a20 	.word	0x20001a20

08002078 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800207e:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <BSP_HSENSOR_Init+0x38>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	20be      	movs	r0, #190	; 0xbe
 8002084:	4798      	blx	r3
 8002086:	4603      	mov	r3, r0
 8002088:	2bbc      	cmp	r3, #188	; 0xbc
 800208a:	d002      	beq.n	8002092 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	e009      	b.n	80020a6 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8002092:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <BSP_HSENSOR_Init+0x3c>)
 8002094:	4a06      	ldr	r2, [pc, #24]	; (80020b0 <BSP_HSENSOR_Init+0x38>)
 8002096:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <BSP_HSENSOR_Init+0x3c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	20be      	movs	r0, #190	; 0xbe
 80020a0:	4798      	blx	r3
    ret = HSENSOR_OK;
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	20000008 	.word	0x20000008
 80020b4:	20000348 	.word	0x20000348

080020b8 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 80020bc:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <BSP_HSENSOR_ReadHumidity+0x18>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	20be      	movs	r0, #190	; 0xbe
 80020c4:	4798      	blx	r3
 80020c6:	eef0 7a40 	vmov.f32	s15, s0
}
 80020ca:	eeb0 0a67 	vmov.f32	s0, s15
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000348 	.word	0x20000348

080020d4 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 80020da:	2300      	movs	r3, #0
 80020dc:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <BSP_MAGNETO_Init+0x50>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	4798      	blx	r3
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b3d      	cmp	r3, #61	; 0x3d
 80020e8:	d002      	beq.n	80020f0 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	71fb      	strb	r3, [r7, #7]
 80020ee:	e013      	b.n	8002118 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 80020f0:	4b0d      	ldr	r3, [pc, #52]	; (8002128 <BSP_MAGNETO_Init+0x54>)
 80020f2:	4a0c      	ldr	r2, [pc, #48]	; (8002124 <BSP_MAGNETO_Init+0x50>)
 80020f4:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 80020f6:	2358      	movs	r3, #88	; 0x58
 80020f8:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 80020fa:	2300      	movs	r3, #0
 80020fc:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 80020fe:	2300      	movs	r3, #0
 8002100:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8002102:	2308      	movs	r3, #8
 8002104:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8002106:	2340      	movs	r3, #64	; 0x40
 8002108:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 800210a:	4b07      	ldr	r3, [pc, #28]	; (8002128 <BSP_MAGNETO_Init+0x54>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	463a      	mov	r2, r7
 8002112:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002116:	4798      	blx	r3
  } 

  return ret;  
 8002118:	79fb      	ldrb	r3, [r7, #7]
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000024 	.word	0x20000024
 8002128:	2000034c 	.word	0x2000034c

0800212c <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d009      	beq.n	8002150 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <BSP_MAGNETO_GetXYZ+0x2c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	2b00      	cmp	r3, #0
 8002144:	d004      	beq.n	8002150 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8002146:	4b04      	ldr	r3, [pc, #16]	; (8002158 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
    }
  }
}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	2000034c 	.word	0x2000034c

0800215c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8002162:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <BSP_PSENSOR_Init+0x38>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	20ba      	movs	r0, #186	; 0xba
 8002168:	4798      	blx	r3
 800216a:	4603      	mov	r3, r0
 800216c:	2bb1      	cmp	r3, #177	; 0xb1
 800216e:	d002      	beq.n	8002176 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	e009      	b.n	800218a <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <BSP_PSENSOR_Init+0x3c>)
 8002178:	4a06      	ldr	r2, [pc, #24]	; (8002194 <BSP_PSENSOR_Init+0x38>)
 800217a:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 800217c:	4b06      	ldr	r3, [pc, #24]	; (8002198 <BSP_PSENSOR_Init+0x3c>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	20ba      	movs	r0, #186	; 0xba
 8002184:	4798      	blx	r3
    ret = PSENSOR_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800218a:	687b      	ldr	r3, [r7, #4]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000058 	.word	0x20000058
 8002198:	20000350 	.word	0x20000350

0800219c <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80021a0:	4b04      	ldr	r3, [pc, #16]	; (80021b4 <BSP_PSENSOR_ReadPressure+0x18>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	20ba      	movs	r0, #186	; 0xba
 80021a8:	4798      	blx	r3
 80021aa:	eef0 7a40 	vmov.f32	s15, s0
}
 80021ae:	eeb0 0a67 	vmov.f32	s0, s15
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000350 	.word	0x20000350

080021b8 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
  uint32_t ret = TSENSOR_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	607b      	str	r3, [r7, #4]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80021c2:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <BSP_TSENSOR_Init+0x30>)
 80021c4:	4a09      	ldr	r2, [pc, #36]	; (80021ec <BSP_TSENSOR_Init+0x34>)
 80021c6:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80021c8:	f7ff fef6 	bl	8001fb8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <BSP_TSENSOR_Init+0x30>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2100      	movs	r1, #0
 80021d4:	20be      	movs	r0, #190	; 0xbe
 80021d6:	4798      	blx	r3

  ret = TSENSOR_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
  
  return ret;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000354 	.word	0x20000354
 80021ec:	20000014 	.word	0x20000014

080021f0 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <BSP_TSENSOR_ReadTemp+0x18>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	20be      	movs	r0, #190	; 0xbe
 80021fc:	4798      	blx	r3
 80021fe:	eef0 7a40 	vmov.f32	s15, s0
}
 8002202:	eeb0 0a67 	vmov.f32	s0, s15
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20000354 	.word	0x20000354

0800220c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002216:	88fb      	ldrh	r3, [r7, #6]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2120      	movs	r1, #32
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff feef 	bl	8002000 <SENSOR_IO_Read>
 8002222:	4603      	mov	r3, r0
 8002224:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	f023 0304 	bic.w	r3, r3, #4
 800222c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800222e:	7bfb      	ldrb	r3, [r7, #15]
 8002230:	f043 0304 	orr.w	r3, r3, #4
 8002234:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	f023 0303 	bic.w	r3, r3, #3
 800223c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002246:	7bfb      	ldrb	r3, [r7, #15]
 8002248:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800224c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	7bfa      	ldrb	r2, [r7, #15]
 8002254:	2120      	movs	r1, #32
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff feb8 	bl	8001fcc <SENSOR_IO_Write>
}
 800225c:	bf00      	nop
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8002272:	f7ff fea1 	bl	8001fb8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8002276:	88fb      	ldrh	r3, [r7, #6]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	210f      	movs	r1, #15
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff febf 	bl	8002000 <SENSOR_IO_Read>
 8002282:	4603      	mov	r3, r0
 8002284:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800229a:	88fb      	ldrh	r3, [r7, #6]
 800229c:	b2d8      	uxtb	r0, r3
 800229e:	f107 020c 	add.w	r2, r7, #12
 80022a2:	2302      	movs	r3, #2
 80022a4:	21b0      	movs	r1, #176	; 0xb0
 80022a6:	f7ff fec9 	bl	800203c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80022aa:	7b3b      	ldrb	r3, [r7, #12]
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80022b2:	7b7b      	ldrb	r3, [r7, #13]
 80022b4:	085b      	lsrs	r3, r3, #1
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80022ba:	88fb      	ldrh	r3, [r7, #6]
 80022bc:	b2d8      	uxtb	r0, r3
 80022be:	f107 020c 	add.w	r2, r7, #12
 80022c2:	2302      	movs	r3, #2
 80022c4:	21b6      	movs	r1, #182	; 0xb6
 80022c6:	f7ff feb9 	bl	800203c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80022ca:	7b7b      	ldrb	r3, [r7, #13]
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	b21a      	sxth	r2, r3
 80022d0:	7b3b      	ldrb	r3, [r7, #12]
 80022d2:	b21b      	sxth	r3, r3
 80022d4:	4313      	orrs	r3, r2
 80022d6:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80022d8:	88fb      	ldrh	r3, [r7, #6]
 80022da:	b2d8      	uxtb	r0, r3
 80022dc:	f107 020c 	add.w	r2, r7, #12
 80022e0:	2302      	movs	r3, #2
 80022e2:	21ba      	movs	r1, #186	; 0xba
 80022e4:	f7ff feaa 	bl	800203c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80022e8:	7b7b      	ldrb	r3, [r7, #13]
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	7b3b      	ldrb	r3, [r7, #12]
 80022f0:	b21b      	sxth	r3, r3
 80022f2:	4313      	orrs	r3, r2
 80022f4:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	b2d8      	uxtb	r0, r3
 80022fa:	f107 020c 	add.w	r2, r7, #12
 80022fe:	2302      	movs	r3, #2
 8002300:	21a8      	movs	r1, #168	; 0xa8
 8002302:	f7ff fe9b 	bl	800203c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002306:	7b7b      	ldrb	r3, [r7, #13]
 8002308:	021b      	lsls	r3, r3, #8
 800230a:	b21a      	sxth	r2, r3
 800230c:	7b3b      	ldrb	r3, [r7, #12]
 800230e:	b21b      	sxth	r3, r3
 8002310:	4313      	orrs	r3, r2
 8002312:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8002314:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002318:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	ee07 3a90 	vmov	s15, r3
 8002322:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002326:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800232a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	ee07 3a90 	vmov	s15, r3
 8002334:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002338:	ee67 6a27 	vmul.f32	s13, s14, s15
 800233c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002340:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	ee07 3a90 	vmov	s15, r3
 800234a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800234e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002352:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002356:	ee07 3a90 	vmov	s15, r3
 800235a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800235e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002362:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8002366:	edd7 7a04 	vldr	s15, [r7, #16]
 800236a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800236e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002372:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8002376:	edd7 7a04 	vldr	s15, [r7, #16]
 800237a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80023c0 <HTS221_H_ReadHumidity+0x130>
 800237e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002386:	dd01      	ble.n	800238c <HTS221_H_ReadHumidity+0xfc>
 8002388:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <HTS221_H_ReadHumidity+0x134>)
 800238a:	e00a      	b.n	80023a2 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 800238c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002390:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002398:	d502      	bpl.n	80023a0 <HTS221_H_ReadHumidity+0x110>
 800239a:	f04f 0300 	mov.w	r3, #0
 800239e:	e000      	b.n	80023a2 <HTS221_H_ReadHumidity+0x112>
 80023a0:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 80023a2:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 80023a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80023a8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80023ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023b0:	eef0 7a66 	vmov.f32	s15, s13
}
 80023b4:	eeb0 0a67 	vmov.f32	s0, s15
 80023b8:	3720      	adds	r7, #32
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	447a0000 	.word	0x447a0000
 80023c4:	447a0000 	.word	0x447a0000

080023c8 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	6039      	str	r1, [r7, #0]
 80023d2:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2120      	movs	r1, #32
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fe10 	bl	8002000 <SENSOR_IO_Read>
 80023e0:	4603      	mov	r3, r0
 80023e2:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	f023 0304 	bic.w	r3, r3, #4
 80023ea:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
 80023ee:	f043 0304 	orr.w	r3, r3, #4
 80023f2:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
 80023f6:	f023 0303 	bic.w	r3, r3, #3
 80023fa:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	f043 0301 	orr.w	r3, r3, #1
 8002402:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800240a:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	7bfa      	ldrb	r2, [r7, #15]
 8002412:	2120      	movs	r1, #32
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fdd9 	bl	8001fcc <SENSOR_IO_Write>
}
 800241a:	bf00      	nop
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b088      	sub	sp, #32
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800242c:	88fb      	ldrh	r3, [r7, #6]
 800242e:	b2d8      	uxtb	r0, r3
 8002430:	f107 0208 	add.w	r2, r7, #8
 8002434:	2302      	movs	r3, #2
 8002436:	21b2      	movs	r1, #178	; 0xb2
 8002438:	f7ff fe00 	bl	800203c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800243c:	88fb      	ldrh	r3, [r7, #6]
 800243e:	b2db      	uxtb	r3, r3
 8002440:	2135      	movs	r1, #53	; 0x35
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff fddc 	bl	8002000 <SENSOR_IO_Read>
 8002448:	4603      	mov	r3, r0
 800244a:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800244c:	7ffb      	ldrb	r3, [r7, #31]
 800244e:	021b      	lsls	r3, r3, #8
 8002450:	b21b      	sxth	r3, r3
 8002452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002456:	b21a      	sxth	r2, r3
 8002458:	7a3b      	ldrb	r3, [r7, #8]
 800245a:	b21b      	sxth	r3, r3
 800245c:	4313      	orrs	r3, r2
 800245e:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002460:	7ffb      	ldrb	r3, [r7, #31]
 8002462:	019b      	lsls	r3, r3, #6
 8002464:	b21b      	sxth	r3, r3
 8002466:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800246a:	b21a      	sxth	r2, r3
 800246c:	7a7b      	ldrb	r3, [r7, #9]
 800246e:	b21b      	sxth	r3, r3
 8002470:	4313      	orrs	r3, r2
 8002472:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002474:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002478:	10db      	asrs	r3, r3, #3
 800247a:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 800247c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002480:	10db      	asrs	r3, r3, #3
 8002482:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002484:	88fb      	ldrh	r3, [r7, #6]
 8002486:	b2d8      	uxtb	r0, r3
 8002488:	f107 0208 	add.w	r2, r7, #8
 800248c:	2304      	movs	r3, #4
 800248e:	21bc      	movs	r1, #188	; 0xbc
 8002490:	f7ff fdd4 	bl	800203c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002494:	7a7b      	ldrb	r3, [r7, #9]
 8002496:	021b      	lsls	r3, r3, #8
 8002498:	b21a      	sxth	r2, r3
 800249a:	7a3b      	ldrb	r3, [r7, #8]
 800249c:	b21b      	sxth	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80024a2:	7afb      	ldrb	r3, [r7, #11]
 80024a4:	021b      	lsls	r3, r3, #8
 80024a6:	b21a      	sxth	r2, r3
 80024a8:	7abb      	ldrb	r3, [r7, #10]
 80024aa:	b21b      	sxth	r3, r3
 80024ac:	4313      	orrs	r3, r2
 80024ae:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80024b0:	88fb      	ldrh	r3, [r7, #6]
 80024b2:	b2d8      	uxtb	r0, r3
 80024b4:	f107 0208 	add.w	r2, r7, #8
 80024b8:	2302      	movs	r3, #2
 80024ba:	21aa      	movs	r1, #170	; 0xaa
 80024bc:	f7ff fdbe 	bl	800203c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80024c0:	7a7b      	ldrb	r3, [r7, #9]
 80024c2:	021b      	lsls	r3, r3, #8
 80024c4:	b21a      	sxth	r2, r3
 80024c6:	7a3b      	ldrb	r3, [r7, #8]
 80024c8:	b21b      	sxth	r3, r3
 80024ca:	4313      	orrs	r3, r2
 80024cc:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80024ce:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80024d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80024e4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	ee07 3a90 	vmov	s15, r3
 80024ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024f2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80024f6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80024fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	ee07 3a90 	vmov	s15, r3
 8002504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002508:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800250c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002510:	ee07 3a90 	vmov	s15, r3
 8002514:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251c:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	ee07 3a90 	vmov	s15, r3
}
 8002526:	eeb0 0a67 	vmov.f32	s0, s15
 800252a:	3720      	adds	r7, #32
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	463b      	mov	r3, r7
 8002538:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 800253c:	783b      	ldrb	r3, [r7, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	2120      	movs	r1, #32
 8002542:	203c      	movs	r0, #60	; 0x3c
 8002544:	f7ff fd42 	bl	8001fcc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8002548:	787b      	ldrb	r3, [r7, #1]
 800254a:	461a      	mov	r2, r3
 800254c:	2121      	movs	r1, #33	; 0x21
 800254e:	203c      	movs	r0, #60	; 0x3c
 8002550:	f7ff fd3c 	bl	8001fcc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002554:	78bb      	ldrb	r3, [r7, #2]
 8002556:	461a      	mov	r2, r3
 8002558:	2122      	movs	r1, #34	; 0x22
 800255a:	203c      	movs	r0, #60	; 0x3c
 800255c:	f7ff fd36 	bl	8001fcc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	461a      	mov	r2, r3
 8002564:	2123      	movs	r1, #35	; 0x23
 8002566:	203c      	movs	r0, #60	; 0x3c
 8002568:	f7ff fd30 	bl	8001fcc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 800256c:	793b      	ldrb	r3, [r7, #4]
 800256e:	461a      	mov	r2, r3
 8002570:	2124      	movs	r1, #36	; 0x24
 8002572:	203c      	movs	r0, #60	; 0x3c
 8002574:	f7ff fd2a 	bl	8001fcc <SENSOR_IO_Write>
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002586:	2300      	movs	r3, #0
 8002588:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800258a:	2122      	movs	r1, #34	; 0x22
 800258c:	203c      	movs	r0, #60	; 0x3c
 800258e:	f7ff fd37 	bl	8002000 <SENSOR_IO_Read>
 8002592:	4603      	mov	r3, r0
 8002594:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	f023 0303 	bic.w	r3, r3, #3
 800259c:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	f043 0303 	orr.w	r3, r3, #3
 80025a4:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	461a      	mov	r2, r3
 80025aa:	2122      	movs	r1, #34	; 0x22
 80025ac:	203c      	movs	r0, #60	; 0x3c
 80025ae:	f7ff fd0d 	bl	8001fcc <SENSOR_IO_Write>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80025be:	f7ff fcfb 	bl	8001fb8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 80025c2:	210f      	movs	r1, #15
 80025c4:	203c      	movs	r0, #60	; 0x3c
 80025c6:	f7ff fd1b 	bl	8002000 <SENSOR_IO_Read>
 80025ca:	4603      	mov	r3, r0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80025de:	2122      	movs	r1, #34	; 0x22
 80025e0:	203c      	movs	r0, #60	; 0x3c
 80025e2:	f7ff fd0d 	bl	8002000 <SENSOR_IO_Read>
 80025e6:	4603      	mov	r3, r0
 80025e8:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	f023 0320 	bic.w	r3, r3, #32
 80025f0:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	f043 0320 	orr.w	r3, r3, #32
 80025fe:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	461a      	mov	r2, r3
 8002604:	2122      	movs	r1, #34	; 0x22
 8002606:	203c      	movs	r0, #60	; 0x3c
 8002608:	f7ff fce0 	bl	8001fcc <SENSOR_IO_Write>
}
 800260c:	bf00      	nop
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 800261c:	2300      	movs	r3, #0
 800261e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 800262a:	2121      	movs	r1, #33	; 0x21
 800262c:	203c      	movs	r0, #60	; 0x3c
 800262e:	f7ff fce7 	bl	8002000 <SENSOR_IO_Read>
 8002632:	4603      	mov	r3, r0
 8002634:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8002636:	f107 0208 	add.w	r2, r7, #8
 800263a:	2306      	movs	r3, #6
 800263c:	21a8      	movs	r1, #168	; 0xa8
 800263e:	203c      	movs	r0, #60	; 0x3c
 8002640:	f7ff fcfc 	bl	800203c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002644:	2300      	movs	r3, #0
 8002646:	77fb      	strb	r3, [r7, #31]
 8002648:	e01f      	b.n	800268a <LIS3MDL_MagReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800264a:	7ffb      	ldrb	r3, [r7, #31]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	3301      	adds	r3, #1
 8002650:	f107 0220 	add.w	r2, r7, #32
 8002654:	4413      	add	r3, r2
 8002656:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800265a:	b29b      	uxth	r3, r3
 800265c:	021b      	lsls	r3, r3, #8
 800265e:	b29a      	uxth	r2, r3
 8002660:	7ffb      	ldrb	r3, [r7, #31]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	f107 0120 	add.w	r1, r7, #32
 8002668:	440b      	add	r3, r1
 800266a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800266e:	b29b      	uxth	r3, r3
 8002670:	4413      	add	r3, r2
 8002672:	b29a      	uxth	r2, r3
 8002674:	7ffb      	ldrb	r3, [r7, #31]
 8002676:	b212      	sxth	r2, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	f107 0120 	add.w	r1, r7, #32
 800267e:	440b      	add	r3, r1
 8002680:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002684:	7ffb      	ldrb	r3, [r7, #31]
 8002686:	3301      	adds	r3, #1
 8002688:	77fb      	strb	r3, [r7, #31]
 800268a:	7ffb      	ldrb	r3, [r7, #31]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d9dc      	bls.n	800264a <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002696:	2b60      	cmp	r3, #96	; 0x60
 8002698:	d013      	beq.n	80026c2 <LIS3MDL_MagReadXYZ+0xae>
 800269a:	2b60      	cmp	r3, #96	; 0x60
 800269c:	dc14      	bgt.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
 800269e:	2b40      	cmp	r3, #64	; 0x40
 80026a0:	d00c      	beq.n	80026bc <LIS3MDL_MagReadXYZ+0xa8>
 80026a2:	2b40      	cmp	r3, #64	; 0x40
 80026a4:	dc10      	bgt.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <LIS3MDL_MagReadXYZ+0x9c>
 80026aa:	2b20      	cmp	r3, #32
 80026ac:	d003      	beq.n	80026b6 <LIS3MDL_MagReadXYZ+0xa2>
 80026ae:	e00b      	b.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 80026b0:	4b19      	ldr	r3, [pc, #100]	; (8002718 <LIS3MDL_MagReadXYZ+0x104>)
 80026b2:	61bb      	str	r3, [r7, #24]
    break;
 80026b4:	e008      	b.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80026b6:	4b19      	ldr	r3, [pc, #100]	; (800271c <LIS3MDL_MagReadXYZ+0x108>)
 80026b8:	61bb      	str	r3, [r7, #24]
    break;
 80026ba:	e005      	b.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <LIS3MDL_MagReadXYZ+0x10c>)
 80026be:	61bb      	str	r3, [r7, #24]
    break;
 80026c0:	e002      	b.n	80026c8 <LIS3MDL_MagReadXYZ+0xb4>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80026c2:	4b18      	ldr	r3, [pc, #96]	; (8002724 <LIS3MDL_MagReadXYZ+0x110>)
 80026c4:	61bb      	str	r3, [r7, #24]
    break;    
 80026c6:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80026c8:	2300      	movs	r3, #0
 80026ca:	77fb      	strb	r3, [r7, #31]
 80026cc:	e01b      	b.n	8002706 <LIS3MDL_MagReadXYZ+0xf2>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80026ce:	7ffb      	ldrb	r3, [r7, #31]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	f107 0220 	add.w	r2, r7, #32
 80026d6:	4413      	add	r3, r2
 80026d8:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80026dc:	ee07 3a90 	vmov	s15, r3
 80026e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80026e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ec:	7ffb      	ldrb	r3, [r7, #31]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	4413      	add	r3, r2
 80026f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f8:	ee17 2a90 	vmov	r2, s15
 80026fc:	b212      	sxth	r2, r2
 80026fe:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002700:	7ffb      	ldrb	r3, [r7, #31]
 8002702:	3301      	adds	r3, #1
 8002704:	77fb      	strb	r3, [r7, #31]
 8002706:	7ffb      	ldrb	r3, [r7, #31]
 8002708:	2b02      	cmp	r3, #2
 800270a:	d9e0      	bls.n	80026ce <LIS3MDL_MagReadXYZ+0xba>
  }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	3e0f5c29 	.word	0x3e0f5c29
 800271c:	3e947ae1 	.word	0x3e947ae1
 8002720:	3edc28f6 	.word	0x3edc28f6
 8002724:	3f147ae1 	.word	0x3f147ae1

08002728 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	4618      	mov	r0, r3
 8002736:	f000 f87b 	bl	8002830 <LPS22HB_Init>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8002742:	b580      	push	{r7, lr}
 8002744:	b084      	sub	sp, #16
 8002746:	af00      	add	r7, sp, #0
 8002748:	4603      	mov	r3, r0
 800274a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800274c:	2300      	movs	r3, #0
 800274e:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002750:	f7ff fc32 	bl	8001fb8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8002754:	88fb      	ldrh	r3, [r7, #6]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	210f      	movs	r1, #15
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff fc50 	bl	8002000 <SENSOR_IO_Read>
 8002760:	4603      	mov	r3, r0
 8002762:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8002770:	b590      	push	{r4, r7, lr}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 800277e:	2300      	movs	r3, #0
 8002780:	74fb      	strb	r3, [r7, #19]
 8002782:	e013      	b.n	80027ac <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002784:	88fb      	ldrh	r3, [r7, #6]
 8002786:	b2da      	uxtb	r2, r3
 8002788:	7cfb      	ldrb	r3, [r7, #19]
 800278a:	3328      	adds	r3, #40	; 0x28
 800278c:	b2db      	uxtb	r3, r3
 800278e:	7cfc      	ldrb	r4, [r7, #19]
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7ff fc34 	bl	8002000 <SENSOR_IO_Read>
 8002798:	4603      	mov	r3, r0
 800279a:	461a      	mov	r2, r3
 800279c:	f107 0318 	add.w	r3, r7, #24
 80027a0:	4423      	add	r3, r4
 80027a2:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 80027a6:	7cfb      	ldrb	r3, [r7, #19]
 80027a8:	3301      	adds	r3, #1
 80027aa:	74fb      	strb	r3, [r7, #19]
 80027ac:	7cfb      	ldrb	r3, [r7, #19]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d9e8      	bls.n	8002784 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	74fb      	strb	r3, [r7, #19]
 80027b6:	e010      	b.n	80027da <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80027b8:	7cfb      	ldrb	r3, [r7, #19]
 80027ba:	f107 0218 	add.w	r2, r7, #24
 80027be:	4413      	add	r3, r2
 80027c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80027c4:	461a      	mov	r2, r3
 80027c6:	7cfb      	ldrb	r3, [r7, #19]
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 80027d4:	7cfb      	ldrb	r3, [r7, #19]
 80027d6:	3301      	adds	r3, #1
 80027d8:	74fb      	strb	r3, [r7, #19]
 80027da:	7cfb      	ldrb	r3, [r7, #19]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d9eb      	bls.n	80027b8 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027f0:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2264      	movs	r2, #100	; 0x64
 80027fa:	fb02 f303 	mul.w	r3, r2, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	da01      	bge.n	8002806 <LPS22HB_P_ReadPressure+0x96>
 8002802:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002806:	131b      	asrs	r3, r3, #12
 8002808:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	ee07 3a90 	vmov	s15, r3
 8002810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002814:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800282c <LPS22HB_P_ReadPressure+0xbc>
 8002818:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800281c:	eef0 7a66 	vmov.f32	s15, s13
}
 8002820:	eeb0 0a67 	vmov.f32	s0, s15
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}
 800282a:	bf00      	nop
 800282c:	42c80000 	.word	0x42c80000

08002830 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	b2db      	uxtb	r3, r3
 800283e:	211a      	movs	r1, #26
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fbdd 	bl	8002000 <SENSOR_IO_Read>
 8002846:	4603      	mov	r3, r0
 8002848:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8002852:	7bfb      	ldrb	r3, [r7, #15]
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	b2db      	uxtb	r3, r3
 800285e:	7bfa      	ldrb	r2, [r7, #15]
 8002860:	211a      	movs	r1, #26
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff fbb2 	bl	8001fcc <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8002868:	88fb      	ldrh	r3, [r7, #6]
 800286a:	b2db      	uxtb	r3, r3
 800286c:	2110      	movs	r1, #16
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff fbc6 	bl	8002000 <SENSOR_IO_Read>
 8002874:	4603      	mov	r3, r0
 8002876:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8002878:	7bfb      	ldrb	r3, [r7, #15]
 800287a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800287e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002886:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8002888:	7bfb      	ldrb	r3, [r7, #15]
 800288a:	f023 0302 	bic.w	r3, r3, #2
 800288e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8002890:	7bfb      	ldrb	r3, [r7, #15]
 8002892:	f043 0302 	orr.w	r3, r3, #2
 8002896:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8002898:	88fb      	ldrh	r3, [r7, #6]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	7bfa      	ldrb	r2, [r7, #15]
 800289e:	2110      	movs	r1, #16
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff fb93 	bl	8001fcc <SENSOR_IO_Write>
}  
 80028a6:	bf00      	nop
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028b8:	2003      	movs	r0, #3
 80028ba:	f000 f902 	bl	8002ac2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028be:	2000      	movs	r0, #0
 80028c0:	f7ff f958 	bl	8001b74 <HAL_InitTick>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	71fb      	strb	r3, [r7, #7]
 80028ce:	e001      	b.n	80028d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028d0:	f7ff f8a2 	bl	8001a18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028d4:	79fb      	ldrb	r3, [r7, #7]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028e4:	4b06      	ldr	r3, [pc, #24]	; (8002900 <HAL_IncTick+0x20>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	461a      	mov	r2, r3
 80028ea:	4b06      	ldr	r3, [pc, #24]	; (8002904 <HAL_IncTick+0x24>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4413      	add	r3, r2
 80028f0:	4a04      	ldr	r2, [pc, #16]	; (8002904 <HAL_IncTick+0x24>)
 80028f2:	6013      	str	r3, [r2, #0]
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20000068 	.word	0x20000068
 8002904:	20001a6c 	.word	0x20001a6c

08002908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  return uwTick;
 800290c:	4b03      	ldr	r3, [pc, #12]	; (800291c <HAL_GetTick+0x14>)
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20001a6c 	.word	0x20001a6c

08002920 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002928:	f7ff ffee 	bl	8002908 <HAL_GetTick>
 800292c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002938:	d005      	beq.n	8002946 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800293a:	4b0a      	ldr	r3, [pc, #40]	; (8002964 <HAL_Delay+0x44>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4413      	add	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002946:	bf00      	nop
 8002948:	f7ff ffde 	bl	8002908 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	429a      	cmp	r2, r3
 8002956:	d8f7      	bhi.n	8002948 <HAL_Delay+0x28>
  {
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000068 	.word	0x20000068

08002968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299a:	4a04      	ldr	r2, [pc, #16]	; (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	60d3      	str	r3, [r2, #12]
}
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b4:	4b04      	ldr	r3, [pc, #16]	; (80029c8 <__NVIC_GetPriorityGrouping+0x18>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	0a1b      	lsrs	r3, r3, #8
 80029ba:	f003 0307 	and.w	r3, r3, #7
}
 80029be:	4618      	mov	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	db0b      	blt.n	80029f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	f003 021f 	and.w	r2, r3, #31
 80029e4:	4907      	ldr	r1, [pc, #28]	; (8002a04 <__NVIC_EnableIRQ+0x38>)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2001      	movs	r0, #1
 80029ee:	fa00 f202 	lsl.w	r2, r0, r2
 80029f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000e100 	.word	0xe000e100

08002a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	6039      	str	r1, [r7, #0]
 8002a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	db0a      	blt.n	8002a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	490c      	ldr	r1, [pc, #48]	; (8002a54 <__NVIC_SetPriority+0x4c>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	0112      	lsls	r2, r2, #4
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a30:	e00a      	b.n	8002a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	4908      	ldr	r1, [pc, #32]	; (8002a58 <__NVIC_SetPriority+0x50>)
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	3b04      	subs	r3, #4
 8002a40:	0112      	lsls	r2, r2, #4
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	440b      	add	r3, r1
 8002a46:	761a      	strb	r2, [r3, #24]
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000e100 	.word	0xe000e100
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b089      	sub	sp, #36	; 0x24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f1c3 0307 	rsb	r3, r3, #7
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	bf28      	it	cs
 8002a7a:	2304      	movcs	r3, #4
 8002a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3304      	adds	r3, #4
 8002a82:	2b06      	cmp	r3, #6
 8002a84:	d902      	bls.n	8002a8c <NVIC_EncodePriority+0x30>
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	3b03      	subs	r3, #3
 8002a8a:	e000      	b.n	8002a8e <NVIC_EncodePriority+0x32>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a90:	f04f 32ff 	mov.w	r2, #4294967295
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43da      	mvns	r2, r3
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	401a      	ands	r2, r3
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	43d9      	mvns	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab4:	4313      	orrs	r3, r2
         );
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3724      	adds	r7, #36	; 0x24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ff4c 	bl	8002968 <__NVIC_SetPriorityGrouping>
}
 8002ad0:	bf00      	nop
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aea:	f7ff ff61 	bl	80029b0 <__NVIC_GetPriorityGrouping>
 8002aee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	68b9      	ldr	r1, [r7, #8]
 8002af4:	6978      	ldr	r0, [r7, #20]
 8002af6:	f7ff ffb1 	bl	8002a5c <NVIC_EncodePriority>
 8002afa:	4602      	mov	r2, r0
 8002afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff ff80 	bl	8002a08 <__NVIC_SetPriority>
}
 8002b08:	bf00      	nop
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff ff54 	bl	80029cc <__NVIC_EnableIRQ>
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b3a:	e17f      	b.n	8002e3c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2101      	movs	r1, #1
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	fa01 f303 	lsl.w	r3, r1, r3
 8002b48:	4013      	ands	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f000 8171 	beq.w	8002e36 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d00b      	beq.n	8002b74 <HAL_GPIO_Init+0x48>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d007      	beq.n	8002b74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b68:	2b11      	cmp	r3, #17
 8002b6a:	d003      	beq.n	8002b74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b12      	cmp	r3, #18
 8002b72:	d130      	bne.n	8002bd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	2203      	movs	r2, #3
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002baa:	2201      	movs	r2, #1
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	091b      	lsrs	r3, r3, #4
 8002bc0:	f003 0201 	and.w	r2, r3, #1
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d118      	bne.n	8002c14 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002be8:	2201      	movs	r2, #1
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	f003 0201 	and.w	r2, r3, #1
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	2203      	movs	r2, #3
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d003      	beq.n	8002c54 <HAL_GPIO_Init+0x128>
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b12      	cmp	r3, #18
 8002c52:	d123      	bne.n	8002c9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	08da      	lsrs	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3208      	adds	r2, #8
 8002c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	691a      	ldr	r2, [r3, #16]
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	08da      	lsrs	r2, r3, #3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	3208      	adds	r2, #8
 8002c96:	6939      	ldr	r1, [r7, #16]
 8002c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f003 0203 	and.w	r2, r3, #3
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 80ac 	beq.w	8002e36 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cde:	4b5f      	ldr	r3, [pc, #380]	; (8002e5c <HAL_GPIO_Init+0x330>)
 8002ce0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ce2:	4a5e      	ldr	r2, [pc, #376]	; (8002e5c <HAL_GPIO_Init+0x330>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6613      	str	r3, [r2, #96]	; 0x60
 8002cea:	4b5c      	ldr	r3, [pc, #368]	; (8002e5c <HAL_GPIO_Init+0x330>)
 8002cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
 8002cf4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cf6:	4a5a      	ldr	r2, [pc, #360]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	089b      	lsrs	r3, r3, #2
 8002cfc:	3302      	adds	r3, #2
 8002cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d20:	d025      	beq.n	8002d6e <HAL_GPIO_Init+0x242>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4f      	ldr	r2, [pc, #316]	; (8002e64 <HAL_GPIO_Init+0x338>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d01f      	beq.n	8002d6a <HAL_GPIO_Init+0x23e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4e      	ldr	r2, [pc, #312]	; (8002e68 <HAL_GPIO_Init+0x33c>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d019      	beq.n	8002d66 <HAL_GPIO_Init+0x23a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a4d      	ldr	r2, [pc, #308]	; (8002e6c <HAL_GPIO_Init+0x340>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d013      	beq.n	8002d62 <HAL_GPIO_Init+0x236>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a4c      	ldr	r2, [pc, #304]	; (8002e70 <HAL_GPIO_Init+0x344>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00d      	beq.n	8002d5e <HAL_GPIO_Init+0x232>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a4b      	ldr	r2, [pc, #300]	; (8002e74 <HAL_GPIO_Init+0x348>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d007      	beq.n	8002d5a <HAL_GPIO_Init+0x22e>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a4a      	ldr	r2, [pc, #296]	; (8002e78 <HAL_GPIO_Init+0x34c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_GPIO_Init+0x22a>
 8002d52:	2306      	movs	r3, #6
 8002d54:	e00c      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d56:	2307      	movs	r3, #7
 8002d58:	e00a      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d5a:	2305      	movs	r3, #5
 8002d5c:	e008      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d5e:	2304      	movs	r3, #4
 8002d60:	e006      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d62:	2303      	movs	r3, #3
 8002d64:	e004      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d66:	2302      	movs	r3, #2
 8002d68:	e002      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <HAL_GPIO_Init+0x244>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	f002 0203 	and.w	r2, r2, #3
 8002d76:	0092      	lsls	r2, r2, #2
 8002d78:	4093      	lsls	r3, r2
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d80:	4937      	ldr	r1, [pc, #220]	; (8002e60 <HAL_GPIO_Init+0x334>)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	089b      	lsrs	r3, r3, #2
 8002d86:	3302      	adds	r3, #2
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d8e:	4b3b      	ldr	r3, [pc, #236]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002db2:	4a32      	ldr	r2, [pc, #200]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002db8:	4b30      	ldr	r3, [pc, #192]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ddc:	4a27      	ldr	r2, [pc, #156]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002de2:	4b26      	ldr	r3, [pc, #152]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	43db      	mvns	r3, r3
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4013      	ands	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e06:	4a1d      	ldr	r2, [pc, #116]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e30:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <HAL_GPIO_Init+0x350>)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	fa22 f303 	lsr.w	r3, r2, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f47f ae78 	bne.w	8002b3c <HAL_GPIO_Init+0x10>
  }
}
 8002e4c:	bf00      	nop
 8002e4e:	bf00      	nop
 8002e50:	371c      	adds	r7, #28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	40010000 	.word	0x40010000
 8002e64:	48000400 	.word	0x48000400
 8002e68:	48000800 	.word	0x48000800
 8002e6c:	48000c00 	.word	0x48000c00
 8002e70:	48001000 	.word	0x48001000
 8002e74:	48001400 	.word	0x48001400
 8002e78:	48001800 	.word	0x48001800
 8002e7c:	40010400 	.word	0x40010400

08002e80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	807b      	strh	r3, [r7, #2]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e90:	787b      	ldrb	r3, [r7, #1]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e96:	887a      	ldrh	r2, [r7, #2]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e9c:	e002      	b.n	8002ea4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e9e:	887a      	ldrh	r2, [r7, #2]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e081      	b.n	8002fc6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f8a8 	bl	800302c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2224      	movs	r2, #36	; 0x24
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0201 	bic.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d107      	bne.n	8002f2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	e006      	b.n	8002f38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d104      	bne.n	8002f4a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68da      	ldr	r2, [r3, #12]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	691a      	ldr	r2, [r3, #16]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	ea42 0103 	orr.w	r1, r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	021a      	lsls	r2, r3, #8
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69d9      	ldr	r1, [r3, #28]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a1a      	ldr	r2, [r3, #32]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b082      	sub	sp, #8
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e021      	b.n	8003024 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2224      	movs	r2, #36	; 0x24
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0201 	bic.w	r2, r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f821 	bl	8003040 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3708      	adds	r7, #8
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	4608      	mov	r0, r1
 800305e:	4611      	mov	r1, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	817b      	strh	r3, [r7, #10]
 8003066:	460b      	mov	r3, r1
 8003068:	813b      	strh	r3, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b20      	cmp	r3, #32
 8003078:	f040 80f9 	bne.w	800326e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800307c:	6a3b      	ldr	r3, [r7, #32]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <HAL_I2C_Mem_Write+0x34>
 8003082:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003084:	2b00      	cmp	r3, #0
 8003086:	d105      	bne.n	8003094 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0ed      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_I2C_Mem_Write+0x4e>
 800309e:	2302      	movs	r3, #2
 80030a0:	e0e6      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030aa:	f7ff fc2d 	bl	8002908 <HAL_GetTick>
 80030ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2319      	movs	r3, #25
 80030b6:	2201      	movs	r2, #1
 80030b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 fac3 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0d1      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2221      	movs	r2, #33	; 0x21
 80030d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2240      	movs	r2, #64	; 0x40
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a3a      	ldr	r2, [r7, #32]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030f4:	88f8      	ldrh	r0, [r7, #6]
 80030f6:	893a      	ldrh	r2, [r7, #8]
 80030f8:	8979      	ldrh	r1, [r7, #10]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	9301      	str	r3, [sp, #4]
 80030fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	4603      	mov	r3, r0
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f9d3 	bl	80034b0 <I2C_RequestMemoryWrite>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e0a9      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	2bff      	cmp	r3, #255	; 0xff
 8003124:	d90e      	bls.n	8003144 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	22ff      	movs	r2, #255	; 0xff
 800312a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003130:	b2da      	uxtb	r2, r3
 8003132:	8979      	ldrh	r1, [r7, #10]
 8003134:	2300      	movs	r3, #0
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fba5 	bl	800388c <I2C_TransferConfig>
 8003142:	e00f      	b.n	8003164 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	b2da      	uxtb	r2, r3
 8003154:	8979      	ldrh	r1, [r7, #10]
 8003156:	2300      	movs	r3, #0
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 fb94 	bl	800388c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 faad 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e07b      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317c:	781a      	ldrb	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	1c5a      	adds	r2, r3, #1
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003192:	b29b      	uxth	r3, r3
 8003194:	3b01      	subs	r3, #1
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d034      	beq.n	800321c <HAL_I2C_Mem_Write+0x1c8>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d130      	bne.n	800321c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c0:	2200      	movs	r2, #0
 80031c2:	2180      	movs	r1, #128	; 0x80
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fa3f 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e04d      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	2bff      	cmp	r3, #255	; 0xff
 80031dc:	d90e      	bls.n	80031fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	22ff      	movs	r2, #255	; 0xff
 80031e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	8979      	ldrh	r1, [r7, #10]
 80031ec:	2300      	movs	r3, #0
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fb49 	bl	800388c <I2C_TransferConfig>
 80031fa:	e00f      	b.n	800321c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320a:	b2da      	uxtb	r2, r3
 800320c:	8979      	ldrh	r1, [r7, #10]
 800320e:	2300      	movs	r3, #0
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fb38 	bl	800388c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d19e      	bne.n	8003164 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fa8c 	bl	8003748 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e01a      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2220      	movs	r2, #32
 8003240:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6859      	ldr	r1, [r3, #4]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <HAL_I2C_Mem_Write+0x224>)
 800324e:	400b      	ands	r3, r1
 8003250:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2220      	movs	r2, #32
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	e000      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800326e:	2302      	movs	r3, #2
  }
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	fe00e800 	.word	0xfe00e800

0800327c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	4608      	mov	r0, r1
 8003286:	4611      	mov	r1, r2
 8003288:	461a      	mov	r2, r3
 800328a:	4603      	mov	r3, r0
 800328c:	817b      	strh	r3, [r7, #10]
 800328e:	460b      	mov	r3, r1
 8003290:	813b      	strh	r3, [r7, #8]
 8003292:	4613      	mov	r3, r2
 8003294:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	f040 80fd 	bne.w	800349e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <HAL_I2C_Mem_Read+0x34>
 80032aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0f1      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d101      	bne.n	80032ca <HAL_I2C_Mem_Read+0x4e>
 80032c6:	2302      	movs	r3, #2
 80032c8:	e0ea      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032d2:	f7ff fb19 	bl	8002908 <HAL_GetTick>
 80032d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	2319      	movs	r3, #25
 80032de:	2201      	movs	r2, #1
 80032e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 f9af 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e0d5      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2222      	movs	r2, #34	; 0x22
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2240      	movs	r2, #64	; 0x40
 8003300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a3a      	ldr	r2, [r7, #32]
 800330e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003314:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800331c:	88f8      	ldrh	r0, [r7, #6]
 800331e:	893a      	ldrh	r2, [r7, #8]
 8003320:	8979      	ldrh	r1, [r7, #10]
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	4603      	mov	r3, r0
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f913 	bl	8003558 <I2C_RequestMemoryRead>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e0ad      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	2bff      	cmp	r3, #255	; 0xff
 800334c:	d90e      	bls.n	800336c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	22ff      	movs	r2, #255	; 0xff
 8003352:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003358:	b2da      	uxtb	r2, r3
 800335a:	8979      	ldrh	r1, [r7, #10]
 800335c:	4b52      	ldr	r3, [pc, #328]	; (80034a8 <HAL_I2C_Mem_Read+0x22c>)
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 fa91 	bl	800388c <I2C_TransferConfig>
 800336a:	e00f      	b.n	800338c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337a:	b2da      	uxtb	r2, r3
 800337c:	8979      	ldrh	r1, [r7, #10]
 800337e:	4b4a      	ldr	r3, [pc, #296]	; (80034a8 <HAL_I2C_Mem_Read+0x22c>)
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 fa80 	bl	800388c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003392:	2200      	movs	r2, #0
 8003394:	2104      	movs	r1, #4
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f956 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e07c      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d034      	beq.n	800344c <HAL_I2C_Mem_Read+0x1d0>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d130      	bne.n	800344c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f0:	2200      	movs	r2, #0
 80033f2:	2180      	movs	r1, #128	; 0x80
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f927 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e04d      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29b      	uxth	r3, r3
 800340a:	2bff      	cmp	r3, #255	; 0xff
 800340c:	d90e      	bls.n	800342c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	22ff      	movs	r2, #255	; 0xff
 8003412:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003418:	b2da      	uxtb	r2, r3
 800341a:	8979      	ldrh	r1, [r7, #10]
 800341c:	2300      	movs	r3, #0
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fa31 	bl	800388c <I2C_TransferConfig>
 800342a:	e00f      	b.n	800344c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800343a:	b2da      	uxtb	r2, r3
 800343c:	8979      	ldrh	r1, [r7, #10]
 800343e:	2300      	movs	r3, #0
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 fa20 	bl	800388c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d19a      	bne.n	800338c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 f974 	bl	8003748 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e01a      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2220      	movs	r2, #32
 8003470:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <HAL_I2C_Mem_Read+0x230>)
 800347e:	400b      	ands	r3, r1
 8003480:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800349a:	2300      	movs	r3, #0
 800349c:	e000      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800349e:	2302      	movs	r3, #2
  }
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	80002400 	.word	0x80002400
 80034ac:	fe00e800 	.word	0xfe00e800

080034b0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af02      	add	r7, sp, #8
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	4608      	mov	r0, r1
 80034ba:	4611      	mov	r1, r2
 80034bc:	461a      	mov	r2, r3
 80034be:	4603      	mov	r3, r0
 80034c0:	817b      	strh	r3, [r7, #10]
 80034c2:	460b      	mov	r3, r1
 80034c4:	813b      	strh	r3, [r7, #8]
 80034c6:	4613      	mov	r3, r2
 80034c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80034ca:	88fb      	ldrh	r3, [r7, #6]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	8979      	ldrh	r1, [r7, #10]
 80034d0:	4b20      	ldr	r3, [pc, #128]	; (8003554 <I2C_RequestMemoryWrite+0xa4>)
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 f9d7 	bl	800388c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	69b9      	ldr	r1, [r7, #24]
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f8f0 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e02c      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d105      	bne.n	8003504 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034f8:	893b      	ldrh	r3, [r7, #8]
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	629a      	str	r2, [r3, #40]	; 0x28
 8003502:	e015      	b.n	8003530 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003504:	893b      	ldrh	r3, [r7, #8]
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	b29b      	uxth	r3, r3
 800350a:	b2da      	uxtb	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003512:	69fa      	ldr	r2, [r7, #28]
 8003514:	69b9      	ldr	r1, [r7, #24]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f8d6 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e012      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003526:	893b      	ldrh	r3, [r7, #8]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	2200      	movs	r2, #0
 8003538:	2180      	movs	r1, #128	; 0x80
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f884 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	80002000 	.word	0x80002000

08003558 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	4608      	mov	r0, r1
 8003562:	4611      	mov	r1, r2
 8003564:	461a      	mov	r2, r3
 8003566:	4603      	mov	r3, r0
 8003568:	817b      	strh	r3, [r7, #10]
 800356a:	460b      	mov	r3, r1
 800356c:	813b      	strh	r3, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	b2da      	uxtb	r2, r3
 8003576:	8979      	ldrh	r1, [r7, #10]
 8003578:	4b20      	ldr	r3, [pc, #128]	; (80035fc <I2C_RequestMemoryRead+0xa4>)
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2300      	movs	r3, #0
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f984 	bl	800388c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	69b9      	ldr	r1, [r7, #24]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f89d 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e02c      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d105      	bne.n	80035aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800359e:	893b      	ldrh	r3, [r7, #8]
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28
 80035a8:	e015      	b.n	80035d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035aa:	893b      	ldrh	r3, [r7, #8]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b8:	69fa      	ldr	r2, [r7, #28]
 80035ba:	69b9      	ldr	r1, [r7, #24]
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f883 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e012      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035cc:	893b      	ldrh	r3, [r7, #8]
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	2200      	movs	r2, #0
 80035de:	2140      	movs	r1, #64	; 0x40
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f831 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e000      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	80002000 	.word	0x80002000

08003600 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b02      	cmp	r3, #2
 8003614:	d103      	bne.n	800361e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2200      	movs	r2, #0
 800361c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d007      	beq.n	800363c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	699a      	ldr	r2, [r3, #24]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	619a      	str	r2, [r3, #24]
  }
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003658:	e022      	b.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003660:	d01e      	beq.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003662:	f7ff f951 	bl	8002908 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d302      	bcc.n	8003678 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d113      	bne.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2220      	movs	r2, #32
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e00f      	b.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4013      	ands	r3, r2
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d0cd      	beq.n	800365a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036d4:	e02c      	b.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68b9      	ldr	r1, [r7, #8]
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f870 	bl	80037c0 <I2C_IsAcknowledgeFailed>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e02a      	b.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f0:	d01e      	beq.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f2:	f7ff f909 	bl	8002908 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d302      	bcc.n	8003708 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d113      	bne.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370c:	f043 0220 	orr.w	r2, r3, #32
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e007      	b.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b02      	cmp	r3, #2
 800373c:	d1cb      	bne.n	80036d6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003754:	e028      	b.n	80037a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f830 	bl	80037c0 <I2C_IsAcknowledgeFailed>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e026      	b.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376a:	f7ff f8cd 	bl	8002908 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	429a      	cmp	r2, r3
 8003778:	d302      	bcc.n	8003780 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d113      	bne.n	80037a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e007      	b.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d1cf      	bne.n	8003756 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	2b10      	cmp	r3, #16
 80037d8:	d151      	bne.n	800387e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037da:	e022      	b.n	8003822 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e2:	d01e      	beq.n	8003822 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e4:	f7ff f890 	bl	8002908 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	68ba      	ldr	r2, [r7, #8]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d302      	bcc.n	80037fa <I2C_IsAcknowledgeFailed+0x3a>
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d113      	bne.n	8003822 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fe:	f043 0220 	orr.w	r2, r3, #32
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2220      	movs	r2, #32
 800380a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e02e      	b.n	8003880 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b20      	cmp	r3, #32
 800382e:	d1d5      	bne.n	80037dc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2210      	movs	r2, #16
 8003836:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2220      	movs	r2, #32
 800383e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f7ff fedd 	bl	8003600 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6859      	ldr	r1, [r3, #4]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <I2C_IsAcknowledgeFailed+0xc8>)
 8003852:	400b      	ands	r3, r1
 8003854:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385a:	f043 0204 	orr.w	r2, r3, #4
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2220      	movs	r2, #32
 8003866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	fe00e800 	.word	0xfe00e800

0800388c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	607b      	str	r3, [r7, #4]
 8003896:	460b      	mov	r3, r1
 8003898:	817b      	strh	r3, [r7, #10]
 800389a:	4613      	mov	r3, r2
 800389c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	0d5b      	lsrs	r3, r3, #21
 80038a8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80038ac:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <I2C_TransferConfig+0x58>)
 80038ae:	430b      	orrs	r3, r1
 80038b0:	43db      	mvns	r3, r3
 80038b2:	ea02 0103 	and.w	r1, r2, r3
 80038b6:	897b      	ldrh	r3, [r7, #10]
 80038b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80038bc:	7a7b      	ldrb	r3, [r7, #9]
 80038be:	041b      	lsls	r3, r3, #16
 80038c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80038c4:	431a      	orrs	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	431a      	orrs	r2, r3
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	431a      	orrs	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80038d6:	bf00      	nop
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	03ff63ff 	.word	0x03ff63ff

080038e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d138      	bne.n	8003970 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003908:	2302      	movs	r3, #2
 800390a:	e032      	b.n	8003972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2224      	movs	r2, #36	; 0x24
 8003918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0201 	bic.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800393a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6819      	ldr	r1, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0201 	orr.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	e000      	b.n	8003972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003970:	2302      	movs	r3, #2
  }
}
 8003972:	4618      	mov	r0, r3
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003984:	4b04      	ldr	r3, [pc, #16]	; (8003998 <HAL_PWREx_GetVoltageRange+0x18>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800398c:	4618      	mov	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40007000 	.word	0x40007000

0800399c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039aa:	d130      	bne.n	8003a0e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80039ac:	4b23      	ldr	r3, [pc, #140]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039b8:	d038      	beq.n	8003a2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039ba:	4b20      	ldr	r3, [pc, #128]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039c2:	4a1e      	ldr	r2, [pc, #120]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039ca:	4b1d      	ldr	r3, [pc, #116]	; (8003a40 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2232      	movs	r2, #50	; 0x32
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	4a1b      	ldr	r2, [pc, #108]	; (8003a44 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	0c9b      	lsrs	r3, r3, #18
 80039dc:	3301      	adds	r3, #1
 80039de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039e0:	e002      	b.n	80039e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039e8:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f4:	d102      	bne.n	80039fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f2      	bne.n	80039e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039fc:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a08:	d110      	bne.n	8003a2c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e00f      	b.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1a:	d007      	beq.n	8003a2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a1c:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a24:	4a05      	ldr	r2, [pc, #20]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a2a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	20000004 	.word	0x20000004
 8003a44:	431bde83 	.word	0x431bde83

08003a48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e3d4      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a5a:	4ba1      	ldr	r3, [pc, #644]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
 8003a62:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a64:	4b9e      	ldr	r3, [pc, #632]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f003 0303 	and.w	r3, r3, #3
 8003a6c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0310 	and.w	r3, r3, #16
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 80e4 	beq.w	8003c44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <HAL_RCC_OscConfig+0x4a>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b0c      	cmp	r3, #12
 8003a86:	f040 808b 	bne.w	8003ba0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	f040 8087 	bne.w	8003ba0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a92:	4b93      	ldr	r3, [pc, #588]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d005      	beq.n	8003aaa <HAL_RCC_OscConfig+0x62>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e3ac      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1a      	ldr	r2, [r3, #32]
 8003aae:	4b8c      	ldr	r3, [pc, #560]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0308 	and.w	r3, r3, #8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d004      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x7c>
 8003aba:	4b89      	ldr	r3, [pc, #548]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ac2:	e005      	b.n	8003ad0 <HAL_RCC_OscConfig+0x88>
 8003ac4:	4b86      	ldr	r3, [pc, #536]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aca:	091b      	lsrs	r3, r3, #4
 8003acc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d223      	bcs.n	8003b1c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fd73 	bl	80045c4 <RCC_SetFlashLatencyFromMSIRange>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e38d      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ae8:	4b7d      	ldr	r3, [pc, #500]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a7c      	ldr	r2, [pc, #496]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003aee:	f043 0308 	orr.w	r3, r3, #8
 8003af2:	6013      	str	r3, [r2, #0]
 8003af4:	4b7a      	ldr	r3, [pc, #488]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	4977      	ldr	r1, [pc, #476]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b06:	4b76      	ldr	r3, [pc, #472]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	021b      	lsls	r3, r3, #8
 8003b14:	4972      	ldr	r1, [pc, #456]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	604b      	str	r3, [r1, #4]
 8003b1a:	e025      	b.n	8003b68 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b1c:	4b70      	ldr	r3, [pc, #448]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a6f      	ldr	r2, [pc, #444]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b22:	f043 0308 	orr.w	r3, r3, #8
 8003b26:	6013      	str	r3, [r2, #0]
 8003b28:	4b6d      	ldr	r3, [pc, #436]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	496a      	ldr	r1, [pc, #424]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b3a:	4b69      	ldr	r3, [pc, #420]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	4965      	ldr	r1, [pc, #404]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d109      	bne.n	8003b68 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fd33 	bl	80045c4 <RCC_SetFlashLatencyFromMSIRange>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e34d      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b68:	f000 fc36 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b5c      	ldr	r3, [pc, #368]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	f003 030f 	and.w	r3, r3, #15
 8003b78:	495a      	ldr	r1, [pc, #360]	; (8003ce4 <HAL_RCC_OscConfig+0x29c>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
 8003b84:	4a58      	ldr	r2, [pc, #352]	; (8003ce8 <HAL_RCC_OscConfig+0x2a0>)
 8003b86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b88:	4b58      	ldr	r3, [pc, #352]	; (8003cec <HAL_RCC_OscConfig+0x2a4>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fd fff1 	bl	8001b74 <HAL_InitTick>
 8003b92:	4603      	mov	r3, r0
 8003b94:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b96:	7bfb      	ldrb	r3, [r7, #15]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d052      	beq.n	8003c42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	e331      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d032      	beq.n	8003c0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ba8:	4b4d      	ldr	r3, [pc, #308]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a4c      	ldr	r2, [pc, #304]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003bae:	f043 0301 	orr.w	r3, r3, #1
 8003bb2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bb4:	f7fe fea8 	bl	8002908 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bbc:	f7fe fea4 	bl	8002908 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e31a      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bce:	4b44      	ldr	r3, [pc, #272]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bda:	4b41      	ldr	r3, [pc, #260]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a40      	ldr	r2, [pc, #256]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003be0:	f043 0308 	orr.w	r3, r3, #8
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b3e      	ldr	r3, [pc, #248]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	493b      	ldr	r1, [pc, #236]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf8:	4b39      	ldr	r3, [pc, #228]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	4936      	ldr	r1, [pc, #216]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	604b      	str	r3, [r1, #4]
 8003c0c:	e01a      	b.n	8003c44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c0e:	4b34      	ldr	r3, [pc, #208]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a33      	ldr	r2, [pc, #204]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c14:	f023 0301 	bic.w	r3, r3, #1
 8003c18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c1a:	f7fe fe75 	bl	8002908 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c22:	f7fe fe71 	bl	8002908 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e2e7      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c34:	4b2a      	ldr	r3, [pc, #168]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f0      	bne.n	8003c22 <HAL_RCC_OscConfig+0x1da>
 8003c40:	e000      	b.n	8003c44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d074      	beq.n	8003d3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	2b08      	cmp	r3, #8
 8003c54:	d005      	beq.n	8003c62 <HAL_RCC_OscConfig+0x21a>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	2b0c      	cmp	r3, #12
 8003c5a:	d10e      	bne.n	8003c7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d10b      	bne.n	8003c7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c62:	4b1f      	ldr	r3, [pc, #124]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d064      	beq.n	8003d38 <HAL_RCC_OscConfig+0x2f0>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d160      	bne.n	8003d38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e2c4      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c82:	d106      	bne.n	8003c92 <HAL_RCC_OscConfig+0x24a>
 8003c84:	4b16      	ldr	r3, [pc, #88]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a15      	ldr	r2, [pc, #84]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	e01d      	b.n	8003cce <HAL_RCC_OscConfig+0x286>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c9a:	d10c      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x26e>
 8003c9c:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a0f      	ldr	r2, [pc, #60]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003ca2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ca6:	6013      	str	r3, [r2, #0]
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a0c      	ldr	r2, [pc, #48]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	e00b      	b.n	8003cce <HAL_RCC_OscConfig+0x286>
 8003cb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a09      	ldr	r2, [pc, #36]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a06      	ldr	r2, [pc, #24]	; (8003ce0 <HAL_RCC_OscConfig+0x298>)
 8003cc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d01c      	beq.n	8003d10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd6:	f7fe fe17 	bl	8002908 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cdc:	e011      	b.n	8003d02 <HAL_RCC_OscConfig+0x2ba>
 8003cde:	bf00      	nop
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	08008c3c 	.word	0x08008c3c
 8003ce8:	20000004 	.word	0x20000004
 8003cec:	20000064 	.word	0x20000064
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf0:	f7fe fe0a 	bl	8002908 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b64      	cmp	r3, #100	; 0x64
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e280      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d02:	4baf      	ldr	r3, [pc, #700]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x2a8>
 8003d0e:	e014      	b.n	8003d3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d10:	f7fe fdfa 	bl	8002908 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d18:	f7fe fdf6 	bl	8002908 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b64      	cmp	r3, #100	; 0x64
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e26c      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d2a:	4ba5      	ldr	r3, [pc, #660]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x2d0>
 8003d36:	e000      	b.n	8003d3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d060      	beq.n	8003e08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d005      	beq.n	8003d58 <HAL_RCC_OscConfig+0x310>
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	2b0c      	cmp	r3, #12
 8003d50:	d119      	bne.n	8003d86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d116      	bne.n	8003d86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d58:	4b99      	ldr	r3, [pc, #612]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_OscConfig+0x328>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e249      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d70:	4b93      	ldr	r3, [pc, #588]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	061b      	lsls	r3, r3, #24
 8003d7e:	4990      	ldr	r1, [pc, #576]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d84:	e040      	b.n	8003e08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d023      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d8e:	4b8c      	ldr	r3, [pc, #560]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a8b      	ldr	r2, [pc, #556]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9a:	f7fe fdb5 	bl	8002908 <HAL_GetTick>
 8003d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003da0:	e008      	b.n	8003db4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003da2:	f7fe fdb1 	bl	8002908 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d901      	bls.n	8003db4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e227      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003db4:	4b82      	ldr	r3, [pc, #520]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0f0      	beq.n	8003da2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc0:	4b7f      	ldr	r3, [pc, #508]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	061b      	lsls	r3, r3, #24
 8003dce:	497c      	ldr	r1, [pc, #496]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	604b      	str	r3, [r1, #4]
 8003dd4:	e018      	b.n	8003e08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dd6:	4b7a      	ldr	r3, [pc, #488]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a79      	ldr	r2, [pc, #484]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fe fd91 	bl	8002908 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dea:	f7fe fd8d 	bl	8002908 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e203      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dfc:	4b70      	ldr	r3, [pc, #448]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d03c      	beq.n	8003e8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d01c      	beq.n	8003e56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e1c:	4b68      	ldr	r3, [pc, #416]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e22:	4a67      	ldr	r2, [pc, #412]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e24:	f043 0301 	orr.w	r3, r3, #1
 8003e28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2c:	f7fe fd6c 	bl	8002908 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e34:	f7fe fd68 	bl	8002908 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e1de      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e46:	4b5e      	ldr	r3, [pc, #376]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0ef      	beq.n	8003e34 <HAL_RCC_OscConfig+0x3ec>
 8003e54:	e01b      	b.n	8003e8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e56:	4b5a      	ldr	r3, [pc, #360]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e5c:	4a58      	ldr	r2, [pc, #352]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e5e:	f023 0301 	bic.w	r3, r3, #1
 8003e62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e66:	f7fe fd4f 	bl	8002908 <HAL_GetTick>
 8003e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e6c:	e008      	b.n	8003e80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e6e:	f7fe fd4b 	bl	8002908 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e1c1      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e80:	4b4f      	ldr	r3, [pc, #316]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1ef      	bne.n	8003e6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 80a6 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ea0:	4b47      	ldr	r3, [pc, #284]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10d      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eac:	4b44      	ldr	r3, [pc, #272]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb0:	4a43      	ldr	r2, [pc, #268]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003eb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eb6:	6593      	str	r3, [r2, #88]	; 0x58
 8003eb8:	4b41      	ldr	r3, [pc, #260]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ec8:	4b3e      	ldr	r3, [pc, #248]	; (8003fc4 <HAL_RCC_OscConfig+0x57c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d118      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ed4:	4b3b      	ldr	r3, [pc, #236]	; (8003fc4 <HAL_RCC_OscConfig+0x57c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a3a      	ldr	r2, [pc, #232]	; (8003fc4 <HAL_RCC_OscConfig+0x57c>)
 8003eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ede:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ee0:	f7fe fd12 	bl	8002908 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee8:	f7fe fd0e 	bl	8002908 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e184      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003efa:	4b32      	ldr	r3, [pc, #200]	; (8003fc4 <HAL_RCC_OscConfig+0x57c>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d108      	bne.n	8003f20 <HAL_RCC_OscConfig+0x4d8>
 8003f0e:	4b2c      	ldr	r3, [pc, #176]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f14:	4a2a      	ldr	r2, [pc, #168]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f16:	f043 0301 	orr.w	r3, r3, #1
 8003f1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f1e:	e024      	b.n	8003f6a <HAL_RCC_OscConfig+0x522>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b05      	cmp	r3, #5
 8003f26:	d110      	bne.n	8003f4a <HAL_RCC_OscConfig+0x502>
 8003f28:	4b25      	ldr	r3, [pc, #148]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2e:	4a24      	ldr	r2, [pc, #144]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f30:	f043 0304 	orr.w	r3, r3, #4
 8003f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f38:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3e:	4a20      	ldr	r2, [pc, #128]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f40:	f043 0301 	orr.w	r3, r3, #1
 8003f44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f48:	e00f      	b.n	8003f6a <HAL_RCC_OscConfig+0x522>
 8003f4a:	4b1d      	ldr	r3, [pc, #116]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f50:	4a1b      	ldr	r2, [pc, #108]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f52:	f023 0301 	bic.w	r3, r3, #1
 8003f56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f5a:	4b19      	ldr	r3, [pc, #100]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f60:	4a17      	ldr	r2, [pc, #92]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f62:	f023 0304 	bic.w	r3, r3, #4
 8003f66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d016      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f72:	f7fe fcc9 	bl	8002908 <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f78:	e00a      	b.n	8003f90 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7a:	f7fe fcc5 	bl	8002908 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e139      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f90:	4b0b      	ldr	r3, [pc, #44]	; (8003fc0 <HAL_RCC_OscConfig+0x578>)
 8003f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0ed      	beq.n	8003f7a <HAL_RCC_OscConfig+0x532>
 8003f9e:	e01a      	b.n	8003fd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7fe fcb2 	bl	8002908 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fa6:	e00f      	b.n	8003fc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa8:	f7fe fcae 	bl	8002908 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d906      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e122      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fc8:	4b90      	ldr	r3, [pc, #576]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1e8      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fd6:	7ffb      	ldrb	r3, [r7, #31]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d105      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fdc:	4b8b      	ldr	r3, [pc, #556]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8003fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe0:	4a8a      	ldr	r2, [pc, #552]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8003fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fe6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 8108 	beq.w	8004202 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	f040 80d0 	bne.w	800419c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003ffc:	4b83      	ldr	r3, [pc, #524]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f003 0203 	and.w	r2, r3, #3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	429a      	cmp	r2, r3
 800400e:	d130      	bne.n	8004072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401a:	3b01      	subs	r3, #1
 800401c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800401e:	429a      	cmp	r2, r3
 8004020:	d127      	bne.n	8004072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800402c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800402e:	429a      	cmp	r2, r3
 8004030:	d11f      	bne.n	8004072 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800403c:	2a07      	cmp	r2, #7
 800403e:	bf14      	ite	ne
 8004040:	2201      	movne	r2, #1
 8004042:	2200      	moveq	r2, #0
 8004044:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004046:	4293      	cmp	r3, r2
 8004048:	d113      	bne.n	8004072 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004054:	085b      	lsrs	r3, r3, #1
 8004056:	3b01      	subs	r3, #1
 8004058:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800405a:	429a      	cmp	r2, r3
 800405c:	d109      	bne.n	8004072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	3b01      	subs	r3, #1
 800406c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800406e:	429a      	cmp	r2, r3
 8004070:	d06e      	beq.n	8004150 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	2b0c      	cmp	r3, #12
 8004076:	d069      	beq.n	800414c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004078:	4b64      	ldr	r3, [pc, #400]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d105      	bne.n	8004090 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004084:	4b61      	ldr	r3, [pc, #388]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0b7      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004094:	4b5d      	ldr	r3, [pc, #372]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a5c      	ldr	r2, [pc, #368]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800409a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800409e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040a0:	f7fe fc32 	bl	8002908 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a8:	f7fe fc2e 	bl	8002908 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e0a4      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ba:	4b54      	ldr	r3, [pc, #336]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040c6:	4b51      	ldr	r3, [pc, #324]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	4b51      	ldr	r3, [pc, #324]	; (8004210 <HAL_RCC_OscConfig+0x7c8>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040d6:	3a01      	subs	r2, #1
 80040d8:	0112      	lsls	r2, r2, #4
 80040da:	4311      	orrs	r1, r2
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040e0:	0212      	lsls	r2, r2, #8
 80040e2:	4311      	orrs	r1, r2
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040e8:	0852      	lsrs	r2, r2, #1
 80040ea:	3a01      	subs	r2, #1
 80040ec:	0552      	lsls	r2, r2, #21
 80040ee:	4311      	orrs	r1, r2
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040f4:	0852      	lsrs	r2, r2, #1
 80040f6:	3a01      	subs	r2, #1
 80040f8:	0652      	lsls	r2, r2, #25
 80040fa:	4311      	orrs	r1, r2
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004100:	0912      	lsrs	r2, r2, #4
 8004102:	0452      	lsls	r2, r2, #17
 8004104:	430a      	orrs	r2, r1
 8004106:	4941      	ldr	r1, [pc, #260]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004108:	4313      	orrs	r3, r2
 800410a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800410c:	4b3f      	ldr	r3, [pc, #252]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a3e      	ldr	r2, [pc, #248]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004116:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004118:	4b3c      	ldr	r3, [pc, #240]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	4a3b      	ldr	r2, [pc, #236]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800411e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004122:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004124:	f7fe fbf0 	bl	8002908 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412c:	f7fe fbec 	bl	8002908 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e062      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800413e:	4b33      	ldr	r3, [pc, #204]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800414a:	e05a      	b.n	8004202 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e059      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004150:	4b2e      	ldr	r3, [pc, #184]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d152      	bne.n	8004202 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800415c:	4b2b      	ldr	r3, [pc, #172]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a2a      	ldr	r2, [pc, #168]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004166:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004168:	4b28      	ldr	r3, [pc, #160]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	4a27      	ldr	r2, [pc, #156]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 800416e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004172:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004174:	f7fe fbc8 	bl	8002908 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417c:	f7fe fbc4 	bl	8002908 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e03a      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800418e:	4b1f      	ldr	r3, [pc, #124]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0x734>
 800419a:	e032      	b.n	8004202 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2b0c      	cmp	r3, #12
 80041a0:	d02d      	beq.n	80041fe <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b1a      	ldr	r3, [pc, #104]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a19      	ldr	r2, [pc, #100]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041ac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80041ae:	4b17      	ldr	r3, [pc, #92]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d105      	bne.n	80041c6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80041ba:	4b14      	ldr	r3, [pc, #80]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	4a13      	ldr	r2, [pc, #76]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041c0:	f023 0303 	bic.w	r3, r3, #3
 80041c4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80041c6:	4b11      	ldr	r3, [pc, #68]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	4a10      	ldr	r2, [pc, #64]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80041d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d6:	f7fe fb97 	bl	8002908 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041de:	f7fe fb93 	bl	8002908 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e009      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041f0:	4b06      	ldr	r3, [pc, #24]	; (800420c <HAL_RCC_OscConfig+0x7c4>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f0      	bne.n	80041de <HAL_RCC_OscConfig+0x796>
 80041fc:	e001      	b.n	8004202 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e000      	b.n	8004204 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3720      	adds	r7, #32
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40021000 	.word	0x40021000
 8004210:	f99d808c 	.word	0xf99d808c

08004214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e0c8      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004228:	4b66      	ldr	r3, [pc, #408]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0307 	and.w	r3, r3, #7
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	429a      	cmp	r2, r3
 8004234:	d910      	bls.n	8004258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004236:	4b63      	ldr	r3, [pc, #396]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f023 0207 	bic.w	r2, r3, #7
 800423e:	4961      	ldr	r1, [pc, #388]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	4313      	orrs	r3, r2
 8004244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004246:	4b5f      	ldr	r3, [pc, #380]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d001      	beq.n	8004258 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e0b0      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0301 	and.w	r3, r3, #1
 8004260:	2b00      	cmp	r3, #0
 8004262:	d04c      	beq.n	80042fe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	2b03      	cmp	r3, #3
 800426a:	d107      	bne.n	800427c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426c:	4b56      	ldr	r3, [pc, #344]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d121      	bne.n	80042bc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e09e      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d107      	bne.n	8004294 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004284:	4b50      	ldr	r3, [pc, #320]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d115      	bne.n	80042bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e092      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d107      	bne.n	80042ac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800429c:	4b4a      	ldr	r3, [pc, #296]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d109      	bne.n	80042bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e086      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042ac:	4b46      	ldr	r3, [pc, #280]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e07e      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042bc:	4b42      	ldr	r3, [pc, #264]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f023 0203 	bic.w	r2, r3, #3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	493f      	ldr	r1, [pc, #252]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ce:	f7fe fb1b 	bl	8002908 <HAL_GetTick>
 80042d2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d4:	e00a      	b.n	80042ec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d6:	f7fe fb17 	bl	8002908 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e066      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ec:	4b36      	ldr	r3, [pc, #216]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 020c 	and.w	r2, r3, #12
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d1eb      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800430a:	4b2f      	ldr	r3, [pc, #188]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	492c      	ldr	r1, [pc, #176]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004318:	4313      	orrs	r3, r2
 800431a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800431c:	4b29      	ldr	r3, [pc, #164]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d210      	bcs.n	800434c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b26      	ldr	r3, [pc, #152]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f023 0207 	bic.w	r2, r3, #7
 8004332:	4924      	ldr	r1, [pc, #144]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	4313      	orrs	r3, r2
 8004338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800433a:	4b22      	ldr	r3, [pc, #136]	; (80043c4 <HAL_RCC_ClockConfig+0x1b0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d001      	beq.n	800434c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e036      	b.n	80043ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d008      	beq.n	800436a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004358:	4b1b      	ldr	r3, [pc, #108]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4918      	ldr	r1, [pc, #96]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004366:	4313      	orrs	r3, r2
 8004368:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d009      	beq.n	800438a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004376:	4b14      	ldr	r3, [pc, #80]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4910      	ldr	r1, [pc, #64]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004386:	4313      	orrs	r3, r2
 8004388:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800438a:	f000 f825 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 800438e:	4602      	mov	r2, r0
 8004390:	4b0d      	ldr	r3, [pc, #52]	; (80043c8 <HAL_RCC_ClockConfig+0x1b4>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	f003 030f 	and.w	r3, r3, #15
 800439a:	490c      	ldr	r1, [pc, #48]	; (80043cc <HAL_RCC_ClockConfig+0x1b8>)
 800439c:	5ccb      	ldrb	r3, [r1, r3]
 800439e:	f003 031f 	and.w	r3, r3, #31
 80043a2:	fa22 f303 	lsr.w	r3, r2, r3
 80043a6:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80043aa:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <HAL_RCC_ClockConfig+0x1c0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fd fbe0 	bl	8001b74 <HAL_InitTick>
 80043b4:	4603      	mov	r3, r0
 80043b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80043b8:	7afb      	ldrb	r3, [r7, #11]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	40022000 	.word	0x40022000
 80043c8:	40021000 	.word	0x40021000
 80043cc:	08008c3c 	.word	0x08008c3c
 80043d0:	20000004 	.word	0x20000004
 80043d4:	20000064 	.word	0x20000064

080043d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d8:	b480      	push	{r7}
 80043da:	b089      	sub	sp, #36	; 0x24
 80043dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
 80043e2:	2300      	movs	r3, #0
 80043e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043e6:	4b3e      	ldr	r3, [pc, #248]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f0:	4b3b      	ldr	r3, [pc, #236]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f003 0303 	and.w	r3, r3, #3
 80043f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_GetSysClockFreq+0x34>
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d121      	bne.n	800444a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d11e      	bne.n	800444a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800440c:	4b34      	ldr	r3, [pc, #208]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0308 	and.w	r3, r3, #8
 8004414:	2b00      	cmp	r3, #0
 8004416:	d107      	bne.n	8004428 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004418:	4b31      	ldr	r3, [pc, #196]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800441a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800441e:	0a1b      	lsrs	r3, r3, #8
 8004420:	f003 030f 	and.w	r3, r3, #15
 8004424:	61fb      	str	r3, [r7, #28]
 8004426:	e005      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004428:	4b2d      	ldr	r3, [pc, #180]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	091b      	lsrs	r3, r3, #4
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004434:	4a2b      	ldr	r2, [pc, #172]	; (80044e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10d      	bne.n	8004460 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004448:	e00a      	b.n	8004460 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b04      	cmp	r3, #4
 800444e:	d102      	bne.n	8004456 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004450:	4b25      	ldr	r3, [pc, #148]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004452:	61bb      	str	r3, [r7, #24]
 8004454:	e004      	b.n	8004460 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	2b08      	cmp	r3, #8
 800445a:	d101      	bne.n	8004460 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800445c:	4b23      	ldr	r3, [pc, #140]	; (80044ec <HAL_RCC_GetSysClockFreq+0x114>)
 800445e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	2b0c      	cmp	r3, #12
 8004464:	d134      	bne.n	80044d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004466:	4b1e      	ldr	r3, [pc, #120]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d003      	beq.n	800447e <HAL_RCC_GetSysClockFreq+0xa6>
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b03      	cmp	r3, #3
 800447a:	d003      	beq.n	8004484 <HAL_RCC_GetSysClockFreq+0xac>
 800447c:	e005      	b.n	800448a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800447e:	4b1a      	ldr	r3, [pc, #104]	; (80044e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004480:	617b      	str	r3, [r7, #20]
      break;
 8004482:	e005      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004484:	4b19      	ldr	r3, [pc, #100]	; (80044ec <HAL_RCC_GetSysClockFreq+0x114>)
 8004486:	617b      	str	r3, [r7, #20]
      break;
 8004488:	e002      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	617b      	str	r3, [r7, #20]
      break;
 800448e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004490:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	091b      	lsrs	r3, r3, #4
 8004496:	f003 0307 	and.w	r3, r3, #7
 800449a:	3301      	adds	r3, #1
 800449c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800449e:	4b10      	ldr	r3, [pc, #64]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	0a1b      	lsrs	r3, r3, #8
 80044a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	fb02 f203 	mul.w	r2, r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	0e5b      	lsrs	r3, r3, #25
 80044bc:	f003 0303 	and.w	r3, r3, #3
 80044c0:	3301      	adds	r3, #1
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044d0:	69bb      	ldr	r3, [r7, #24]
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3724      	adds	r7, #36	; 0x24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40021000 	.word	0x40021000
 80044e4:	08008c54 	.word	0x08008c54
 80044e8:	00f42400 	.word	0x00f42400
 80044ec:	007a1200 	.word	0x007a1200

080044f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044f4:	4b03      	ldr	r3, [pc, #12]	; (8004504 <HAL_RCC_GetHCLKFreq+0x14>)
 80044f6:	681b      	ldr	r3, [r3, #0]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	20000004 	.word	0x20000004

08004508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800450c:	f7ff fff0 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 8004510:	4602      	mov	r2, r0
 8004512:	4b06      	ldr	r3, [pc, #24]	; (800452c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	0a1b      	lsrs	r3, r3, #8
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	4904      	ldr	r1, [pc, #16]	; (8004530 <HAL_RCC_GetPCLK1Freq+0x28>)
 800451e:	5ccb      	ldrb	r3, [r1, r3]
 8004520:	f003 031f 	and.w	r3, r3, #31
 8004524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004528:	4618      	mov	r0, r3
 800452a:	bd80      	pop	{r7, pc}
 800452c:	40021000 	.word	0x40021000
 8004530:	08008c4c 	.word	0x08008c4c

08004534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004538:	f7ff ffda 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 800453c:	4602      	mov	r2, r0
 800453e:	4b06      	ldr	r3, [pc, #24]	; (8004558 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	0adb      	lsrs	r3, r3, #11
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	4904      	ldr	r1, [pc, #16]	; (800455c <HAL_RCC_GetPCLK2Freq+0x28>)
 800454a:	5ccb      	ldrb	r3, [r1, r3]
 800454c:	f003 031f 	and.w	r3, r3, #31
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004554:	4618      	mov	r0, r3
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40021000 	.word	0x40021000
 800455c:	08008c4c 	.word	0x08008c4c

08004560 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	220f      	movs	r2, #15
 800456e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004570:	4b12      	ldr	r3, [pc, #72]	; (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0203 	and.w	r2, r3, #3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800457c:	4b0f      	ldr	r3, [pc, #60]	; (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004588:	4b0c      	ldr	r3, [pc, #48]	; (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004594:	4b09      	ldr	r3, [pc, #36]	; (80045bc <HAL_RCC_GetClockConfig+0x5c>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	08db      	lsrs	r3, r3, #3
 800459a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80045a2:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <HAL_RCC_GetClockConfig+0x60>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0207 	and.w	r2, r3, #7
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	601a      	str	r2, [r3, #0]
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40022000 	.word	0x40022000

080045c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045cc:	2300      	movs	r3, #0
 80045ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045d0:	4b2a      	ldr	r3, [pc, #168]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80045dc:	f7ff f9d0 	bl	8003980 <HAL_PWREx_GetVoltageRange>
 80045e0:	6178      	str	r0, [r7, #20]
 80045e2:	e014      	b.n	800460e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045e4:	4b25      	ldr	r3, [pc, #148]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e8:	4a24      	ldr	r2, [pc, #144]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ee:	6593      	str	r3, [r2, #88]	; 0x58
 80045f0:	4b22      	ldr	r3, [pc, #136]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045fc:	f7ff f9c0 	bl	8003980 <HAL_PWREx_GetVoltageRange>
 8004600:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004602:	4b1e      	ldr	r3, [pc, #120]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004606:	4a1d      	ldr	r2, [pc, #116]	; (800467c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800460c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004614:	d10b      	bne.n	800462e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2b80      	cmp	r3, #128	; 0x80
 800461a:	d919      	bls.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2ba0      	cmp	r3, #160	; 0xa0
 8004620:	d902      	bls.n	8004628 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004622:	2302      	movs	r3, #2
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	e013      	b.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004628:	2301      	movs	r3, #1
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	e010      	b.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b80      	cmp	r3, #128	; 0x80
 8004632:	d902      	bls.n	800463a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004634:	2303      	movs	r3, #3
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	e00a      	b.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b80      	cmp	r3, #128	; 0x80
 800463e:	d102      	bne.n	8004646 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004640:	2302      	movs	r3, #2
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	e004      	b.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b70      	cmp	r3, #112	; 0x70
 800464a:	d101      	bne.n	8004650 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800464c:	2301      	movs	r3, #1
 800464e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004650:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f023 0207 	bic.w	r2, r3, #7
 8004658:	4909      	ldr	r1, [pc, #36]	; (8004680 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004660:	4b07      	ldr	r3, [pc, #28]	; (8004680 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	429a      	cmp	r2, r3
 800466c:	d001      	beq.n	8004672 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40021000 	.word	0x40021000
 8004680:	40022000 	.word	0x40022000

08004684 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800468c:	2300      	movs	r3, #0
 800468e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004690:	2300      	movs	r3, #0
 8004692:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800469c:	2b00      	cmp	r3, #0
 800469e:	d041      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046a8:	d02a      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80046aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046ae:	d824      	bhi.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046b4:	d008      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046ba:	d81e      	bhi.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00a      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c4:	d010      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046c6:	e018      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046c8:	4b86      	ldr	r3, [pc, #536]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	4a85      	ldr	r2, [pc, #532]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046d4:	e015      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3304      	adds	r3, #4
 80046da:	2100      	movs	r1, #0
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fabb 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 80046e2:	4603      	mov	r3, r0
 80046e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046e6:	e00c      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	3320      	adds	r3, #32
 80046ec:	2100      	movs	r1, #0
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fba6 	bl	8004e40 <RCCEx_PLLSAI2_Config>
 80046f4:	4603      	mov	r3, r0
 80046f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046f8:	e003      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	74fb      	strb	r3, [r7, #19]
      break;
 80046fe:	e000      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004700:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004702:	7cfb      	ldrb	r3, [r7, #19]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10b      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004708:	4b76      	ldr	r3, [pc, #472]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004716:	4973      	ldr	r1, [pc, #460]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004718:	4313      	orrs	r3, r2
 800471a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800471e:	e001      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004720:	7cfb      	ldrb	r3, [r7, #19]
 8004722:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d041      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004734:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004738:	d02a      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800473a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800473e:	d824      	bhi.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004740:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004744:	d008      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004746:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800474a:	d81e      	bhi.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004754:	d010      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004756:	e018      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004758:	4b62      	ldr	r3, [pc, #392]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	4a61      	ldr	r2, [pc, #388]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800475e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004762:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004764:	e015      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3304      	adds	r3, #4
 800476a:	2100      	movs	r1, #0
 800476c:	4618      	mov	r0, r3
 800476e:	f000 fa73 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 8004772:	4603      	mov	r3, r0
 8004774:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004776:	e00c      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3320      	adds	r3, #32
 800477c:	2100      	movs	r1, #0
 800477e:	4618      	mov	r0, r3
 8004780:	f000 fb5e 	bl	8004e40 <RCCEx_PLLSAI2_Config>
 8004784:	4603      	mov	r3, r0
 8004786:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004788:	e003      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	74fb      	strb	r3, [r7, #19]
      break;
 800478e:	e000      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004790:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004792:	7cfb      	ldrb	r3, [r7, #19]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10b      	bne.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004798:	4b52      	ldr	r3, [pc, #328]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800479a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047a6:	494f      	ldr	r1, [pc, #316]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047ae:	e001      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b0:	7cfb      	ldrb	r3, [r7, #19]
 80047b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 80a0 	beq.w	8004902 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047c2:	2300      	movs	r3, #0
 80047c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047c6:	4b47      	ldr	r3, [pc, #284]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80047d2:	2301      	movs	r3, #1
 80047d4:	e000      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80047d6:	2300      	movs	r3, #0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00d      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047dc:	4b41      	ldr	r3, [pc, #260]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e0:	4a40      	ldr	r2, [pc, #256]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e6:	6593      	str	r3, [r2, #88]	; 0x58
 80047e8:	4b3e      	ldr	r3, [pc, #248]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047f0:	60bb      	str	r3, [r7, #8]
 80047f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047f4:	2301      	movs	r3, #1
 80047f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047f8:	4b3b      	ldr	r3, [pc, #236]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a3a      	ldr	r2, [pc, #232]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004802:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004804:	f7fe f880 	bl	8002908 <HAL_GetTick>
 8004808:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800480a:	e009      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480c:	f7fe f87c 	bl	8002908 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d902      	bls.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	74fb      	strb	r3, [r7, #19]
        break;
 800481e:	e005      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004820:	4b31      	ldr	r3, [pc, #196]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0ef      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d15c      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004832:	4b2c      	ldr	r3, [pc, #176]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800483c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d01f      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	429a      	cmp	r2, r3
 800484e:	d019      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004850:	4b24      	ldr	r3, [pc, #144]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800485a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800485c:	4b21      	ldr	r3, [pc, #132]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800485e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004862:	4a20      	ldr	r2, [pc, #128]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004868:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800486c:	4b1d      	ldr	r3, [pc, #116]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800486e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004872:	4a1c      	ldr	r2, [pc, #112]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800487c:	4a19      	ldr	r2, [pc, #100]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d016      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488e:	f7fe f83b 	bl	8002908 <HAL_GetTick>
 8004892:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004894:	e00b      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004896:	f7fe f837 	bl	8002908 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d902      	bls.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	74fb      	strb	r3, [r7, #19]
            break;
 80048ac:	e006      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048ae:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0ec      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80048bc:	7cfb      	ldrb	r3, [r7, #19]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d10c      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048d2:	4904      	ldr	r1, [pc, #16]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80048da:	e009      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048dc:	7cfb      	ldrb	r3, [r7, #19]
 80048de:	74bb      	strb	r3, [r7, #18]
 80048e0:	e006      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80048e2:	bf00      	nop
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	7cfb      	ldrb	r3, [r7, #19]
 80048ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048f0:	7c7b      	ldrb	r3, [r7, #17]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d105      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048f6:	4b9e      	ldr	r3, [pc, #632]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fa:	4a9d      	ldr	r2, [pc, #628]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004900:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00a      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800490e:	4b98      	ldr	r3, [pc, #608]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004914:	f023 0203 	bic.w	r2, r3, #3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491c:	4994      	ldr	r1, [pc, #592]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004930:	4b8f      	ldr	r3, [pc, #572]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004936:	f023 020c 	bic.w	r2, r3, #12
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493e:	498c      	ldr	r1, [pc, #560]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004940:	4313      	orrs	r3, r2
 8004942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004952:	4b87      	ldr	r3, [pc, #540]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	4983      	ldr	r1, [pc, #524]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004962:	4313      	orrs	r3, r2
 8004964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004974:	4b7e      	ldr	r3, [pc, #504]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004982:	497b      	ldr	r1, [pc, #492]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004996:	4b76      	ldr	r3, [pc, #472]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049a4:	4972      	ldr	r1, [pc, #456]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049b8:	4b6d      	ldr	r3, [pc, #436]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049c6:	496a      	ldr	r1, [pc, #424]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049da:	4b65      	ldr	r3, [pc, #404]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e8:	4961      	ldr	r1, [pc, #388]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049fc:	4b5c      	ldr	r3, [pc, #368]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a0a:	4959      	ldr	r1, [pc, #356]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a1e:	4b54      	ldr	r3, [pc, #336]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a2c:	4950      	ldr	r1, [pc, #320]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a40:	4b4b      	ldr	r3, [pc, #300]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4e:	4948      	ldr	r1, [pc, #288]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a62:	4b43      	ldr	r3, [pc, #268]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a70:	493f      	ldr	r1, [pc, #252]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d028      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a84:	4b3a      	ldr	r3, [pc, #232]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a92:	4937      	ldr	r1, [pc, #220]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aa2:	d106      	bne.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa4:	4b32      	ldr	r3, [pc, #200]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	4a31      	ldr	r2, [pc, #196]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aae:	60d3      	str	r3, [r2, #12]
 8004ab0:	e011      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ab6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aba:	d10c      	bne.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	3304      	adds	r3, #4
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 f8c8 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004acc:	7cfb      	ldrb	r3, [r7, #19]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004ad2:	7cfb      	ldrb	r3, [r7, #19]
 8004ad4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d028      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ae2:	4b23      	ldr	r3, [pc, #140]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af0:	491f      	ldr	r1, [pc, #124]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b00:	d106      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b02:	4b1b      	ldr	r3, [pc, #108]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	4a1a      	ldr	r2, [pc, #104]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b0c:	60d3      	str	r3, [r2, #12]
 8004b0e:	e011      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	2101      	movs	r1, #1
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 f899 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b2a:	7cfb      	ldrb	r3, [r7, #19]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b30:	7cfb      	ldrb	r3, [r7, #19]
 8004b32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d02b      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b4e:	4908      	ldr	r1, [pc, #32]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b5e:	d109      	bne.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b60:	4b03      	ldr	r3, [pc, #12]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	4a02      	ldr	r2, [pc, #8]	; (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b6a:	60d3      	str	r3, [r2, #12]
 8004b6c:	e014      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b6e:	bf00      	nop
 8004b70:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b7c:	d10c      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3304      	adds	r3, #4
 8004b82:	2101      	movs	r1, #1
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f867 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b8e:	7cfb      	ldrb	r3, [r7, #19]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b94:	7cfb      	ldrb	r3, [r7, #19]
 8004b96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d02f      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ba4:	4b2b      	ldr	r3, [pc, #172]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004baa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bb2:	4928      	ldr	r1, [pc, #160]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bc2:	d10d      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3304      	adds	r3, #4
 8004bc8:	2102      	movs	r1, #2
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 f844 	bl	8004c58 <RCCEx_PLLSAI1_Config>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bd4:	7cfb      	ldrb	r3, [r7, #19]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d014      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004bda:	7cfb      	ldrb	r3, [r7, #19]
 8004bdc:	74bb      	strb	r3, [r7, #18]
 8004bde:	e011      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004be4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004be8:	d10c      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3320      	adds	r3, #32
 8004bee:	2102      	movs	r1, #2
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 f925 	bl	8004e40 <RCCEx_PLLSAI2_Config>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bfa:	7cfb      	ldrb	r3, [r7, #19]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c00:	7cfb      	ldrb	r3, [r7, #19]
 8004c02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c10:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c1e:	490d      	ldr	r1, [pc, #52]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c32:	4b08      	ldr	r3, [pc, #32]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c42:	4904      	ldr	r1, [pc, #16]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40021000 	.word	0x40021000

08004c58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c66:	4b75      	ldr	r3, [pc, #468]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d018      	beq.n	8004ca4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c72:	4b72      	ldr	r3, [pc, #456]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f003 0203 	and.w	r2, r3, #3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d10d      	bne.n	8004c9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
       ||
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d009      	beq.n	8004c9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c8a:	4b6c      	ldr	r3, [pc, #432]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	091b      	lsrs	r3, r3, #4
 8004c90:	f003 0307 	and.w	r3, r3, #7
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
       ||
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d047      	beq.n	8004d2e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	73fb      	strb	r3, [r7, #15]
 8004ca2:	e044      	b.n	8004d2e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b03      	cmp	r3, #3
 8004caa:	d018      	beq.n	8004cde <RCCEx_PLLSAI1_Config+0x86>
 8004cac:	2b03      	cmp	r3, #3
 8004cae:	d825      	bhi.n	8004cfc <RCCEx_PLLSAI1_Config+0xa4>
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d002      	beq.n	8004cba <RCCEx_PLLSAI1_Config+0x62>
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d009      	beq.n	8004ccc <RCCEx_PLLSAI1_Config+0x74>
 8004cb8:	e020      	b.n	8004cfc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cba:	4b60      	ldr	r3, [pc, #384]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d11d      	bne.n	8004d02 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cca:	e01a      	b.n	8004d02 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ccc:	4b5b      	ldr	r3, [pc, #364]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d116      	bne.n	8004d06 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cdc:	e013      	b.n	8004d06 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cde:	4b57      	ldr	r3, [pc, #348]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10f      	bne.n	8004d0a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cea:	4b54      	ldr	r3, [pc, #336]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d109      	bne.n	8004d0a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cfa:	e006      	b.n	8004d0a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8004d00:	e004      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d02:	bf00      	nop
 8004d04:	e002      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d06:	bf00      	nop
 8004d08:	e000      	b.n	8004d0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d0c:	7bfb      	ldrb	r3, [r7, #15]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10d      	bne.n	8004d2e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d12:	4b4a      	ldr	r3, [pc, #296]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6819      	ldr	r1, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	3b01      	subs	r3, #1
 8004d24:	011b      	lsls	r3, r3, #4
 8004d26:	430b      	orrs	r3, r1
 8004d28:	4944      	ldr	r1, [pc, #272]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d17d      	bne.n	8004e30 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d34:	4b41      	ldr	r3, [pc, #260]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a40      	ldr	r2, [pc, #256]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d40:	f7fd fde2 	bl	8002908 <HAL_GetTick>
 8004d44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d46:	e009      	b.n	8004d5c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d48:	f7fd fdde 	bl	8002908 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d902      	bls.n	8004d5c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	73fb      	strb	r3, [r7, #15]
        break;
 8004d5a:	e005      	b.n	8004d68 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d5c:	4b37      	ldr	r3, [pc, #220]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1ef      	bne.n	8004d48 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d160      	bne.n	8004e30 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d111      	bne.n	8004d98 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d74:	4b31      	ldr	r3, [pc, #196]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6892      	ldr	r2, [r2, #8]
 8004d84:	0211      	lsls	r1, r2, #8
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	68d2      	ldr	r2, [r2, #12]
 8004d8a:	0912      	lsrs	r2, r2, #4
 8004d8c:	0452      	lsls	r2, r2, #17
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	492a      	ldr	r1, [pc, #168]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	610b      	str	r3, [r1, #16]
 8004d96:	e027      	b.n	8004de8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d112      	bne.n	8004dc4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d9e:	4b27      	ldr	r3, [pc, #156]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004da6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6892      	ldr	r2, [r2, #8]
 8004dae:	0211      	lsls	r1, r2, #8
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6912      	ldr	r2, [r2, #16]
 8004db4:	0852      	lsrs	r2, r2, #1
 8004db6:	3a01      	subs	r2, #1
 8004db8:	0552      	lsls	r2, r2, #21
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	491f      	ldr	r1, [pc, #124]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	610b      	str	r3, [r1, #16]
 8004dc2:	e011      	b.n	8004de8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dc4:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004dcc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6892      	ldr	r2, [r2, #8]
 8004dd4:	0211      	lsls	r1, r2, #8
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6952      	ldr	r2, [r2, #20]
 8004dda:	0852      	lsrs	r2, r2, #1
 8004ddc:	3a01      	subs	r2, #1
 8004dde:	0652      	lsls	r2, r2, #25
 8004de0:	430a      	orrs	r2, r1
 8004de2:	4916      	ldr	r1, [pc, #88]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004de8:	4b14      	ldr	r3, [pc, #80]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a13      	ldr	r2, [pc, #76]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004df2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df4:	f7fd fd88 	bl	8002908 <HAL_GetTick>
 8004df8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dfa:	e009      	b.n	8004e10 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dfc:	f7fd fd84 	bl	8002908 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d902      	bls.n	8004e10 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e0e:	e005      	b.n	8004e1c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e10:	4b0a      	ldr	r3, [pc, #40]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ef      	beq.n	8004dfc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d106      	bne.n	8004e30 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e22:	4b06      	ldr	r3, [pc, #24]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e24:	691a      	ldr	r2, [r3, #16]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	4904      	ldr	r1, [pc, #16]	; (8004e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40021000 	.word	0x40021000

08004e40 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e4e:	4b6a      	ldr	r3, [pc, #424]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d018      	beq.n	8004e8c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e5a:	4b67      	ldr	r3, [pc, #412]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f003 0203 	and.w	r2, r3, #3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d10d      	bne.n	8004e86 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d009      	beq.n	8004e86 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e72:	4b61      	ldr	r3, [pc, #388]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	091b      	lsrs	r3, r3, #4
 8004e78:	f003 0307 	and.w	r3, r3, #7
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
       ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d047      	beq.n	8004f16 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	73fb      	strb	r3, [r7, #15]
 8004e8a:	e044      	b.n	8004f16 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d018      	beq.n	8004ec6 <RCCEx_PLLSAI2_Config+0x86>
 8004e94:	2b03      	cmp	r3, #3
 8004e96:	d825      	bhi.n	8004ee4 <RCCEx_PLLSAI2_Config+0xa4>
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d002      	beq.n	8004ea2 <RCCEx_PLLSAI2_Config+0x62>
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d009      	beq.n	8004eb4 <RCCEx_PLLSAI2_Config+0x74>
 8004ea0:	e020      	b.n	8004ee4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ea2:	4b55      	ldr	r3, [pc, #340]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d11d      	bne.n	8004eea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004eb2:	e01a      	b.n	8004eea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004eb4:	4b50      	ldr	r3, [pc, #320]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d116      	bne.n	8004eee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ec4:	e013      	b.n	8004eee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ec6:	4b4c      	ldr	r3, [pc, #304]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10f      	bne.n	8004ef2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ed2:	4b49      	ldr	r3, [pc, #292]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ee2:	e006      	b.n	8004ef2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ee8:	e004      	b.n	8004ef4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004eea:	bf00      	nop
 8004eec:	e002      	b.n	8004ef4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004eee:	bf00      	nop
 8004ef0:	e000      	b.n	8004ef4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ef2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10d      	bne.n	8004f16 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004efa:	4b3f      	ldr	r3, [pc, #252]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6819      	ldr	r1, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	430b      	orrs	r3, r1
 8004f10:	4939      	ldr	r1, [pc, #228]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d167      	bne.n	8004fec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f1c:	4b36      	ldr	r3, [pc, #216]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a35      	ldr	r2, [pc, #212]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f28:	f7fd fcee 	bl	8002908 <HAL_GetTick>
 8004f2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f2e:	e009      	b.n	8004f44 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f30:	f7fd fcea 	bl	8002908 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d902      	bls.n	8004f44 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	73fb      	strb	r3, [r7, #15]
        break;
 8004f42:	e005      	b.n	8004f50 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f44:	4b2c      	ldr	r3, [pc, #176]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1ef      	bne.n	8004f30 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f50:	7bfb      	ldrb	r3, [r7, #15]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d14a      	bne.n	8004fec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d111      	bne.n	8004f80 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f5c:	4b26      	ldr	r3, [pc, #152]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6892      	ldr	r2, [r2, #8]
 8004f6c:	0211      	lsls	r1, r2, #8
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	68d2      	ldr	r2, [r2, #12]
 8004f72:	0912      	lsrs	r2, r2, #4
 8004f74:	0452      	lsls	r2, r2, #17
 8004f76:	430a      	orrs	r2, r1
 8004f78:	491f      	ldr	r1, [pc, #124]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	614b      	str	r3, [r1, #20]
 8004f7e:	e011      	b.n	8004fa4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f80:	4b1d      	ldr	r3, [pc, #116]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6892      	ldr	r2, [r2, #8]
 8004f90:	0211      	lsls	r1, r2, #8
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6912      	ldr	r2, [r2, #16]
 8004f96:	0852      	lsrs	r2, r2, #1
 8004f98:	3a01      	subs	r2, #1
 8004f9a:	0652      	lsls	r2, r2, #25
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	4916      	ldr	r1, [pc, #88]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004fa4:	4b14      	ldr	r3, [pc, #80]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a13      	ldr	r2, [pc, #76]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb0:	f7fd fcaa 	bl	8002908 <HAL_GetTick>
 8004fb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fb6:	e009      	b.n	8004fcc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fb8:	f7fd fca6 	bl	8002908 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d902      	bls.n	8004fcc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	73fb      	strb	r3, [r7, #15]
          break;
 8004fca:	e005      	b.n	8004fd8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d0ef      	beq.n	8004fb8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004fde:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe0:	695a      	ldr	r2, [r3, #20]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	4904      	ldr	r1, [pc, #16]	; (8004ff8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40021000 	.word	0x40021000

08004ffc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e095      	b.n	800513a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	2b00      	cmp	r3, #0
 8005014:	d108      	bne.n	8005028 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800501e:	d009      	beq.n	8005034 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	61da      	str	r2, [r3, #28]
 8005026:	e005      	b.n	8005034 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fc fd0a 	bl	8001a68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800506a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005074:	d902      	bls.n	800507c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005076:	2300      	movs	r3, #0
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	e002      	b.n	8005082 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800507c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005080:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800508a:	d007      	beq.n	800509c <HAL_SPI_Init+0xa0>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005094:	d002      	beq.n	800509c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	431a      	orrs	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050de:	ea42 0103 	orr.w	r1, r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	0c1b      	lsrs	r3, r3, #16
 80050f8:	f003 0204 	and.w	r2, r3, #4
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005118:	ea42 0103 	orr.w	r1, r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b08a      	sub	sp, #40	; 0x28
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	607a      	str	r2, [r7, #4]
 800514e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005150:	2301      	movs	r3, #1
 8005152:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005154:	2300      	movs	r3, #0
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x26>
 8005164:	2302      	movs	r3, #2
 8005166:	e1fb      	b.n	8005560 <HAL_SPI_TransmitReceive+0x41e>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005170:	f7fd fbca 	bl	8002908 <HAL_GetTick>
 8005174:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800517c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005184:	887b      	ldrh	r3, [r7, #2]
 8005186:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005188:	887b      	ldrh	r3, [r7, #2]
 800518a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800518c:	7efb      	ldrb	r3, [r7, #27]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d00e      	beq.n	80051b0 <HAL_SPI_TransmitReceive+0x6e>
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005198:	d106      	bne.n	80051a8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d102      	bne.n	80051a8 <HAL_SPI_TransmitReceive+0x66>
 80051a2:	7efb      	ldrb	r3, [r7, #27]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d003      	beq.n	80051b0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80051a8:	2302      	movs	r3, #2
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80051ae:	e1cd      	b.n	800554c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0x80>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0x80>
 80051bc:	887b      	ldrh	r3, [r7, #2]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d103      	bne.n	80051ca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80051c8:	e1c0      	b.n	800554c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	d003      	beq.n	80051de <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2205      	movs	r2, #5
 80051da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	887a      	ldrh	r2, [r7, #2]
 80051ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	887a      	ldrh	r2, [r7, #2]
 80051f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	68ba      	ldr	r2, [r7, #8]
 80051fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	887a      	ldrh	r2, [r7, #2]
 8005204:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	887a      	ldrh	r2, [r7, #2]
 800520a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005220:	d802      	bhi.n	8005228 <HAL_SPI_TransmitReceive+0xe6>
 8005222:	8a3b      	ldrh	r3, [r7, #16]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d908      	bls.n	800523a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005236:	605a      	str	r2, [r3, #4]
 8005238:	e007      	b.n	800524a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005248:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005254:	2b40      	cmp	r3, #64	; 0x40
 8005256:	d007      	beq.n	8005268 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005266:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005270:	d97c      	bls.n	800536c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d002      	beq.n	8005280 <HAL_SPI_TransmitReceive+0x13e>
 800527a:	8a7b      	ldrh	r3, [r7, #18]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d169      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005284:	881a      	ldrh	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005290:	1c9a      	adds	r2, r3, #2
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800529a:	b29b      	uxth	r3, r3
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a4:	e056      	b.n	8005354 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d11b      	bne.n	80052ec <HAL_SPI_TransmitReceive+0x1aa>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d016      	beq.n	80052ec <HAL_SPI_TransmitReceive+0x1aa>
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d113      	bne.n	80052ec <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c8:	881a      	ldrh	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d4:	1c9a      	adds	r2, r3, #2
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d11c      	bne.n	8005334 <HAL_SPI_TransmitReceive+0x1f2>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d016      	beq.n	8005334 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68da      	ldr	r2, [r3, #12]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005310:	b292      	uxth	r2, r2
 8005312:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	1c9a      	adds	r2, r3, #2
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005330:	2301      	movs	r3, #1
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005334:	f7fd fae8 	bl	8002908 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005340:	429a      	cmp	r2, r3
 8005342:	d807      	bhi.n	8005354 <HAL_SPI_TransmitReceive+0x212>
 8005344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534a:	d003      	beq.n	8005354 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005352:	e0fb      	b.n	800554c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005358:	b29b      	uxth	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1a3      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x164>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005364:	b29b      	uxth	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d19d      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x164>
 800536a:	e0df      	b.n	800552c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <HAL_SPI_TransmitReceive+0x23a>
 8005374:	8a7b      	ldrh	r3, [r7, #18]
 8005376:	2b01      	cmp	r3, #1
 8005378:	f040 80cb 	bne.w	8005512 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b01      	cmp	r3, #1
 8005384:	d912      	bls.n	80053ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538a:	881a      	ldrh	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005396:	1c9a      	adds	r2, r3, #2
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b02      	subs	r3, #2
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053aa:	e0b2      	b.n	8005512 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	330c      	adds	r3, #12
 80053b6:	7812      	ldrb	r2, [r2, #0]
 80053b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053d2:	e09e      	b.n	8005512 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d134      	bne.n	800544c <HAL_SPI_TransmitReceive+0x30a>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d02f      	beq.n	800544c <HAL_SPI_TransmitReceive+0x30a>
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d12c      	bne.n	800544c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d912      	bls.n	8005422 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005400:	881a      	ldrh	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540c:	1c9a      	adds	r2, r3, #2
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005416:	b29b      	uxth	r3, r3
 8005418:	3b02      	subs	r3, #2
 800541a:	b29a      	uxth	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005420:	e012      	b.n	8005448 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	330c      	adds	r3, #12
 800542c:	7812      	ldrb	r2, [r2, #0]
 800542e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800543e:	b29b      	uxth	r3, r3
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b01      	cmp	r3, #1
 8005458:	d148      	bne.n	80054ec <HAL_SPI_TransmitReceive+0x3aa>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005460:	b29b      	uxth	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d042      	beq.n	80054ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800546c:	b29b      	uxth	r3, r3
 800546e:	2b01      	cmp	r3, #1
 8005470:	d923      	bls.n	80054ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547c:	b292      	uxth	r2, r2
 800547e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005484:	1c9a      	adds	r2, r3, #2
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005490:	b29b      	uxth	r3, r3
 8005492:	3b02      	subs	r3, #2
 8005494:	b29a      	uxth	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d81f      	bhi.n	80054e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054b6:	605a      	str	r2, [r3, #4]
 80054b8:	e016      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f103 020c 	add.w	r2, r3, #12
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c6:	7812      	ldrb	r2, [r2, #0]
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054dc:	b29b      	uxth	r3, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054e8:	2301      	movs	r3, #1
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80054ec:	f7fd fa0c 	bl	8002908 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d803      	bhi.n	8005504 <HAL_SPI_TransmitReceive+0x3c2>
 80054fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d102      	bne.n	800550a <HAL_SPI_TransmitReceive+0x3c8>
 8005504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005510:	e01c      	b.n	800554c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005516:	b29b      	uxth	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	f47f af5b 	bne.w	80053d4 <HAL_SPI_TransmitReceive+0x292>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	f47f af54 	bne.w	80053d4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800552c:	69fa      	ldr	r2, [r7, #28]
 800552e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f000 f933 	bl	800579c <SPI_EndRxTxTransaction>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d006      	beq.n	800554a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2220      	movs	r2, #32
 8005546:	661a      	str	r2, [r3, #96]	; 0x60
 8005548:	e000      	b.n	800554c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800554a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800555c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005560:	4618      	mov	r0, r3
 8005562:	3728      	adds	r7, #40	; 0x28
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b088      	sub	sp, #32
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	603b      	str	r3, [r7, #0]
 8005574:	4613      	mov	r3, r2
 8005576:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005578:	f7fd f9c6 	bl	8002908 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005580:	1a9b      	subs	r3, r3, r2
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	4413      	add	r3, r2
 8005586:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005588:	f7fd f9be 	bl	8002908 <HAL_GetTick>
 800558c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800558e:	4b39      	ldr	r3, [pc, #228]	; (8005674 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	015b      	lsls	r3, r3, #5
 8005594:	0d1b      	lsrs	r3, r3, #20
 8005596:	69fa      	ldr	r2, [r7, #28]
 8005598:	fb02 f303 	mul.w	r3, r2, r3
 800559c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800559e:	e054      	b.n	800564a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a6:	d050      	beq.n	800564a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055a8:	f7fd f9ae 	bl	8002908 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	69fa      	ldr	r2, [r7, #28]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d902      	bls.n	80055be <SPI_WaitFlagStateUntilTimeout+0x56>
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d13d      	bne.n	800563a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055d6:	d111      	bne.n	80055fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055e0:	d004      	beq.n	80055ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055ea:	d107      	bne.n	80055fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005604:	d10f      	bne.n	8005626 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005624:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e017      	b.n	800566a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	3b01      	subs	r3, #1
 8005648:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	689a      	ldr	r2, [r3, #8]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4013      	ands	r3, r2
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	429a      	cmp	r2, r3
 8005658:	bf0c      	ite	eq
 800565a:	2301      	moveq	r3, #1
 800565c:	2300      	movne	r3, #0
 800565e:	b2db      	uxtb	r3, r3
 8005660:	461a      	mov	r2, r3
 8005662:	79fb      	ldrb	r3, [r7, #7]
 8005664:	429a      	cmp	r2, r3
 8005666:	d19b      	bne.n	80055a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	20000004 	.word	0x20000004

08005678 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b088      	sub	sp, #32
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005686:	f7fd f93f 	bl	8002908 <HAL_GetTick>
 800568a:	4602      	mov	r2, r0
 800568c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568e:	1a9b      	subs	r3, r3, r2
 8005690:	683a      	ldr	r2, [r7, #0]
 8005692:	4413      	add	r3, r2
 8005694:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005696:	f7fd f937 	bl	8002908 <HAL_GetTick>
 800569a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800569c:	4b3e      	ldr	r3, [pc, #248]	; (8005798 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	00da      	lsls	r2, r3, #3
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	0d1b      	lsrs	r3, r3, #20
 80056ac:	69fa      	ldr	r2, [r7, #28]
 80056ae:	fb02 f303 	mul.w	r3, r2, r3
 80056b2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80056b4:	e062      	b.n	800577c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80056bc:	d109      	bne.n	80056d2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	330c      	adds	r3, #12
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80056d0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d8:	d050      	beq.n	800577c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056da:	f7fd f915 	bl	8002908 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d902      	bls.n	80056f0 <SPI_WaitFifoStateUntilTimeout+0x78>
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d13d      	bne.n	800576c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005708:	d111      	bne.n	800572e <SPI_WaitFifoStateUntilTimeout+0xb6>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005712:	d004      	beq.n	800571e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800571c:	d107      	bne.n	800572e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800572c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005732:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005736:	d10f      	bne.n	8005758 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005756:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e010      	b.n	800578e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	3b01      	subs	r3, #1
 800577a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	4013      	ands	r3, r2
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d194      	bne.n	80056b6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3720      	adds	r7, #32
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20000004 	.word	0x20000004

0800579c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f7ff ff5f 	bl	8005678 <SPI_WaitFifoStateUntilTimeout>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057c4:	f043 0220 	orr.w	r2, r3, #32
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e027      	b.n	8005820 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2200      	movs	r2, #0
 80057d8:	2180      	movs	r1, #128	; 0x80
 80057da:	68f8      	ldr	r0, [r7, #12]
 80057dc:	f7ff fec4 	bl	8005568 <SPI_WaitFlagStateUntilTimeout>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d007      	beq.n	80057f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ea:	f043 0220 	orr.w	r2, r3, #32
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e014      	b.n	8005820 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f7ff ff38 	bl	8005678 <SPI_WaitFifoStateUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d007      	beq.n	800581e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005812:	f043 0220 	orr.w	r2, r3, #32
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e000      	b.n	8005820 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e049      	b.n	80058ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d106      	bne.n	8005854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f841 	bl	80058d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3304      	adds	r3, #4
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f000 f9f8 	bl	8005c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3708      	adds	r7, #8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80058d6:	b480      	push	{r7}
 80058d8:	b083      	sub	sp, #12
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
	...

080058ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d001      	beq.n	8005904 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e04f      	b.n	80059a4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f042 0201 	orr.w	r2, r2, #1
 800591a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a23      	ldr	r2, [pc, #140]	; (80059b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d01d      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592e:	d018      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a1f      	ldr	r2, [pc, #124]	; (80059b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d013      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d00e      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <HAL_TIM_Base_Start_IT+0xd0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d009      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a1b      	ldr	r2, [pc, #108]	; (80059c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d004      	beq.n	8005962 <HAL_TIM_Base_Start_IT+0x76>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a19      	ldr	r2, [pc, #100]	; (80059c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d115      	bne.n	800598e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689a      	ldr	r2, [r3, #8]
 8005968:	4b17      	ldr	r3, [pc, #92]	; (80059c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800596a:	4013      	ands	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2b06      	cmp	r3, #6
 8005972:	d015      	beq.n	80059a0 <HAL_TIM_Base_Start_IT+0xb4>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800597a:	d011      	beq.n	80059a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0201 	orr.w	r2, r2, #1
 800598a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598c:	e008      	b.n	80059a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f042 0201 	orr.w	r2, r2, #1
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	e000      	b.n	80059a2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3714      	adds	r7, #20
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	40012c00 	.word	0x40012c00
 80059b4:	40000400 	.word	0x40000400
 80059b8:	40000800 	.word	0x40000800
 80059bc:	40000c00 	.word	0x40000c00
 80059c0:	40013400 	.word	0x40013400
 80059c4:	40014000 	.word	0x40014000
 80059c8:	00010007 	.word	0x00010007

080059cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d122      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d11b      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f06f 0202 	mvn.w	r2, #2
 80059f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	f003 0303 	and.w	r3, r3, #3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f905 	bl	8005c1e <HAL_TIM_IC_CaptureCallback>
 8005a14:	e005      	b.n	8005a22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f8f7 	bl	8005c0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f908 	bl	8005c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	f003 0304 	and.w	r3, r3, #4
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d122      	bne.n	8005a7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0304 	and.w	r3, r3, #4
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d11b      	bne.n	8005a7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0204 	mvn.w	r2, #4
 8005a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2202      	movs	r2, #2
 8005a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d003      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f8db 	bl	8005c1e <HAL_TIM_IC_CaptureCallback>
 8005a68:	e005      	b.n	8005a76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f8cd 	bl	8005c0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f8de 	bl	8005c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	f003 0308 	and.w	r3, r3, #8
 8005a86:	2b08      	cmp	r3, #8
 8005a88:	d122      	bne.n	8005ad0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d11b      	bne.n	8005ad0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f06f 0208 	mvn.w	r2, #8
 8005aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2204      	movs	r2, #4
 8005aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	f003 0303 	and.w	r3, r3, #3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f8b1 	bl	8005c1e <HAL_TIM_IC_CaptureCallback>
 8005abc:	e005      	b.n	8005aca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f8a3 	bl	8005c0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f8b4 	bl	8005c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	f003 0310 	and.w	r3, r3, #16
 8005ada:	2b10      	cmp	r3, #16
 8005adc:	d122      	bne.n	8005b24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b10      	cmp	r3, #16
 8005aea:	d11b      	bne.n	8005b24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f06f 0210 	mvn.w	r2, #16
 8005af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2208      	movs	r2, #8
 8005afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f887 	bl	8005c1e <HAL_TIM_IC_CaptureCallback>
 8005b10:	e005      	b.n	8005b1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f879 	bl	8005c0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f88a 	bl	8005c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d10e      	bne.n	8005b50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d107      	bne.n	8005b50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f06f 0201 	mvn.w	r2, #1
 8005b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f7fb ff4c 	bl	80019e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b5a:	2b80      	cmp	r3, #128	; 0x80
 8005b5c:	d10e      	bne.n	8005b7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b68:	2b80      	cmp	r3, #128	; 0x80
 8005b6a:	d107      	bne.n	8005b7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f914 	bl	8005da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b8a:	d10e      	bne.n	8005baa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b96:	2b80      	cmp	r3, #128	; 0x80
 8005b98:	d107      	bne.n	8005baa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005ba2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 f907 	bl	8005db8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb4:	2b40      	cmp	r3, #64	; 0x40
 8005bb6:	d10e      	bne.n	8005bd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc2:	2b40      	cmp	r3, #64	; 0x40
 8005bc4:	d107      	bne.n	8005bd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f838 	bl	8005c46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	f003 0320 	and.w	r3, r3, #32
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d10e      	bne.n	8005c02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f003 0320 	and.w	r3, r3, #32
 8005bee:	2b20      	cmp	r3, #32
 8005bf0:	d107      	bne.n	8005c02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f06f 0220 	mvn.w	r2, #32
 8005bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 f8c7 	bl	8005d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c02:	bf00      	nop
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	b083      	sub	sp, #12
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c12:	bf00      	nop
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b083      	sub	sp, #12
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b083      	sub	sp, #12
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c3a:	bf00      	nop
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b083      	sub	sp, #12
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c4e:	bf00      	nop
 8005c50:	370c      	adds	r7, #12
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
	...

08005c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a40      	ldr	r2, [pc, #256]	; (8005d70 <TIM_Base_SetConfig+0x114>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d013      	beq.n	8005c9c <TIM_Base_SetConfig+0x40>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c7a:	d00f      	beq.n	8005c9c <TIM_Base_SetConfig+0x40>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a3d      	ldr	r2, [pc, #244]	; (8005d74 <TIM_Base_SetConfig+0x118>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00b      	beq.n	8005c9c <TIM_Base_SetConfig+0x40>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a3c      	ldr	r2, [pc, #240]	; (8005d78 <TIM_Base_SetConfig+0x11c>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d007      	beq.n	8005c9c <TIM_Base_SetConfig+0x40>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a3b      	ldr	r2, [pc, #236]	; (8005d7c <TIM_Base_SetConfig+0x120>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d003      	beq.n	8005c9c <TIM_Base_SetConfig+0x40>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a3a      	ldr	r2, [pc, #232]	; (8005d80 <TIM_Base_SetConfig+0x124>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d108      	bne.n	8005cae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a2f      	ldr	r2, [pc, #188]	; (8005d70 <TIM_Base_SetConfig+0x114>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01f      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cbc:	d01b      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a2c      	ldr	r2, [pc, #176]	; (8005d74 <TIM_Base_SetConfig+0x118>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d017      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a2b      	ldr	r2, [pc, #172]	; (8005d78 <TIM_Base_SetConfig+0x11c>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d013      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a2a      	ldr	r2, [pc, #168]	; (8005d7c <TIM_Base_SetConfig+0x120>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d00f      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a29      	ldr	r2, [pc, #164]	; (8005d80 <TIM_Base_SetConfig+0x124>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00b      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a28      	ldr	r2, [pc, #160]	; (8005d84 <TIM_Base_SetConfig+0x128>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d007      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a27      	ldr	r2, [pc, #156]	; (8005d88 <TIM_Base_SetConfig+0x12c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d003      	beq.n	8005cf6 <TIM_Base_SetConfig+0x9a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a26      	ldr	r2, [pc, #152]	; (8005d8c <TIM_Base_SetConfig+0x130>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d108      	bne.n	8005d08 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a10      	ldr	r2, [pc, #64]	; (8005d70 <TIM_Base_SetConfig+0x114>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d00f      	beq.n	8005d54 <TIM_Base_SetConfig+0xf8>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a12      	ldr	r2, [pc, #72]	; (8005d80 <TIM_Base_SetConfig+0x124>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d00b      	beq.n	8005d54 <TIM_Base_SetConfig+0xf8>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a11      	ldr	r2, [pc, #68]	; (8005d84 <TIM_Base_SetConfig+0x128>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d007      	beq.n	8005d54 <TIM_Base_SetConfig+0xf8>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a10      	ldr	r2, [pc, #64]	; (8005d88 <TIM_Base_SetConfig+0x12c>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d003      	beq.n	8005d54 <TIM_Base_SetConfig+0xf8>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a0f      	ldr	r2, [pc, #60]	; (8005d8c <TIM_Base_SetConfig+0x130>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d103      	bne.n	8005d5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	691a      	ldr	r2, [r3, #16]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	615a      	str	r2, [r3, #20]
}
 8005d62:	bf00      	nop
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40012c00 	.word	0x40012c00
 8005d74:	40000400 	.word	0x40000400
 8005d78:	40000800 	.word	0x40000800
 8005d7c:	40000c00 	.word	0x40000c00
 8005d80:	40013400 	.word	0x40013400
 8005d84:	40014000 	.word	0x40014000
 8005d88:	40014400 	.word	0x40014400
 8005d8c:	40014800 	.word	0x40014800

08005d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e040      	b.n	8005e60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fb fe7c 	bl	8001aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2224      	movs	r2, #36	; 0x24
 8005df8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0201 	bic.w	r2, r2, #1
 8005e08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f8c0 	bl	8005f90 <UART_SetConfig>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d101      	bne.n	8005e1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e022      	b.n	8005e60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d002      	beq.n	8005e28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 fb3e 	bl	80064a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689a      	ldr	r2, [r3, #8]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0201 	orr.w	r2, r2, #1
 8005e56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 fbc5 	bl	80065e8 <UART_CheckIdleState>
 8005e5e:	4603      	mov	r3, r0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3708      	adds	r7, #8
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08a      	sub	sp, #40	; 0x28
 8005e6c:	af02      	add	r7, sp, #8
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	603b      	str	r3, [r7, #0]
 8005e74:	4613      	mov	r3, r2
 8005e76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e7c:	2b20      	cmp	r3, #32
 8005e7e:	f040 8082 	bne.w	8005f86 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <HAL_UART_Transmit+0x26>
 8005e88:	88fb      	ldrh	r3, [r7, #6]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e07a      	b.n	8005f88 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d101      	bne.n	8005ea0 <HAL_UART_Transmit+0x38>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	e073      	b.n	8005f88 <HAL_UART_Transmit+0x120>
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2221      	movs	r2, #33	; 0x21
 8005eb4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eb6:	f7fc fd27 	bl	8002908 <HAL_GetTick>
 8005eba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	88fa      	ldrh	r2, [r7, #6]
 8005ec0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	88fa      	ldrh	r2, [r7, #6]
 8005ec8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed4:	d108      	bne.n	8005ee8 <HAL_UART_Transmit+0x80>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	e003      	b.n	8005ef0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eec:	2300      	movs	r3, #0
 8005eee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005ef8:	e02d      	b.n	8005f56 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2200      	movs	r2, #0
 8005f02:	2180      	movs	r1, #128	; 0x80
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 fbb8 	bl	800667a <UART_WaitOnFlagUntilTimeout>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e039      	b.n	8005f88 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10b      	bne.n	8005f32 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	881a      	ldrh	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f26:	b292      	uxth	r2, r2
 8005f28:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	61bb      	str	r3, [r7, #24]
 8005f30:	e008      	b.n	8005f44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	b292      	uxth	r2, r2
 8005f3c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	3301      	adds	r3, #1
 8005f42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	b29a      	uxth	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1cb      	bne.n	8005efa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2140      	movs	r1, #64	; 0x40
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f000 fb84 	bl	800667a <UART_WaitOnFlagUntilTimeout>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d001      	beq.n	8005f7c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e005      	b.n	8005f88 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f82:	2300      	movs	r3, #0
 8005f84:	e000      	b.n	8005f88 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005f86:	2302      	movs	r3, #2
  }
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3720      	adds	r7, #32
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f90:	b5b0      	push	{r4, r5, r7, lr}
 8005f92:	b088      	sub	sp, #32
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69db      	ldr	r3, [r3, #28]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	4bad      	ldr	r3, [pc, #692]	; (8006270 <UART_SetConfig+0x2e0>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	6812      	ldr	r2, [r2, #0]
 8005fc2:	69f9      	ldr	r1, [r7, #28]
 8005fc4:	430b      	orrs	r3, r1
 8005fc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	68da      	ldr	r2, [r3, #12]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4aa2      	ldr	r2, [pc, #648]	; (8006274 <UART_SetConfig+0x2e4>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d004      	beq.n	8005ff8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	69fa      	ldr	r2, [r7, #28]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	69fa      	ldr	r2, [r7, #28]
 8006008:	430a      	orrs	r2, r1
 800600a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a99      	ldr	r2, [pc, #612]	; (8006278 <UART_SetConfig+0x2e8>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d121      	bne.n	800605a <UART_SetConfig+0xca>
 8006016:	4b99      	ldr	r3, [pc, #612]	; (800627c <UART_SetConfig+0x2ec>)
 8006018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800601c:	f003 0303 	and.w	r3, r3, #3
 8006020:	2b03      	cmp	r3, #3
 8006022:	d817      	bhi.n	8006054 <UART_SetConfig+0xc4>
 8006024:	a201      	add	r2, pc, #4	; (adr r2, 800602c <UART_SetConfig+0x9c>)
 8006026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602a:	bf00      	nop
 800602c:	0800603d 	.word	0x0800603d
 8006030:	08006049 	.word	0x08006049
 8006034:	08006043 	.word	0x08006043
 8006038:	0800604f 	.word	0x0800604f
 800603c:	2301      	movs	r3, #1
 800603e:	76fb      	strb	r3, [r7, #27]
 8006040:	e0e7      	b.n	8006212 <UART_SetConfig+0x282>
 8006042:	2302      	movs	r3, #2
 8006044:	76fb      	strb	r3, [r7, #27]
 8006046:	e0e4      	b.n	8006212 <UART_SetConfig+0x282>
 8006048:	2304      	movs	r3, #4
 800604a:	76fb      	strb	r3, [r7, #27]
 800604c:	e0e1      	b.n	8006212 <UART_SetConfig+0x282>
 800604e:	2308      	movs	r3, #8
 8006050:	76fb      	strb	r3, [r7, #27]
 8006052:	e0de      	b.n	8006212 <UART_SetConfig+0x282>
 8006054:	2310      	movs	r3, #16
 8006056:	76fb      	strb	r3, [r7, #27]
 8006058:	e0db      	b.n	8006212 <UART_SetConfig+0x282>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a88      	ldr	r2, [pc, #544]	; (8006280 <UART_SetConfig+0x2f0>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d132      	bne.n	80060ca <UART_SetConfig+0x13a>
 8006064:	4b85      	ldr	r3, [pc, #532]	; (800627c <UART_SetConfig+0x2ec>)
 8006066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800606a:	f003 030c 	and.w	r3, r3, #12
 800606e:	2b0c      	cmp	r3, #12
 8006070:	d828      	bhi.n	80060c4 <UART_SetConfig+0x134>
 8006072:	a201      	add	r2, pc, #4	; (adr r2, 8006078 <UART_SetConfig+0xe8>)
 8006074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006078:	080060ad 	.word	0x080060ad
 800607c:	080060c5 	.word	0x080060c5
 8006080:	080060c5 	.word	0x080060c5
 8006084:	080060c5 	.word	0x080060c5
 8006088:	080060b9 	.word	0x080060b9
 800608c:	080060c5 	.word	0x080060c5
 8006090:	080060c5 	.word	0x080060c5
 8006094:	080060c5 	.word	0x080060c5
 8006098:	080060b3 	.word	0x080060b3
 800609c:	080060c5 	.word	0x080060c5
 80060a0:	080060c5 	.word	0x080060c5
 80060a4:	080060c5 	.word	0x080060c5
 80060a8:	080060bf 	.word	0x080060bf
 80060ac:	2300      	movs	r3, #0
 80060ae:	76fb      	strb	r3, [r7, #27]
 80060b0:	e0af      	b.n	8006212 <UART_SetConfig+0x282>
 80060b2:	2302      	movs	r3, #2
 80060b4:	76fb      	strb	r3, [r7, #27]
 80060b6:	e0ac      	b.n	8006212 <UART_SetConfig+0x282>
 80060b8:	2304      	movs	r3, #4
 80060ba:	76fb      	strb	r3, [r7, #27]
 80060bc:	e0a9      	b.n	8006212 <UART_SetConfig+0x282>
 80060be:	2308      	movs	r3, #8
 80060c0:	76fb      	strb	r3, [r7, #27]
 80060c2:	e0a6      	b.n	8006212 <UART_SetConfig+0x282>
 80060c4:	2310      	movs	r3, #16
 80060c6:	76fb      	strb	r3, [r7, #27]
 80060c8:	e0a3      	b.n	8006212 <UART_SetConfig+0x282>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a6d      	ldr	r2, [pc, #436]	; (8006284 <UART_SetConfig+0x2f4>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d120      	bne.n	8006116 <UART_SetConfig+0x186>
 80060d4:	4b69      	ldr	r3, [pc, #420]	; (800627c <UART_SetConfig+0x2ec>)
 80060d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060de:	2b30      	cmp	r3, #48	; 0x30
 80060e0:	d013      	beq.n	800610a <UART_SetConfig+0x17a>
 80060e2:	2b30      	cmp	r3, #48	; 0x30
 80060e4:	d814      	bhi.n	8006110 <UART_SetConfig+0x180>
 80060e6:	2b20      	cmp	r3, #32
 80060e8:	d009      	beq.n	80060fe <UART_SetConfig+0x16e>
 80060ea:	2b20      	cmp	r3, #32
 80060ec:	d810      	bhi.n	8006110 <UART_SetConfig+0x180>
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d002      	beq.n	80060f8 <UART_SetConfig+0x168>
 80060f2:	2b10      	cmp	r3, #16
 80060f4:	d006      	beq.n	8006104 <UART_SetConfig+0x174>
 80060f6:	e00b      	b.n	8006110 <UART_SetConfig+0x180>
 80060f8:	2300      	movs	r3, #0
 80060fa:	76fb      	strb	r3, [r7, #27]
 80060fc:	e089      	b.n	8006212 <UART_SetConfig+0x282>
 80060fe:	2302      	movs	r3, #2
 8006100:	76fb      	strb	r3, [r7, #27]
 8006102:	e086      	b.n	8006212 <UART_SetConfig+0x282>
 8006104:	2304      	movs	r3, #4
 8006106:	76fb      	strb	r3, [r7, #27]
 8006108:	e083      	b.n	8006212 <UART_SetConfig+0x282>
 800610a:	2308      	movs	r3, #8
 800610c:	76fb      	strb	r3, [r7, #27]
 800610e:	e080      	b.n	8006212 <UART_SetConfig+0x282>
 8006110:	2310      	movs	r3, #16
 8006112:	76fb      	strb	r3, [r7, #27]
 8006114:	e07d      	b.n	8006212 <UART_SetConfig+0x282>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a5b      	ldr	r2, [pc, #364]	; (8006288 <UART_SetConfig+0x2f8>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d120      	bne.n	8006162 <UART_SetConfig+0x1d2>
 8006120:	4b56      	ldr	r3, [pc, #344]	; (800627c <UART_SetConfig+0x2ec>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006126:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800612a:	2bc0      	cmp	r3, #192	; 0xc0
 800612c:	d013      	beq.n	8006156 <UART_SetConfig+0x1c6>
 800612e:	2bc0      	cmp	r3, #192	; 0xc0
 8006130:	d814      	bhi.n	800615c <UART_SetConfig+0x1cc>
 8006132:	2b80      	cmp	r3, #128	; 0x80
 8006134:	d009      	beq.n	800614a <UART_SetConfig+0x1ba>
 8006136:	2b80      	cmp	r3, #128	; 0x80
 8006138:	d810      	bhi.n	800615c <UART_SetConfig+0x1cc>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d002      	beq.n	8006144 <UART_SetConfig+0x1b4>
 800613e:	2b40      	cmp	r3, #64	; 0x40
 8006140:	d006      	beq.n	8006150 <UART_SetConfig+0x1c0>
 8006142:	e00b      	b.n	800615c <UART_SetConfig+0x1cc>
 8006144:	2300      	movs	r3, #0
 8006146:	76fb      	strb	r3, [r7, #27]
 8006148:	e063      	b.n	8006212 <UART_SetConfig+0x282>
 800614a:	2302      	movs	r3, #2
 800614c:	76fb      	strb	r3, [r7, #27]
 800614e:	e060      	b.n	8006212 <UART_SetConfig+0x282>
 8006150:	2304      	movs	r3, #4
 8006152:	76fb      	strb	r3, [r7, #27]
 8006154:	e05d      	b.n	8006212 <UART_SetConfig+0x282>
 8006156:	2308      	movs	r3, #8
 8006158:	76fb      	strb	r3, [r7, #27]
 800615a:	e05a      	b.n	8006212 <UART_SetConfig+0x282>
 800615c:	2310      	movs	r3, #16
 800615e:	76fb      	strb	r3, [r7, #27]
 8006160:	e057      	b.n	8006212 <UART_SetConfig+0x282>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a49      	ldr	r2, [pc, #292]	; (800628c <UART_SetConfig+0x2fc>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d125      	bne.n	80061b8 <UART_SetConfig+0x228>
 800616c:	4b43      	ldr	r3, [pc, #268]	; (800627c <UART_SetConfig+0x2ec>)
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006176:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800617a:	d017      	beq.n	80061ac <UART_SetConfig+0x21c>
 800617c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006180:	d817      	bhi.n	80061b2 <UART_SetConfig+0x222>
 8006182:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006186:	d00b      	beq.n	80061a0 <UART_SetConfig+0x210>
 8006188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800618c:	d811      	bhi.n	80061b2 <UART_SetConfig+0x222>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <UART_SetConfig+0x20a>
 8006192:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006196:	d006      	beq.n	80061a6 <UART_SetConfig+0x216>
 8006198:	e00b      	b.n	80061b2 <UART_SetConfig+0x222>
 800619a:	2300      	movs	r3, #0
 800619c:	76fb      	strb	r3, [r7, #27]
 800619e:	e038      	b.n	8006212 <UART_SetConfig+0x282>
 80061a0:	2302      	movs	r3, #2
 80061a2:	76fb      	strb	r3, [r7, #27]
 80061a4:	e035      	b.n	8006212 <UART_SetConfig+0x282>
 80061a6:	2304      	movs	r3, #4
 80061a8:	76fb      	strb	r3, [r7, #27]
 80061aa:	e032      	b.n	8006212 <UART_SetConfig+0x282>
 80061ac:	2308      	movs	r3, #8
 80061ae:	76fb      	strb	r3, [r7, #27]
 80061b0:	e02f      	b.n	8006212 <UART_SetConfig+0x282>
 80061b2:	2310      	movs	r3, #16
 80061b4:	76fb      	strb	r3, [r7, #27]
 80061b6:	e02c      	b.n	8006212 <UART_SetConfig+0x282>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a2d      	ldr	r2, [pc, #180]	; (8006274 <UART_SetConfig+0x2e4>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d125      	bne.n	800620e <UART_SetConfig+0x27e>
 80061c2:	4b2e      	ldr	r3, [pc, #184]	; (800627c <UART_SetConfig+0x2ec>)
 80061c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061d0:	d017      	beq.n	8006202 <UART_SetConfig+0x272>
 80061d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061d6:	d817      	bhi.n	8006208 <UART_SetConfig+0x278>
 80061d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061dc:	d00b      	beq.n	80061f6 <UART_SetConfig+0x266>
 80061de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061e2:	d811      	bhi.n	8006208 <UART_SetConfig+0x278>
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <UART_SetConfig+0x260>
 80061e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ec:	d006      	beq.n	80061fc <UART_SetConfig+0x26c>
 80061ee:	e00b      	b.n	8006208 <UART_SetConfig+0x278>
 80061f0:	2300      	movs	r3, #0
 80061f2:	76fb      	strb	r3, [r7, #27]
 80061f4:	e00d      	b.n	8006212 <UART_SetConfig+0x282>
 80061f6:	2302      	movs	r3, #2
 80061f8:	76fb      	strb	r3, [r7, #27]
 80061fa:	e00a      	b.n	8006212 <UART_SetConfig+0x282>
 80061fc:	2304      	movs	r3, #4
 80061fe:	76fb      	strb	r3, [r7, #27]
 8006200:	e007      	b.n	8006212 <UART_SetConfig+0x282>
 8006202:	2308      	movs	r3, #8
 8006204:	76fb      	strb	r3, [r7, #27]
 8006206:	e004      	b.n	8006212 <UART_SetConfig+0x282>
 8006208:	2310      	movs	r3, #16
 800620a:	76fb      	strb	r3, [r7, #27]
 800620c:	e001      	b.n	8006212 <UART_SetConfig+0x282>
 800620e:	2310      	movs	r3, #16
 8006210:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a17      	ldr	r2, [pc, #92]	; (8006274 <UART_SetConfig+0x2e4>)
 8006218:	4293      	cmp	r3, r2
 800621a:	f040 8087 	bne.w	800632c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800621e:	7efb      	ldrb	r3, [r7, #27]
 8006220:	2b08      	cmp	r3, #8
 8006222:	d837      	bhi.n	8006294 <UART_SetConfig+0x304>
 8006224:	a201      	add	r2, pc, #4	; (adr r2, 800622c <UART_SetConfig+0x29c>)
 8006226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622a:	bf00      	nop
 800622c:	08006251 	.word	0x08006251
 8006230:	08006295 	.word	0x08006295
 8006234:	08006259 	.word	0x08006259
 8006238:	08006295 	.word	0x08006295
 800623c:	0800625f 	.word	0x0800625f
 8006240:	08006295 	.word	0x08006295
 8006244:	08006295 	.word	0x08006295
 8006248:	08006295 	.word	0x08006295
 800624c:	08006267 	.word	0x08006267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006250:	f7fe f95a 	bl	8004508 <HAL_RCC_GetPCLK1Freq>
 8006254:	6178      	str	r0, [r7, #20]
        break;
 8006256:	e022      	b.n	800629e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006258:	4b0d      	ldr	r3, [pc, #52]	; (8006290 <UART_SetConfig+0x300>)
 800625a:	617b      	str	r3, [r7, #20]
        break;
 800625c:	e01f      	b.n	800629e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800625e:	f7fe f8bb 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 8006262:	6178      	str	r0, [r7, #20]
        break;
 8006264:	e01b      	b.n	800629e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800626a:	617b      	str	r3, [r7, #20]
        break;
 800626c:	e017      	b.n	800629e <UART_SetConfig+0x30e>
 800626e:	bf00      	nop
 8006270:	efff69f3 	.word	0xefff69f3
 8006274:	40008000 	.word	0x40008000
 8006278:	40013800 	.word	0x40013800
 800627c:	40021000 	.word	0x40021000
 8006280:	40004400 	.word	0x40004400
 8006284:	40004800 	.word	0x40004800
 8006288:	40004c00 	.word	0x40004c00
 800628c:	40005000 	.word	0x40005000
 8006290:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006294:	2300      	movs	r3, #0
 8006296:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	76bb      	strb	r3, [r7, #26]
        break;
 800629c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 80f1 	beq.w	8006488 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	4613      	mov	r3, r2
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	4413      	add	r3, r2
 80062b0:	697a      	ldr	r2, [r7, #20]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d305      	bcc.n	80062c2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d902      	bls.n	80062c8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	76bb      	strb	r3, [r7, #26]
 80062c6:	e0df      	b.n	8006488 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f04f 0100 	mov.w	r1, #0
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	020b      	lsls	r3, r1, #8
 80062da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80062de:	0202      	lsls	r2, r0, #8
 80062e0:	6879      	ldr	r1, [r7, #4]
 80062e2:	6849      	ldr	r1, [r1, #4]
 80062e4:	0849      	lsrs	r1, r1, #1
 80062e6:	4608      	mov	r0, r1
 80062e8:	f04f 0100 	mov.w	r1, #0
 80062ec:	1814      	adds	r4, r2, r0
 80062ee:	eb43 0501 	adc.w	r5, r3, r1
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	461a      	mov	r2, r3
 80062f8:	f04f 0300 	mov.w	r3, #0
 80062fc:	4620      	mov	r0, r4
 80062fe:	4629      	mov	r1, r5
 8006300:	f7fa fc84 	bl	8000c0c <__aeabi_uldivmod>
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	4613      	mov	r3, r2
 800630a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006312:	d308      	bcc.n	8006326 <UART_SetConfig+0x396>
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800631a:	d204      	bcs.n	8006326 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	60da      	str	r2, [r3, #12]
 8006324:	e0b0      	b.n	8006488 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	76bb      	strb	r3, [r7, #26]
 800632a:	e0ad      	b.n	8006488 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	69db      	ldr	r3, [r3, #28]
 8006330:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006334:	d15c      	bne.n	80063f0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006336:	7efb      	ldrb	r3, [r7, #27]
 8006338:	2b08      	cmp	r3, #8
 800633a:	d828      	bhi.n	800638e <UART_SetConfig+0x3fe>
 800633c:	a201      	add	r2, pc, #4	; (adr r2, 8006344 <UART_SetConfig+0x3b4>)
 800633e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006342:	bf00      	nop
 8006344:	08006369 	.word	0x08006369
 8006348:	08006371 	.word	0x08006371
 800634c:	08006379 	.word	0x08006379
 8006350:	0800638f 	.word	0x0800638f
 8006354:	0800637f 	.word	0x0800637f
 8006358:	0800638f 	.word	0x0800638f
 800635c:	0800638f 	.word	0x0800638f
 8006360:	0800638f 	.word	0x0800638f
 8006364:	08006387 	.word	0x08006387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006368:	f7fe f8ce 	bl	8004508 <HAL_RCC_GetPCLK1Freq>
 800636c:	6178      	str	r0, [r7, #20]
        break;
 800636e:	e013      	b.n	8006398 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006370:	f7fe f8e0 	bl	8004534 <HAL_RCC_GetPCLK2Freq>
 8006374:	6178      	str	r0, [r7, #20]
        break;
 8006376:	e00f      	b.n	8006398 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006378:	4b49      	ldr	r3, [pc, #292]	; (80064a0 <UART_SetConfig+0x510>)
 800637a:	617b      	str	r3, [r7, #20]
        break;
 800637c:	e00c      	b.n	8006398 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800637e:	f7fe f82b 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 8006382:	6178      	str	r0, [r7, #20]
        break;
 8006384:	e008      	b.n	8006398 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006386:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800638a:	617b      	str	r3, [r7, #20]
        break;
 800638c:	e004      	b.n	8006398 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800638e:	2300      	movs	r3, #0
 8006390:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	76bb      	strb	r3, [r7, #26]
        break;
 8006396:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d074      	beq.n	8006488 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	005a      	lsls	r2, r3, #1
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	085b      	lsrs	r3, r3, #1
 80063a8:	441a      	add	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	2b0f      	cmp	r3, #15
 80063ba:	d916      	bls.n	80063ea <UART_SetConfig+0x45a>
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063c2:	d212      	bcs.n	80063ea <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	f023 030f 	bic.w	r3, r3, #15
 80063cc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	085b      	lsrs	r3, r3, #1
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	f003 0307 	and.w	r3, r3, #7
 80063d8:	b29a      	uxth	r2, r3
 80063da:	89fb      	ldrh	r3, [r7, #14]
 80063dc:	4313      	orrs	r3, r2
 80063de:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	89fa      	ldrh	r2, [r7, #14]
 80063e6:	60da      	str	r2, [r3, #12]
 80063e8:	e04e      	b.n	8006488 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	76bb      	strb	r3, [r7, #26]
 80063ee:	e04b      	b.n	8006488 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063f0:	7efb      	ldrb	r3, [r7, #27]
 80063f2:	2b08      	cmp	r3, #8
 80063f4:	d827      	bhi.n	8006446 <UART_SetConfig+0x4b6>
 80063f6:	a201      	add	r2, pc, #4	; (adr r2, 80063fc <UART_SetConfig+0x46c>)
 80063f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fc:	08006421 	.word	0x08006421
 8006400:	08006429 	.word	0x08006429
 8006404:	08006431 	.word	0x08006431
 8006408:	08006447 	.word	0x08006447
 800640c:	08006437 	.word	0x08006437
 8006410:	08006447 	.word	0x08006447
 8006414:	08006447 	.word	0x08006447
 8006418:	08006447 	.word	0x08006447
 800641c:	0800643f 	.word	0x0800643f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006420:	f7fe f872 	bl	8004508 <HAL_RCC_GetPCLK1Freq>
 8006424:	6178      	str	r0, [r7, #20]
        break;
 8006426:	e013      	b.n	8006450 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006428:	f7fe f884 	bl	8004534 <HAL_RCC_GetPCLK2Freq>
 800642c:	6178      	str	r0, [r7, #20]
        break;
 800642e:	e00f      	b.n	8006450 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006430:	4b1b      	ldr	r3, [pc, #108]	; (80064a0 <UART_SetConfig+0x510>)
 8006432:	617b      	str	r3, [r7, #20]
        break;
 8006434:	e00c      	b.n	8006450 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006436:	f7fd ffcf 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 800643a:	6178      	str	r0, [r7, #20]
        break;
 800643c:	e008      	b.n	8006450 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800643e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006442:	617b      	str	r3, [r7, #20]
        break;
 8006444:	e004      	b.n	8006450 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006446:	2300      	movs	r3, #0
 8006448:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	76bb      	strb	r3, [r7, #26]
        break;
 800644e:	bf00      	nop
    }

    if (pclk != 0U)
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d018      	beq.n	8006488 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	085a      	lsrs	r2, r3, #1
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	441a      	add	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	fbb2 f3f3 	udiv	r3, r2, r3
 8006468:	b29b      	uxth	r3, r3
 800646a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	2b0f      	cmp	r3, #15
 8006470:	d908      	bls.n	8006484 <UART_SetConfig+0x4f4>
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006478:	d204      	bcs.n	8006484 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	60da      	str	r2, [r3, #12]
 8006482:	e001      	b.n	8006488 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006494:	7ebb      	ldrb	r3, [r7, #26]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3720      	adds	r7, #32
 800649a:	46bd      	mov	sp, r7
 800649c:	bdb0      	pop	{r4, r5, r7, pc}
 800649e:	bf00      	nop
 80064a0:	00f42400 	.word	0x00f42400

080064a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00a      	beq.n	80064ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	430a      	orrs	r2, r1
 80064cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00a      	beq.n	80064f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	430a      	orrs	r2, r1
 80064ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00a      	beq.n	8006512 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	430a      	orrs	r2, r1
 8006510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006516:	f003 0308 	and.w	r3, r3, #8
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00a      	beq.n	8006534 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	430a      	orrs	r2, r1
 8006532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006538:	f003 0310 	and.w	r3, r3, #16
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655a:	f003 0320 	and.w	r3, r3, #32
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	430a      	orrs	r2, r1
 8006576:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006580:	2b00      	cmp	r3, #0
 8006582:	d01a      	beq.n	80065ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065a2:	d10a      	bne.n	80065ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00a      	beq.n	80065dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	430a      	orrs	r2, r1
 80065da:	605a      	str	r2, [r3, #4]
  }
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af02      	add	r7, sp, #8
 80065ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065f8:	f7fc f986 	bl	8002908 <HAL_GetTick>
 80065fc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 0308 	and.w	r3, r3, #8
 8006608:	2b08      	cmp	r3, #8
 800660a:	d10e      	bne.n	800662a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800660c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f82d 	bl	800667a <UART_WaitOnFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e023      	b.n	8006672 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0304 	and.w	r3, r3, #4
 8006634:	2b04      	cmp	r3, #4
 8006636:	d10e      	bne.n	8006656 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006638:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f817 	bl	800667a <UART_WaitOnFlagUntilTimeout>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e00d      	b.n	8006672 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2220      	movs	r2, #32
 800665a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2220      	movs	r2, #32
 8006660:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b084      	sub	sp, #16
 800667e:	af00      	add	r7, sp, #0
 8006680:	60f8      	str	r0, [r7, #12]
 8006682:	60b9      	str	r1, [r7, #8]
 8006684:	603b      	str	r3, [r7, #0]
 8006686:	4613      	mov	r3, r2
 8006688:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800668a:	e05e      	b.n	800674a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006692:	d05a      	beq.n	800674a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006694:	f7fc f938 	bl	8002908 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d302      	bcc.n	80066aa <UART_WaitOnFlagUntilTimeout+0x30>
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d11b      	bne.n	80066e2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80066b8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	689a      	ldr	r2, [r3, #8]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f022 0201 	bic.w	r2, r2, #1
 80066c8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2220      	movs	r2, #32
 80066ce:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2220      	movs	r2, #32
 80066d4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e043      	b.n	800676a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d02c      	beq.n	800674a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066fe:	d124      	bne.n	800674a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006708:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006718:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	689a      	ldr	r2, [r3, #8]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 0201 	bic.w	r2, r2, #1
 8006728:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2220      	movs	r2, #32
 800672e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2220      	movs	r2, #32
 8006734:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2220      	movs	r2, #32
 800673a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e00f      	b.n	800676a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	69da      	ldr	r2, [r3, #28]
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	4013      	ands	r3, r2
 8006754:	68ba      	ldr	r2, [r7, #8]
 8006756:	429a      	cmp	r2, r3
 8006758:	bf0c      	ite	eq
 800675a:	2301      	moveq	r3, #1
 800675c:	2300      	movne	r3, #0
 800675e:	b2db      	uxtb	r3, r3
 8006760:	461a      	mov	r2, r3
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	429a      	cmp	r2, r3
 8006766:	d091      	beq.n	800668c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006772:	b480      	push	{r7}
 8006774:	b085      	sub	sp, #20
 8006776:	af00      	add	r7, sp, #0
 8006778:	4603      	mov	r3, r0
 800677a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800677c:	2300      	movs	r3, #0
 800677e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006780:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006784:	2b84      	cmp	r3, #132	; 0x84
 8006786:	d005      	beq.n	8006794 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006788:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	3303      	adds	r3, #3
 8006792:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006794:	68fb      	ldr	r3, [r7, #12]
}
 8006796:	4618      	mov	r0, r3
 8006798:	3714      	adds	r7, #20
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr

080067a2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80067a6:	f000 fadf 	bl	8006d68 <vTaskStartScheduler>
  
  return osOK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80067b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067b2:	b089      	sub	sp, #36	; 0x24
 80067b4:	af04      	add	r7, sp, #16
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d020      	beq.n	8006804 <osThreadCreate+0x54>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d01c      	beq.n	8006804 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685c      	ldr	r4, [r3, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681d      	ldr	r5, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	691e      	ldr	r6, [r3, #16]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80067dc:	4618      	mov	r0, r3
 80067de:	f7ff ffc8 	bl	8006772 <makeFreeRtosPriority>
 80067e2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067ec:	9202      	str	r2, [sp, #8]
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	9100      	str	r1, [sp, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	4632      	mov	r2, r6
 80067f6:	4629      	mov	r1, r5
 80067f8:	4620      	mov	r0, r4
 80067fa:	f000 f8ed 	bl	80069d8 <xTaskCreateStatic>
 80067fe:	4603      	mov	r3, r0
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	e01c      	b.n	800683e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685c      	ldr	r4, [r3, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006810:	b29e      	uxth	r6, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006818:	4618      	mov	r0, r3
 800681a:	f7ff ffaa 	bl	8006772 <makeFreeRtosPriority>
 800681e:	4602      	mov	r2, r0
 8006820:	f107 030c 	add.w	r3, r7, #12
 8006824:	9301      	str	r3, [sp, #4]
 8006826:	9200      	str	r2, [sp, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	4632      	mov	r2, r6
 800682c:	4629      	mov	r1, r5
 800682e:	4620      	mov	r0, r4
 8006830:	f000 f92f 	bl	8006a92 <xTaskCreate>
 8006834:	4603      	mov	r3, r0
 8006836:	2b01      	cmp	r3, #1
 8006838:	d001      	beq.n	800683e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800683a:	2300      	movs	r3, #0
 800683c:	e000      	b.n	8006840 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800683e:	68fb      	ldr	r3, [r7, #12]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006848 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <osDelay+0x16>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	e000      	b.n	8006860 <osDelay+0x18>
 800685e:	2301      	movs	r3, #1
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fa4d 	bl	8006d00 <vTaskDelay>
  
  return osOK;
 8006866:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006868:	4618      	mov	r0, r3
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f103 0208 	add.w	r2, r3, #8
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f04f 32ff 	mov.w	r2, #4294967295
 8006888:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f103 0208 	add.w	r2, r3, #8
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f103 0208 	add.w	r2, r3, #8
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068b0:	b480      	push	{r7}
 80068b2:	b083      	sub	sp, #12
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80068ca:	b480      	push	{r7}
 80068cc:	b085      	sub	sp, #20
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	601a      	str	r2, [r3, #0]
}
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006928:	d103      	bne.n	8006932 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	60fb      	str	r3, [r7, #12]
 8006930:	e00c      	b.n	800694c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	3308      	adds	r3, #8
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	e002      	b.n	8006940 <vListInsert+0x2e>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	60fb      	str	r3, [r7, #12]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	429a      	cmp	r2, r3
 800694a:	d2f6      	bcs.n	800693a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	601a      	str	r2, [r3, #0]
}
 8006978:	bf00      	nop
 800697a:	3714      	adds	r7, #20
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6892      	ldr	r2, [r2, #8]
 800699a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	6852      	ldr	r2, [r2, #4]
 80069a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d103      	bne.n	80069b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689a      	ldr	r2, [r3, #8]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	1e5a      	subs	r2, r3, #1
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3714      	adds	r7, #20
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b08e      	sub	sp, #56	; 0x38
 80069dc:	af04      	add	r7, sp, #16
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80069e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10a      	bne.n	8006a02 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80069ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f0:	f383 8811 	msr	BASEPRI, r3
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80069fe:	bf00      	nop
 8006a00:	e7fe      	b.n	8006a00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10a      	bne.n	8006a1e <xTaskCreateStatic+0x46>
	__asm volatile
 8006a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0c:	f383 8811 	msr	BASEPRI, r3
 8006a10:	f3bf 8f6f 	isb	sy
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	61fb      	str	r3, [r7, #28]
}
 8006a1a:	bf00      	nop
 8006a1c:	e7fe      	b.n	8006a1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a1e:	2354      	movs	r3, #84	; 0x54
 8006a20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	2b54      	cmp	r3, #84	; 0x54
 8006a26:	d00a      	beq.n	8006a3e <xTaskCreateStatic+0x66>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	61bb      	str	r3, [r7, #24]
}
 8006a3a:	bf00      	nop
 8006a3c:	e7fe      	b.n	8006a3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d01e      	beq.n	8006a84 <xTaskCreateStatic+0xac>
 8006a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d01b      	beq.n	8006a84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	2202      	movs	r2, #2
 8006a5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a5e:	2300      	movs	r3, #0
 8006a60:	9303      	str	r3, [sp, #12]
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	9302      	str	r3, [sp, #8]
 8006a66:	f107 0314 	add.w	r3, r7, #20
 8006a6a:	9301      	str	r3, [sp, #4]
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6e:	9300      	str	r3, [sp, #0]
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	68b9      	ldr	r1, [r7, #8]
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	f000 f850 	bl	8006b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a7e:	f000 f8d5 	bl	8006c2c <prvAddNewTaskToReadyList>
 8006a82:	e001      	b.n	8006a88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006a84:	2300      	movs	r3, #0
 8006a86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a88:	697b      	ldr	r3, [r7, #20]
	}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3728      	adds	r7, #40	; 0x28
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b08c      	sub	sp, #48	; 0x30
 8006a96:	af04      	add	r7, sp, #16
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	603b      	str	r3, [r7, #0]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006aa2:	88fb      	ldrh	r3, [r7, #6]
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 ffc6 	bl	8007a38 <pvPortMalloc>
 8006aac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00e      	beq.n	8006ad2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ab4:	2054      	movs	r0, #84	; 0x54
 8006ab6:	f000 ffbf 	bl	8007a38 <pvPortMalloc>
 8006aba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d003      	beq.n	8006aca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8006ac8:	e005      	b.n	8006ad6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006aca:	6978      	ldr	r0, [r7, #20]
 8006acc:	f001 f880 	bl	8007bd0 <vPortFree>
 8006ad0:	e001      	b.n	8006ad6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d017      	beq.n	8006b0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ae4:	88fa      	ldrh	r2, [r7, #6]
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	9303      	str	r3, [sp, #12]
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	9302      	str	r3, [sp, #8]
 8006aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68b9      	ldr	r1, [r7, #8]
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f000 f80e 	bl	8006b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b00:	69f8      	ldr	r0, [r7, #28]
 8006b02:	f000 f893 	bl	8006c2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b06:	2301      	movs	r3, #1
 8006b08:	61bb      	str	r3, [r7, #24]
 8006b0a:	e002      	b.n	8006b12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b12:	69bb      	ldr	r3, [r7, #24]
	}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3720      	adds	r7, #32
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b088      	sub	sp, #32
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b34:	3b01      	subs	r3, #1
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	f023 0307 	bic.w	r3, r3, #7
 8006b42:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	f003 0307 	and.w	r3, r3, #7
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00a      	beq.n	8006b64 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	617b      	str	r3, [r7, #20]
}
 8006b60:	bf00      	nop
 8006b62:	e7fe      	b.n	8006b62 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01f      	beq.n	8006baa <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	61fb      	str	r3, [r7, #28]
 8006b6e:	e012      	b.n	8006b96 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	4413      	add	r3, r2
 8006b76:	7819      	ldrb	r1, [r3, #0]
 8006b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	3334      	adds	r3, #52	; 0x34
 8006b80:	460a      	mov	r2, r1
 8006b82:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	4413      	add	r3, r2
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d006      	beq.n	8006b9e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	3301      	adds	r3, #1
 8006b94:	61fb      	str	r3, [r7, #28]
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	2b0f      	cmp	r3, #15
 8006b9a:	d9e9      	bls.n	8006b70 <prvInitialiseNewTask+0x54>
 8006b9c:	e000      	b.n	8006ba0 <prvInitialiseNewTask+0x84>
			{
				break;
 8006b9e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ba8:	e003      	b.n	8006bb2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb4:	2b06      	cmp	r3, #6
 8006bb6:	d901      	bls.n	8006bbc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bb8:	2306      	movs	r3, #6
 8006bba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bc0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bc6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bca:	2200      	movs	r2, #0
 8006bcc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fe6c 	bl	80068b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bda:	3318      	adds	r3, #24
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7ff fe67 	bl	80068b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006be6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bea:	f1c3 0207 	rsb	r2, r3, #7
 8006bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bf6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	68f9      	ldr	r1, [r7, #12]
 8006c0a:	69b8      	ldr	r0, [r7, #24]
 8006c0c:	f000 fd04 	bl	8007618 <pxPortInitialiseStack>
 8006c10:	4602      	mov	r2, r0
 8006c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c14:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d002      	beq.n	8006c22 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c22:	bf00      	nop
 8006c24:	3720      	adds	r7, #32
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c34:	f000 fe1e 	bl	8007874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c38:	4b2a      	ldr	r3, [pc, #168]	; (8006ce4 <prvAddNewTaskToReadyList+0xb8>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	4a29      	ldr	r2, [pc, #164]	; (8006ce4 <prvAddNewTaskToReadyList+0xb8>)
 8006c40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c42:	4b29      	ldr	r3, [pc, #164]	; (8006ce8 <prvAddNewTaskToReadyList+0xbc>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c4a:	4a27      	ldr	r2, [pc, #156]	; (8006ce8 <prvAddNewTaskToReadyList+0xbc>)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c50:	4b24      	ldr	r3, [pc, #144]	; (8006ce4 <prvAddNewTaskToReadyList+0xb8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d110      	bne.n	8006c7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c58:	f000 fabc 	bl	80071d4 <prvInitialiseTaskLists>
 8006c5c:	e00d      	b.n	8006c7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c5e:	4b23      	ldr	r3, [pc, #140]	; (8006cec <prvAddNewTaskToReadyList+0xc0>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d109      	bne.n	8006c7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c66:	4b20      	ldr	r3, [pc, #128]	; (8006ce8 <prvAddNewTaskToReadyList+0xbc>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d802      	bhi.n	8006c7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c74:	4a1c      	ldr	r2, [pc, #112]	; (8006ce8 <prvAddNewTaskToReadyList+0xbc>)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c7a:	4b1d      	ldr	r3, [pc, #116]	; (8006cf0 <prvAddNewTaskToReadyList+0xc4>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3301      	adds	r3, #1
 8006c80:	4a1b      	ldr	r2, [pc, #108]	; (8006cf0 <prvAddNewTaskToReadyList+0xc4>)
 8006c82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	2201      	movs	r2, #1
 8006c8a:	409a      	lsls	r2, r3
 8006c8c:	4b19      	ldr	r3, [pc, #100]	; (8006cf4 <prvAddNewTaskToReadyList+0xc8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	4a18      	ldr	r2, [pc, #96]	; (8006cf4 <prvAddNewTaskToReadyList+0xc8>)
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4a15      	ldr	r2, [pc, #84]	; (8006cf8 <prvAddNewTaskToReadyList+0xcc>)
 8006ca4:	441a      	add	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	4619      	mov	r1, r3
 8006cac:	4610      	mov	r0, r2
 8006cae:	f7ff fe0c 	bl	80068ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006cb2:	f000 fe0f 	bl	80078d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006cb6:	4b0d      	ldr	r3, [pc, #52]	; (8006cec <prvAddNewTaskToReadyList+0xc0>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00e      	beq.n	8006cdc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cbe:	4b0a      	ldr	r3, [pc, #40]	; (8006ce8 <prvAddNewTaskToReadyList+0xbc>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d207      	bcs.n	8006cdc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ccc:	4b0b      	ldr	r3, [pc, #44]	; (8006cfc <prvAddNewTaskToReadyList+0xd0>)
 8006cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cdc:	bf00      	nop
 8006cde:	3708      	adds	r7, #8
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	20000458 	.word	0x20000458
 8006ce8:	20000358 	.word	0x20000358
 8006cec:	20000464 	.word	0x20000464
 8006cf0:	20000474 	.word	0x20000474
 8006cf4:	20000460 	.word	0x20000460
 8006cf8:	2000035c 	.word	0x2000035c
 8006cfc:	e000ed04 	.word	0xe000ed04

08006d00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d017      	beq.n	8006d42 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d12:	4b13      	ldr	r3, [pc, #76]	; (8006d60 <vTaskDelay+0x60>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <vTaskDelay+0x30>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	60bb      	str	r3, [r7, #8]
}
 8006d2c:	bf00      	nop
 8006d2e:	e7fe      	b.n	8006d2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d30:	f000 f87a 	bl	8006e28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d34:	2100      	movs	r1, #0
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fc08 	bl	800754c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d3c:	f000 f882 	bl	8006e44 <xTaskResumeAll>
 8006d40:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d107      	bne.n	8006d58 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006d48:	4b06      	ldr	r3, [pc, #24]	; (8006d64 <vTaskDelay+0x64>)
 8006d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d58:	bf00      	nop
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	20000480 	.word	0x20000480
 8006d64:	e000ed04 	.word	0xe000ed04

08006d68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b08a      	sub	sp, #40	; 0x28
 8006d6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d76:	463a      	mov	r2, r7
 8006d78:	1d39      	adds	r1, r7, #4
 8006d7a:	f107 0308 	add.w	r3, r7, #8
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fa f8c0 	bl	8000f04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d84:	6839      	ldr	r1, [r7, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	9202      	str	r2, [sp, #8]
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	2300      	movs	r3, #0
 8006d94:	460a      	mov	r2, r1
 8006d96:	491e      	ldr	r1, [pc, #120]	; (8006e10 <vTaskStartScheduler+0xa8>)
 8006d98:	481e      	ldr	r0, [pc, #120]	; (8006e14 <vTaskStartScheduler+0xac>)
 8006d9a:	f7ff fe1d 	bl	80069d8 <xTaskCreateStatic>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	4a1d      	ldr	r2, [pc, #116]	; (8006e18 <vTaskStartScheduler+0xb0>)
 8006da2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006da4:	4b1c      	ldr	r3, [pc, #112]	; (8006e18 <vTaskStartScheduler+0xb0>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006dac:	2301      	movs	r3, #1
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	e001      	b.n	8006db6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d116      	bne.n	8006dea <vTaskStartScheduler+0x82>
	__asm volatile
 8006dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	613b      	str	r3, [r7, #16]
}
 8006dce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dd0:	4b12      	ldr	r3, [pc, #72]	; (8006e1c <vTaskStartScheduler+0xb4>)
 8006dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dd8:	4b11      	ldr	r3, [pc, #68]	; (8006e20 <vTaskStartScheduler+0xb8>)
 8006dda:	2201      	movs	r2, #1
 8006ddc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dde:	4b11      	ldr	r3, [pc, #68]	; (8006e24 <vTaskStartScheduler+0xbc>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006de4:	f000 fca4 	bl	8007730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006de8:	e00e      	b.n	8006e08 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df0:	d10a      	bne.n	8006e08 <vTaskStartScheduler+0xa0>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	60fb      	str	r3, [r7, #12]
}
 8006e04:	bf00      	nop
 8006e06:	e7fe      	b.n	8006e06 <vTaskStartScheduler+0x9e>
}
 8006e08:	bf00      	nop
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	08008c34 	.word	0x08008c34
 8006e14:	080071a5 	.word	0x080071a5
 8006e18:	2000047c 	.word	0x2000047c
 8006e1c:	20000478 	.word	0x20000478
 8006e20:	20000464 	.word	0x20000464
 8006e24:	2000045c 	.word	0x2000045c

08006e28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e28:	b480      	push	{r7}
 8006e2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e2c:	4b04      	ldr	r3, [pc, #16]	; (8006e40 <vTaskSuspendAll+0x18>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3301      	adds	r3, #1
 8006e32:	4a03      	ldr	r2, [pc, #12]	; (8006e40 <vTaskSuspendAll+0x18>)
 8006e34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e36:	bf00      	nop
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	20000480 	.word	0x20000480

08006e44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e52:	4b41      	ldr	r3, [pc, #260]	; (8006f58 <xTaskResumeAll+0x114>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10a      	bne.n	8006e70 <xTaskResumeAll+0x2c>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	603b      	str	r3, [r7, #0]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e70:	f000 fd00 	bl	8007874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e74:	4b38      	ldr	r3, [pc, #224]	; (8006f58 <xTaskResumeAll+0x114>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	4a37      	ldr	r2, [pc, #220]	; (8006f58 <xTaskResumeAll+0x114>)
 8006e7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e7e:	4b36      	ldr	r3, [pc, #216]	; (8006f58 <xTaskResumeAll+0x114>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d161      	bne.n	8006f4a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e86:	4b35      	ldr	r3, [pc, #212]	; (8006f5c <xTaskResumeAll+0x118>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d05d      	beq.n	8006f4a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e8e:	e02e      	b.n	8006eee <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e90:	4b33      	ldr	r3, [pc, #204]	; (8006f60 <xTaskResumeAll+0x11c>)
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	3318      	adds	r3, #24
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7ff fd71 	bl	8006984 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7ff fd6c 	bl	8006984 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	409a      	lsls	r2, r3
 8006eb4:	4b2b      	ldr	r3, [pc, #172]	; (8006f64 <xTaskResumeAll+0x120>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	4a2a      	ldr	r2, [pc, #168]	; (8006f64 <xTaskResumeAll+0x120>)
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4a27      	ldr	r2, [pc, #156]	; (8006f68 <xTaskResumeAll+0x124>)
 8006ecc:	441a      	add	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	4610      	mov	r0, r2
 8006ed6:	f7ff fcf8 	bl	80068ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ede:	4b23      	ldr	r3, [pc, #140]	; (8006f6c <xTaskResumeAll+0x128>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d302      	bcc.n	8006eee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006ee8:	4b21      	ldr	r3, [pc, #132]	; (8006f70 <xTaskResumeAll+0x12c>)
 8006eea:	2201      	movs	r2, #1
 8006eec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006eee:	4b1c      	ldr	r3, [pc, #112]	; (8006f60 <xTaskResumeAll+0x11c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1cc      	bne.n	8006e90 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006efc:	f000 fa08 	bl	8007310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f00:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <xTaskResumeAll+0x130>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d010      	beq.n	8006f2e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f0c:	f000 f836 	bl	8006f7c <xTaskIncrementTick>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d002      	beq.n	8006f1c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006f16:	4b16      	ldr	r3, [pc, #88]	; (8006f70 <xTaskResumeAll+0x12c>)
 8006f18:	2201      	movs	r2, #1
 8006f1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1f1      	bne.n	8006f0c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006f28:	4b12      	ldr	r3, [pc, #72]	; (8006f74 <xTaskResumeAll+0x130>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f2e:	4b10      	ldr	r3, [pc, #64]	; (8006f70 <xTaskResumeAll+0x12c>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d009      	beq.n	8006f4a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f36:	2301      	movs	r3, #1
 8006f38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f3a:	4b0f      	ldr	r3, [pc, #60]	; (8006f78 <xTaskResumeAll+0x134>)
 8006f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f40:	601a      	str	r2, [r3, #0]
 8006f42:	f3bf 8f4f 	dsb	sy
 8006f46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f4a:	f000 fcc3 	bl	80078d4 <vPortExitCritical>

	return xAlreadyYielded;
 8006f4e:	68bb      	ldr	r3, [r7, #8]
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3710      	adds	r7, #16
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000480 	.word	0x20000480
 8006f5c:	20000458 	.word	0x20000458
 8006f60:	20000418 	.word	0x20000418
 8006f64:	20000460 	.word	0x20000460
 8006f68:	2000035c 	.word	0x2000035c
 8006f6c:	20000358 	.word	0x20000358
 8006f70:	2000046c 	.word	0x2000046c
 8006f74:	20000468 	.word	0x20000468
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f82:	2300      	movs	r3, #0
 8006f84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f86:	4b4e      	ldr	r3, [pc, #312]	; (80070c0 <xTaskIncrementTick+0x144>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f040 808e 	bne.w	80070ac <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f90:	4b4c      	ldr	r3, [pc, #304]	; (80070c4 <xTaskIncrementTick+0x148>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3301      	adds	r3, #1
 8006f96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f98:	4a4a      	ldr	r2, [pc, #296]	; (80070c4 <xTaskIncrementTick+0x148>)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d120      	bne.n	8006fe6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fa4:	4b48      	ldr	r3, [pc, #288]	; (80070c8 <xTaskIncrementTick+0x14c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00a      	beq.n	8006fc4 <xTaskIncrementTick+0x48>
	__asm volatile
 8006fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb2:	f383 8811 	msr	BASEPRI, r3
 8006fb6:	f3bf 8f6f 	isb	sy
 8006fba:	f3bf 8f4f 	dsb	sy
 8006fbe:	603b      	str	r3, [r7, #0]
}
 8006fc0:	bf00      	nop
 8006fc2:	e7fe      	b.n	8006fc2 <xTaskIncrementTick+0x46>
 8006fc4:	4b40      	ldr	r3, [pc, #256]	; (80070c8 <xTaskIncrementTick+0x14c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	4b40      	ldr	r3, [pc, #256]	; (80070cc <xTaskIncrementTick+0x150>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a3e      	ldr	r2, [pc, #248]	; (80070c8 <xTaskIncrementTick+0x14c>)
 8006fd0:	6013      	str	r3, [r2, #0]
 8006fd2:	4a3e      	ldr	r2, [pc, #248]	; (80070cc <xTaskIncrementTick+0x150>)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	4b3d      	ldr	r3, [pc, #244]	; (80070d0 <xTaskIncrementTick+0x154>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	4a3c      	ldr	r2, [pc, #240]	; (80070d0 <xTaskIncrementTick+0x154>)
 8006fe0:	6013      	str	r3, [r2, #0]
 8006fe2:	f000 f995 	bl	8007310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006fe6:	4b3b      	ldr	r3, [pc, #236]	; (80070d4 <xTaskIncrementTick+0x158>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	693a      	ldr	r2, [r7, #16]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d348      	bcc.n	8007082 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ff0:	4b35      	ldr	r3, [pc, #212]	; (80070c8 <xTaskIncrementTick+0x14c>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d104      	bne.n	8007004 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ffa:	4b36      	ldr	r3, [pc, #216]	; (80070d4 <xTaskIncrementTick+0x158>)
 8006ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8007000:	601a      	str	r2, [r3, #0]
					break;
 8007002:	e03e      	b.n	8007082 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007004:	4b30      	ldr	r3, [pc, #192]	; (80070c8 <xTaskIncrementTick+0x14c>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007014:	693a      	ldr	r2, [r7, #16]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	429a      	cmp	r2, r3
 800701a:	d203      	bcs.n	8007024 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800701c:	4a2d      	ldr	r2, [pc, #180]	; (80070d4 <xTaskIncrementTick+0x158>)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007022:	e02e      	b.n	8007082 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	3304      	adds	r3, #4
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff fcab 	bl	8006984 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007032:	2b00      	cmp	r3, #0
 8007034:	d004      	beq.n	8007040 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	3318      	adds	r3, #24
 800703a:	4618      	mov	r0, r3
 800703c:	f7ff fca2 	bl	8006984 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007044:	2201      	movs	r2, #1
 8007046:	409a      	lsls	r2, r3
 8007048:	4b23      	ldr	r3, [pc, #140]	; (80070d8 <xTaskIncrementTick+0x15c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4313      	orrs	r3, r2
 800704e:	4a22      	ldr	r2, [pc, #136]	; (80070d8 <xTaskIncrementTick+0x15c>)
 8007050:	6013      	str	r3, [r2, #0]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	4a1f      	ldr	r2, [pc, #124]	; (80070dc <xTaskIncrementTick+0x160>)
 8007060:	441a      	add	r2, r3
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	3304      	adds	r3, #4
 8007066:	4619      	mov	r1, r3
 8007068:	4610      	mov	r0, r2
 800706a:	f7ff fc2e 	bl	80068ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007072:	4b1b      	ldr	r3, [pc, #108]	; (80070e0 <xTaskIncrementTick+0x164>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007078:	429a      	cmp	r2, r3
 800707a:	d3b9      	bcc.n	8006ff0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800707c:	2301      	movs	r3, #1
 800707e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007080:	e7b6      	b.n	8006ff0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007082:	4b17      	ldr	r3, [pc, #92]	; (80070e0 <xTaskIncrementTick+0x164>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007088:	4914      	ldr	r1, [pc, #80]	; (80070dc <xTaskIncrementTick+0x160>)
 800708a:	4613      	mov	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4413      	add	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	440b      	add	r3, r1
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d901      	bls.n	800709e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800709a:	2301      	movs	r3, #1
 800709c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800709e:	4b11      	ldr	r3, [pc, #68]	; (80070e4 <xTaskIncrementTick+0x168>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d007      	beq.n	80070b6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80070a6:	2301      	movs	r3, #1
 80070a8:	617b      	str	r3, [r7, #20]
 80070aa:	e004      	b.n	80070b6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070ac:	4b0e      	ldr	r3, [pc, #56]	; (80070e8 <xTaskIncrementTick+0x16c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3301      	adds	r3, #1
 80070b2:	4a0d      	ldr	r2, [pc, #52]	; (80070e8 <xTaskIncrementTick+0x16c>)
 80070b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070b6:	697b      	ldr	r3, [r7, #20]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3718      	adds	r7, #24
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	20000480 	.word	0x20000480
 80070c4:	2000045c 	.word	0x2000045c
 80070c8:	20000410 	.word	0x20000410
 80070cc:	20000414 	.word	0x20000414
 80070d0:	20000470 	.word	0x20000470
 80070d4:	20000478 	.word	0x20000478
 80070d8:	20000460 	.word	0x20000460
 80070dc:	2000035c 	.word	0x2000035c
 80070e0:	20000358 	.word	0x20000358
 80070e4:	2000046c 	.word	0x2000046c
 80070e8:	20000468 	.word	0x20000468

080070ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80070f2:	4b27      	ldr	r3, [pc, #156]	; (8007190 <vTaskSwitchContext+0xa4>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d003      	beq.n	8007102 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80070fa:	4b26      	ldr	r3, [pc, #152]	; (8007194 <vTaskSwitchContext+0xa8>)
 80070fc:	2201      	movs	r2, #1
 80070fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007100:	e03f      	b.n	8007182 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007102:	4b24      	ldr	r3, [pc, #144]	; (8007194 <vTaskSwitchContext+0xa8>)
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007108:	4b23      	ldr	r3, [pc, #140]	; (8007198 <vTaskSwitchContext+0xac>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	fab3 f383 	clz	r3, r3
 8007114:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007116:	7afb      	ldrb	r3, [r7, #11]
 8007118:	f1c3 031f 	rsb	r3, r3, #31
 800711c:	617b      	str	r3, [r7, #20]
 800711e:	491f      	ldr	r1, [pc, #124]	; (800719c <vTaskSwitchContext+0xb0>)
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4613      	mov	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	440b      	add	r3, r1
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10a      	bne.n	8007148 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	f3bf 8f6f 	isb	sy
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	607b      	str	r3, [r7, #4]
}
 8007144:	bf00      	nop
 8007146:	e7fe      	b.n	8007146 <vTaskSwitchContext+0x5a>
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	4a12      	ldr	r2, [pc, #72]	; (800719c <vTaskSwitchContext+0xb0>)
 8007154:	4413      	add	r3, r2
 8007156:	613b      	str	r3, [r7, #16]
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	605a      	str	r2, [r3, #4]
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	3308      	adds	r3, #8
 800716a:	429a      	cmp	r2, r3
 800716c:	d104      	bne.n	8007178 <vTaskSwitchContext+0x8c>
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	605a      	str	r2, [r3, #4]
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	4a08      	ldr	r2, [pc, #32]	; (80071a0 <vTaskSwitchContext+0xb4>)
 8007180:	6013      	str	r3, [r2, #0]
}
 8007182:	bf00      	nop
 8007184:	371c      	adds	r7, #28
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	20000480 	.word	0x20000480
 8007194:	2000046c 	.word	0x2000046c
 8007198:	20000460 	.word	0x20000460
 800719c:	2000035c 	.word	0x2000035c
 80071a0:	20000358 	.word	0x20000358

080071a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071ac:	f000 f852 	bl	8007254 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071b0:	4b06      	ldr	r3, [pc, #24]	; (80071cc <prvIdleTask+0x28>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d9f9      	bls.n	80071ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80071b8:	4b05      	ldr	r3, [pc, #20]	; (80071d0 <prvIdleTask+0x2c>)
 80071ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071be:	601a      	str	r2, [r3, #0]
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071c8:	e7f0      	b.n	80071ac <prvIdleTask+0x8>
 80071ca:	bf00      	nop
 80071cc:	2000035c 	.word	0x2000035c
 80071d0:	e000ed04 	.word	0xe000ed04

080071d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071da:	2300      	movs	r3, #0
 80071dc:	607b      	str	r3, [r7, #4]
 80071de:	e00c      	b.n	80071fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	4613      	mov	r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4413      	add	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4a12      	ldr	r2, [pc, #72]	; (8007234 <prvInitialiseTaskLists+0x60>)
 80071ec:	4413      	add	r3, r2
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff fb3e 	bl	8006870 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	3301      	adds	r3, #1
 80071f8:	607b      	str	r3, [r7, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b06      	cmp	r3, #6
 80071fe:	d9ef      	bls.n	80071e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007200:	480d      	ldr	r0, [pc, #52]	; (8007238 <prvInitialiseTaskLists+0x64>)
 8007202:	f7ff fb35 	bl	8006870 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007206:	480d      	ldr	r0, [pc, #52]	; (800723c <prvInitialiseTaskLists+0x68>)
 8007208:	f7ff fb32 	bl	8006870 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800720c:	480c      	ldr	r0, [pc, #48]	; (8007240 <prvInitialiseTaskLists+0x6c>)
 800720e:	f7ff fb2f 	bl	8006870 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007212:	480c      	ldr	r0, [pc, #48]	; (8007244 <prvInitialiseTaskLists+0x70>)
 8007214:	f7ff fb2c 	bl	8006870 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007218:	480b      	ldr	r0, [pc, #44]	; (8007248 <prvInitialiseTaskLists+0x74>)
 800721a:	f7ff fb29 	bl	8006870 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800721e:	4b0b      	ldr	r3, [pc, #44]	; (800724c <prvInitialiseTaskLists+0x78>)
 8007220:	4a05      	ldr	r2, [pc, #20]	; (8007238 <prvInitialiseTaskLists+0x64>)
 8007222:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <prvInitialiseTaskLists+0x7c>)
 8007226:	4a05      	ldr	r2, [pc, #20]	; (800723c <prvInitialiseTaskLists+0x68>)
 8007228:	601a      	str	r2, [r3, #0]
}
 800722a:	bf00      	nop
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	2000035c 	.word	0x2000035c
 8007238:	200003e8 	.word	0x200003e8
 800723c:	200003fc 	.word	0x200003fc
 8007240:	20000418 	.word	0x20000418
 8007244:	2000042c 	.word	0x2000042c
 8007248:	20000444 	.word	0x20000444
 800724c:	20000410 	.word	0x20000410
 8007250:	20000414 	.word	0x20000414

08007254 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800725a:	e019      	b.n	8007290 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800725c:	f000 fb0a 	bl	8007874 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007260:	4b10      	ldr	r3, [pc, #64]	; (80072a4 <prvCheckTasksWaitingTermination+0x50>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	3304      	adds	r3, #4
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff fb89 	bl	8006984 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007272:	4b0d      	ldr	r3, [pc, #52]	; (80072a8 <prvCheckTasksWaitingTermination+0x54>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3b01      	subs	r3, #1
 8007278:	4a0b      	ldr	r2, [pc, #44]	; (80072a8 <prvCheckTasksWaitingTermination+0x54>)
 800727a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800727c:	4b0b      	ldr	r3, [pc, #44]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	3b01      	subs	r3, #1
 8007282:	4a0a      	ldr	r2, [pc, #40]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 8007284:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007286:	f000 fb25 	bl	80078d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f810 	bl	80072b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007290:	4b06      	ldr	r3, [pc, #24]	; (80072ac <prvCheckTasksWaitingTermination+0x58>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e1      	bne.n	800725c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	2000042c 	.word	0x2000042c
 80072a8:	20000458 	.word	0x20000458
 80072ac:	20000440 	.word	0x20000440

080072b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d108      	bne.n	80072d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fc82 	bl	8007bd0 <vPortFree>
				vPortFree( pxTCB );
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 fc7f 	bl	8007bd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072d2:	e018      	b.n	8007306 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d103      	bne.n	80072e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fc76 	bl	8007bd0 <vPortFree>
	}
 80072e4:	e00f      	b.n	8007306 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d00a      	beq.n	8007306 <prvDeleteTCB+0x56>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	60fb      	str	r3, [r7, #12]
}
 8007302:	bf00      	nop
 8007304:	e7fe      	b.n	8007304 <prvDeleteTCB+0x54>
	}
 8007306:	bf00      	nop
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
	...

08007310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007316:	4b0c      	ldr	r3, [pc, #48]	; (8007348 <prvResetNextTaskUnblockTime+0x38>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d104      	bne.n	800732a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007320:	4b0a      	ldr	r3, [pc, #40]	; (800734c <prvResetNextTaskUnblockTime+0x3c>)
 8007322:	f04f 32ff 	mov.w	r2, #4294967295
 8007326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007328:	e008      	b.n	800733c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800732a:	4b07      	ldr	r3, [pc, #28]	; (8007348 <prvResetNextTaskUnblockTime+0x38>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	4a04      	ldr	r2, [pc, #16]	; (800734c <prvResetNextTaskUnblockTime+0x3c>)
 800733a:	6013      	str	r3, [r2, #0]
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr
 8007348:	20000410 	.word	0x20000410
 800734c:	20000478 	.word	0x20000478

08007350 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800735a:	f000 fa8b 	bl	8007874 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800735e:	4b1e      	ldr	r3, [pc, #120]	; (80073d8 <ulTaskNotifyTake+0x88>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007364:	2b00      	cmp	r3, #0
 8007366:	d113      	bne.n	8007390 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007368:	4b1b      	ldr	r3, [pc, #108]	; (80073d8 <ulTaskNotifyTake+0x88>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00b      	beq.n	8007390 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007378:	2101      	movs	r1, #1
 800737a:	6838      	ldr	r0, [r7, #0]
 800737c:	f000 f8e6 	bl	800754c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007380:	4b16      	ldr	r3, [pc, #88]	; (80073dc <ulTaskNotifyTake+0x8c>)
 8007382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007386:	601a      	str	r2, [r3, #0]
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007390:	f000 faa0 	bl	80078d4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007394:	f000 fa6e 	bl	8007874 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007398:	4b0f      	ldr	r3, [pc, #60]	; (80073d8 <ulTaskNotifyTake+0x88>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800739e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00c      	beq.n	80073c0 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d004      	beq.n	80073b6 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80073ac:	4b0a      	ldr	r3, [pc, #40]	; (80073d8 <ulTaskNotifyTake+0x88>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2200      	movs	r2, #0
 80073b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80073b4:	e004      	b.n	80073c0 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80073b6:	4b08      	ldr	r3, [pc, #32]	; (80073d8 <ulTaskNotifyTake+0x88>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	3a01      	subs	r2, #1
 80073be:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073c0:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <ulTaskNotifyTake+0x88>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80073ca:	f000 fa83 	bl	80078d4 <vPortExitCritical>

		return ulReturn;
 80073ce:	68fb      	ldr	r3, [r7, #12]
	}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	20000358 	.word	0x20000358
 80073dc:	e000ed04 	.word	0xe000ed04

080073e0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08a      	sub	sp, #40	; 0x28
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	4613      	mov	r3, r2
 80073ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80073f0:	2301      	movs	r3, #1
 80073f2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <xTaskGenericNotify+0x30>
	__asm volatile
 80073fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fe:	f383 8811 	msr	BASEPRI, r3
 8007402:	f3bf 8f6f 	isb	sy
 8007406:	f3bf 8f4f 	dsb	sy
 800740a:	61bb      	str	r3, [r7, #24]
}
 800740c:	bf00      	nop
 800740e:	e7fe      	b.n	800740e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007414:	f000 fa2e 	bl	8007874 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800742c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800742e:	6a3b      	ldr	r3, [r7, #32]
 8007430:	2202      	movs	r2, #2
 8007432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8007436:	79fb      	ldrb	r3, [r7, #7]
 8007438:	2b04      	cmp	r3, #4
 800743a:	d828      	bhi.n	800748e <xTaskGenericNotify+0xae>
 800743c:	a201      	add	r2, pc, #4	; (adr r2, 8007444 <xTaskGenericNotify+0x64>)
 800743e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007442:	bf00      	nop
 8007444:	080074af 	.word	0x080074af
 8007448:	08007459 	.word	0x08007459
 800744c:	08007467 	.word	0x08007467
 8007450:	08007473 	.word	0x08007473
 8007454:	0800747b 	.word	0x0800747b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	431a      	orrs	r2, r3
 8007460:	6a3b      	ldr	r3, [r7, #32]
 8007462:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007464:	e026      	b.n	80074b4 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007470:	e020      	b.n	80074b4 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007472:	6a3b      	ldr	r3, [r7, #32]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8007478:	e01c      	b.n	80074b4 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800747a:	7ffb      	ldrb	r3, [r7, #31]
 800747c:	2b02      	cmp	r3, #2
 800747e:	d003      	beq.n	8007488 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007486:	e015      	b.n	80074b4 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8007488:	2300      	movs	r3, #0
 800748a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800748c:	e012      	b.n	80074b4 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007496:	d00c      	beq.n	80074b2 <xTaskGenericNotify+0xd2>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	617b      	str	r3, [r7, #20]
}
 80074aa:	bf00      	nop
 80074ac:	e7fe      	b.n	80074ac <xTaskGenericNotify+0xcc>
					break;
 80074ae:	bf00      	nop
 80074b0:	e000      	b.n	80074b4 <xTaskGenericNotify+0xd4>

					break;
 80074b2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80074b4:	7ffb      	ldrb	r3, [r7, #31]
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d139      	bne.n	800752e <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	3304      	adds	r3, #4
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff fa60 	bl	8006984 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c8:	2201      	movs	r2, #1
 80074ca:	409a      	lsls	r2, r3
 80074cc:	4b1b      	ldr	r3, [pc, #108]	; (800753c <xTaskGenericNotify+0x15c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	4a1a      	ldr	r2, [pc, #104]	; (800753c <xTaskGenericNotify+0x15c>)
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074da:	4613      	mov	r3, r2
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4a17      	ldr	r2, [pc, #92]	; (8007540 <xTaskGenericNotify+0x160>)
 80074e4:	441a      	add	r2, r3
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	3304      	adds	r3, #4
 80074ea:	4619      	mov	r1, r3
 80074ec:	4610      	mov	r0, r2
 80074ee:	f7ff f9ec 	bl	80068ca <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00a      	beq.n	8007510 <xTaskGenericNotify+0x130>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	613b      	str	r3, [r7, #16]
}
 800750c:	bf00      	nop
 800750e:	e7fe      	b.n	800750e <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007510:	6a3b      	ldr	r3, [r7, #32]
 8007512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007514:	4b0b      	ldr	r3, [pc, #44]	; (8007544 <xTaskGenericNotify+0x164>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751a:	429a      	cmp	r2, r3
 800751c:	d907      	bls.n	800752e <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800751e:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <xTaskGenericNotify+0x168>)
 8007520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007524:	601a      	str	r2, [r3, #0]
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800752e:	f000 f9d1 	bl	80078d4 <vPortExitCritical>

		return xReturn;
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007534:	4618      	mov	r0, r3
 8007536:	3728      	adds	r7, #40	; 0x28
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	20000460 	.word	0x20000460
 8007540:	2000035c 	.word	0x2000035c
 8007544:	20000358 	.word	0x20000358
 8007548:	e000ed04 	.word	0xe000ed04

0800754c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007556:	4b29      	ldr	r3, [pc, #164]	; (80075fc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800755c:	4b28      	ldr	r3, [pc, #160]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3304      	adds	r3, #4
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff fa0e 	bl	8006984 <uxListRemove>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d10b      	bne.n	8007586 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800756e:	4b24      	ldr	r3, [pc, #144]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007574:	2201      	movs	r2, #1
 8007576:	fa02 f303 	lsl.w	r3, r2, r3
 800757a:	43da      	mvns	r2, r3
 800757c:	4b21      	ldr	r3, [pc, #132]	; (8007604 <prvAddCurrentTaskToDelayedList+0xb8>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4013      	ands	r3, r2
 8007582:	4a20      	ldr	r2, [pc, #128]	; (8007604 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007584:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758c:	d10a      	bne.n	80075a4 <prvAddCurrentTaskToDelayedList+0x58>
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d007      	beq.n	80075a4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007594:	4b1a      	ldr	r3, [pc, #104]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	3304      	adds	r3, #4
 800759a:	4619      	mov	r1, r3
 800759c:	481a      	ldr	r0, [pc, #104]	; (8007608 <prvAddCurrentTaskToDelayedList+0xbc>)
 800759e:	f7ff f994 	bl	80068ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075a2:	e026      	b.n	80075f2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4413      	add	r3, r2
 80075aa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075ac:	4b14      	ldr	r3, [pc, #80]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d209      	bcs.n	80075d0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075bc:	4b13      	ldr	r3, [pc, #76]	; (800760c <prvAddCurrentTaskToDelayedList+0xc0>)
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	4b0f      	ldr	r3, [pc, #60]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	3304      	adds	r3, #4
 80075c6:	4619      	mov	r1, r3
 80075c8:	4610      	mov	r0, r2
 80075ca:	f7ff f9a2 	bl	8006912 <vListInsert>
}
 80075ce:	e010      	b.n	80075f2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075d0:	4b0f      	ldr	r3, [pc, #60]	; (8007610 <prvAddCurrentTaskToDelayedList+0xc4>)
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	4b0a      	ldr	r3, [pc, #40]	; (8007600 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3304      	adds	r3, #4
 80075da:	4619      	mov	r1, r3
 80075dc:	4610      	mov	r0, r2
 80075de:	f7ff f998 	bl	8006912 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075e2:	4b0c      	ldr	r3, [pc, #48]	; (8007614 <prvAddCurrentTaskToDelayedList+0xc8>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68ba      	ldr	r2, [r7, #8]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d202      	bcs.n	80075f2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80075ec:	4a09      	ldr	r2, [pc, #36]	; (8007614 <prvAddCurrentTaskToDelayedList+0xc8>)
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	6013      	str	r3, [r2, #0]
}
 80075f2:	bf00      	nop
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	2000045c 	.word	0x2000045c
 8007600:	20000358 	.word	0x20000358
 8007604:	20000460 	.word	0x20000460
 8007608:	20000444 	.word	0x20000444
 800760c:	20000414 	.word	0x20000414
 8007610:	20000410 	.word	0x20000410
 8007614:	20000478 	.word	0x20000478

08007618 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3b04      	subs	r3, #4
 8007628:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	3b04      	subs	r3, #4
 8007636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f023 0201 	bic.w	r2, r3, #1
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	3b04      	subs	r3, #4
 8007646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007648:	4a0c      	ldr	r2, [pc, #48]	; (800767c <pxPortInitialiseStack+0x64>)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	3b14      	subs	r3, #20
 8007652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007654:	687a      	ldr	r2, [r7, #4]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	3b04      	subs	r3, #4
 800765e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f06f 0202 	mvn.w	r2, #2
 8007666:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	3b20      	subs	r3, #32
 800766c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800766e:	68fb      	ldr	r3, [r7, #12]
}
 8007670:	4618      	mov	r0, r3
 8007672:	3714      	adds	r7, #20
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	08007681 	.word	0x08007681

08007680 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007686:	2300      	movs	r3, #0
 8007688:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800768a:	4b12      	ldr	r3, [pc, #72]	; (80076d4 <prvTaskExitError+0x54>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007692:	d00a      	beq.n	80076aa <prvTaskExitError+0x2a>
	__asm volatile
 8007694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	60fb      	str	r3, [r7, #12]
}
 80076a6:	bf00      	nop
 80076a8:	e7fe      	b.n	80076a8 <prvTaskExitError+0x28>
	__asm volatile
 80076aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ae:	f383 8811 	msr	BASEPRI, r3
 80076b2:	f3bf 8f6f 	isb	sy
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	60bb      	str	r3, [r7, #8]
}
 80076bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076be:	bf00      	nop
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0fc      	beq.n	80076c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076c6:	bf00      	nop
 80076c8:	bf00      	nop
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr
 80076d4:	2000006c 	.word	0x2000006c
	...

080076e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80076e0:	4b07      	ldr	r3, [pc, #28]	; (8007700 <pxCurrentTCBConst2>)
 80076e2:	6819      	ldr	r1, [r3, #0]
 80076e4:	6808      	ldr	r0, [r1, #0]
 80076e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ea:	f380 8809 	msr	PSP, r0
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f04f 0000 	mov.w	r0, #0
 80076f6:	f380 8811 	msr	BASEPRI, r0
 80076fa:	4770      	bx	lr
 80076fc:	f3af 8000 	nop.w

08007700 <pxCurrentTCBConst2>:
 8007700:	20000358 	.word	0x20000358
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007704:	bf00      	nop
 8007706:	bf00      	nop

08007708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007708:	4808      	ldr	r0, [pc, #32]	; (800772c <prvPortStartFirstTask+0x24>)
 800770a:	6800      	ldr	r0, [r0, #0]
 800770c:	6800      	ldr	r0, [r0, #0]
 800770e:	f380 8808 	msr	MSP, r0
 8007712:	f04f 0000 	mov.w	r0, #0
 8007716:	f380 8814 	msr	CONTROL, r0
 800771a:	b662      	cpsie	i
 800771c:	b661      	cpsie	f
 800771e:	f3bf 8f4f 	dsb	sy
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	df00      	svc	0
 8007728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800772a:	bf00      	nop
 800772c:	e000ed08 	.word	0xe000ed08

08007730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007736:	4b46      	ldr	r3, [pc, #280]	; (8007850 <xPortStartScheduler+0x120>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a46      	ldr	r2, [pc, #280]	; (8007854 <xPortStartScheduler+0x124>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d10a      	bne.n	8007756 <xPortStartScheduler+0x26>
	__asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	613b      	str	r3, [r7, #16]
}
 8007752:	bf00      	nop
 8007754:	e7fe      	b.n	8007754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007756:	4b3e      	ldr	r3, [pc, #248]	; (8007850 <xPortStartScheduler+0x120>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a3f      	ldr	r2, [pc, #252]	; (8007858 <xPortStartScheduler+0x128>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d10a      	bne.n	8007776 <xPortStartScheduler+0x46>
	__asm volatile
 8007760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007764:	f383 8811 	msr	BASEPRI, r3
 8007768:	f3bf 8f6f 	isb	sy
 800776c:	f3bf 8f4f 	dsb	sy
 8007770:	60fb      	str	r3, [r7, #12]
}
 8007772:	bf00      	nop
 8007774:	e7fe      	b.n	8007774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007776:	4b39      	ldr	r3, [pc, #228]	; (800785c <xPortStartScheduler+0x12c>)
 8007778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	b2db      	uxtb	r3, r3
 8007780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	22ff      	movs	r2, #255	; 0xff
 8007786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	b2db      	uxtb	r3, r3
 800778e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007790:	78fb      	ldrb	r3, [r7, #3]
 8007792:	b2db      	uxtb	r3, r3
 8007794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007798:	b2da      	uxtb	r2, r3
 800779a:	4b31      	ldr	r3, [pc, #196]	; (8007860 <xPortStartScheduler+0x130>)
 800779c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800779e:	4b31      	ldr	r3, [pc, #196]	; (8007864 <xPortStartScheduler+0x134>)
 80077a0:	2207      	movs	r2, #7
 80077a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077a4:	e009      	b.n	80077ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80077a6:	4b2f      	ldr	r3, [pc, #188]	; (8007864 <xPortStartScheduler+0x134>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	4a2d      	ldr	r2, [pc, #180]	; (8007864 <xPortStartScheduler+0x134>)
 80077ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077b0:	78fb      	ldrb	r3, [r7, #3]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	005b      	lsls	r3, r3, #1
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077ba:	78fb      	ldrb	r3, [r7, #3]
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077c2:	2b80      	cmp	r3, #128	; 0x80
 80077c4:	d0ef      	beq.n	80077a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80077c6:	4b27      	ldr	r3, [pc, #156]	; (8007864 <xPortStartScheduler+0x134>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f1c3 0307 	rsb	r3, r3, #7
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d00a      	beq.n	80077e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	60bb      	str	r3, [r7, #8]
}
 80077e4:	bf00      	nop
 80077e6:	e7fe      	b.n	80077e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077e8:	4b1e      	ldr	r3, [pc, #120]	; (8007864 <xPortStartScheduler+0x134>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	4a1d      	ldr	r2, [pc, #116]	; (8007864 <xPortStartScheduler+0x134>)
 80077f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077f2:	4b1c      	ldr	r3, [pc, #112]	; (8007864 <xPortStartScheduler+0x134>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80077fa:	4a1a      	ldr	r2, [pc, #104]	; (8007864 <xPortStartScheduler+0x134>)
 80077fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	b2da      	uxtb	r2, r3
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007806:	4b18      	ldr	r3, [pc, #96]	; (8007868 <xPortStartScheduler+0x138>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a17      	ldr	r2, [pc, #92]	; (8007868 <xPortStartScheduler+0x138>)
 800780c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007812:	4b15      	ldr	r3, [pc, #84]	; (8007868 <xPortStartScheduler+0x138>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a14      	ldr	r2, [pc, #80]	; (8007868 <xPortStartScheduler+0x138>)
 8007818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800781c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800781e:	f000 f8dd 	bl	80079dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007822:	4b12      	ldr	r3, [pc, #72]	; (800786c <xPortStartScheduler+0x13c>)
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007828:	f000 f8fc 	bl	8007a24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800782c:	4b10      	ldr	r3, [pc, #64]	; (8007870 <xPortStartScheduler+0x140>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a0f      	ldr	r2, [pc, #60]	; (8007870 <xPortStartScheduler+0x140>)
 8007832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007838:	f7ff ff66 	bl	8007708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800783c:	f7ff fc56 	bl	80070ec <vTaskSwitchContext>
	prvTaskExitError();
 8007840:	f7ff ff1e 	bl	8007680 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3718      	adds	r7, #24
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	e000ed00 	.word	0xe000ed00
 8007854:	410fc271 	.word	0x410fc271
 8007858:	410fc270 	.word	0x410fc270
 800785c:	e000e400 	.word	0xe000e400
 8007860:	20000484 	.word	0x20000484
 8007864:	20000488 	.word	0x20000488
 8007868:	e000ed20 	.word	0xe000ed20
 800786c:	2000006c 	.word	0x2000006c
 8007870:	e000ef34 	.word	0xe000ef34

08007874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	607b      	str	r3, [r7, #4]
}
 800788c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800788e:	4b0f      	ldr	r3, [pc, #60]	; (80078cc <vPortEnterCritical+0x58>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3301      	adds	r3, #1
 8007894:	4a0d      	ldr	r2, [pc, #52]	; (80078cc <vPortEnterCritical+0x58>)
 8007896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007898:	4b0c      	ldr	r3, [pc, #48]	; (80078cc <vPortEnterCritical+0x58>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d10f      	bne.n	80078c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80078a0:	4b0b      	ldr	r3, [pc, #44]	; (80078d0 <vPortEnterCritical+0x5c>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00a      	beq.n	80078c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	f383 8811 	msr	BASEPRI, r3
 80078b2:	f3bf 8f6f 	isb	sy
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	603b      	str	r3, [r7, #0]
}
 80078bc:	bf00      	nop
 80078be:	e7fe      	b.n	80078be <vPortEnterCritical+0x4a>
	}
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	2000006c 	.word	0x2000006c
 80078d0:	e000ed04 	.word	0xe000ed04

080078d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078da:	4b12      	ldr	r3, [pc, #72]	; (8007924 <vPortExitCritical+0x50>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d10a      	bne.n	80078f8 <vPortExitCritical+0x24>
	__asm volatile
 80078e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e6:	f383 8811 	msr	BASEPRI, r3
 80078ea:	f3bf 8f6f 	isb	sy
 80078ee:	f3bf 8f4f 	dsb	sy
 80078f2:	607b      	str	r3, [r7, #4]
}
 80078f4:	bf00      	nop
 80078f6:	e7fe      	b.n	80078f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078f8:	4b0a      	ldr	r3, [pc, #40]	; (8007924 <vPortExitCritical+0x50>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3b01      	subs	r3, #1
 80078fe:	4a09      	ldr	r2, [pc, #36]	; (8007924 <vPortExitCritical+0x50>)
 8007900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007902:	4b08      	ldr	r3, [pc, #32]	; (8007924 <vPortExitCritical+0x50>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d105      	bne.n	8007916 <vPortExitCritical+0x42>
 800790a:	2300      	movs	r3, #0
 800790c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007916:	bf00      	nop
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	2000006c 	.word	0x2000006c
	...

08007930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007930:	f3ef 8009 	mrs	r0, PSP
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	4b15      	ldr	r3, [pc, #84]	; (8007990 <pxCurrentTCBConst>)
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	f01e 0f10 	tst.w	lr, #16
 8007940:	bf08      	it	eq
 8007942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800794a:	6010      	str	r0, [r2, #0]
 800794c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007950:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007954:	f380 8811 	msr	BASEPRI, r0
 8007958:	f3bf 8f4f 	dsb	sy
 800795c:	f3bf 8f6f 	isb	sy
 8007960:	f7ff fbc4 	bl	80070ec <vTaskSwitchContext>
 8007964:	f04f 0000 	mov.w	r0, #0
 8007968:	f380 8811 	msr	BASEPRI, r0
 800796c:	bc09      	pop	{r0, r3}
 800796e:	6819      	ldr	r1, [r3, #0]
 8007970:	6808      	ldr	r0, [r1, #0]
 8007972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007976:	f01e 0f10 	tst.w	lr, #16
 800797a:	bf08      	it	eq
 800797c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007980:	f380 8809 	msr	PSP, r0
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	4770      	bx	lr
 800798a:	bf00      	nop
 800798c:	f3af 8000 	nop.w

08007990 <pxCurrentTCBConst>:
 8007990:	20000358 	.word	0x20000358
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007994:	bf00      	nop
 8007996:	bf00      	nop

08007998 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	607b      	str	r3, [r7, #4]
}
 80079b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079b2:	f7ff fae3 	bl	8006f7c <xTaskIncrementTick>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d003      	beq.n	80079c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079bc:	4b06      	ldr	r3, [pc, #24]	; (80079d8 <SysTick_Handler+0x40>)
 80079be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079c2:	601a      	str	r2, [r3, #0]
 80079c4:	2300      	movs	r3, #0
 80079c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	f383 8811 	msr	BASEPRI, r3
}
 80079ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079d0:	bf00      	nop
 80079d2:	3708      	adds	r7, #8
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	e000ed04 	.word	0xe000ed04

080079dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079dc:	b480      	push	{r7}
 80079de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80079e0:	4b0b      	ldr	r3, [pc, #44]	; (8007a10 <vPortSetupTimerInterrupt+0x34>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80079e6:	4b0b      	ldr	r3, [pc, #44]	; (8007a14 <vPortSetupTimerInterrupt+0x38>)
 80079e8:	2200      	movs	r2, #0
 80079ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80079ec:	4b0a      	ldr	r3, [pc, #40]	; (8007a18 <vPortSetupTimerInterrupt+0x3c>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a0a      	ldr	r2, [pc, #40]	; (8007a1c <vPortSetupTimerInterrupt+0x40>)
 80079f2:	fba2 2303 	umull	r2, r3, r2, r3
 80079f6:	099b      	lsrs	r3, r3, #6
 80079f8:	4a09      	ldr	r2, [pc, #36]	; (8007a20 <vPortSetupTimerInterrupt+0x44>)
 80079fa:	3b01      	subs	r3, #1
 80079fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80079fe:	4b04      	ldr	r3, [pc, #16]	; (8007a10 <vPortSetupTimerInterrupt+0x34>)
 8007a00:	2207      	movs	r2, #7
 8007a02:	601a      	str	r2, [r3, #0]
}
 8007a04:	bf00      	nop
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	e000e010 	.word	0xe000e010
 8007a14:	e000e018 	.word	0xe000e018
 8007a18:	20000004 	.word	0x20000004
 8007a1c:	10624dd3 	.word	0x10624dd3
 8007a20:	e000e014 	.word	0xe000e014

08007a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007a34 <vPortEnableVFP+0x10>
 8007a28:	6801      	ldr	r1, [r0, #0]
 8007a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007a2e:	6001      	str	r1, [r0, #0]
 8007a30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a32:	bf00      	nop
 8007a34:	e000ed88 	.word	0xe000ed88

08007a38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b08a      	sub	sp, #40	; 0x28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a40:	2300      	movs	r3, #0
 8007a42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a44:	f7ff f9f0 	bl	8006e28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a48:	4b5b      	ldr	r3, [pc, #364]	; (8007bb8 <pvPortMalloc+0x180>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a50:	f000 f920 	bl	8007c94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a54:	4b59      	ldr	r3, [pc, #356]	; (8007bbc <pvPortMalloc+0x184>)
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f040 8093 	bne.w	8007b88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d01d      	beq.n	8007aa4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007a68:	2208      	movs	r2, #8
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f003 0307 	and.w	r3, r3, #7
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d014      	beq.n	8007aa4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f023 0307 	bic.w	r3, r3, #7
 8007a80:	3308      	adds	r3, #8
 8007a82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00a      	beq.n	8007aa4 <pvPortMalloc+0x6c>
	__asm volatile
 8007a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	617b      	str	r3, [r7, #20]
}
 8007aa0:	bf00      	nop
 8007aa2:	e7fe      	b.n	8007aa2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d06e      	beq.n	8007b88 <pvPortMalloc+0x150>
 8007aaa:	4b45      	ldr	r3, [pc, #276]	; (8007bc0 <pvPortMalloc+0x188>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d869      	bhi.n	8007b88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007ab4:	4b43      	ldr	r3, [pc, #268]	; (8007bc4 <pvPortMalloc+0x18c>)
 8007ab6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ab8:	4b42      	ldr	r3, [pc, #264]	; (8007bc4 <pvPortMalloc+0x18c>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007abe:	e004      	b.n	8007aca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d903      	bls.n	8007adc <pvPortMalloc+0xa4>
 8007ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1f1      	bne.n	8007ac0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007adc:	4b36      	ldr	r3, [pc, #216]	; (8007bb8 <pvPortMalloc+0x180>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d050      	beq.n	8007b88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ae6:	6a3b      	ldr	r3, [r7, #32]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	2208      	movs	r2, #8
 8007aec:	4413      	add	r3, r2
 8007aee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	1ad2      	subs	r2, r2, r3
 8007b00:	2308      	movs	r3, #8
 8007b02:	005b      	lsls	r3, r3, #1
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d91f      	bls.n	8007b48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d00a      	beq.n	8007b30 <pvPortMalloc+0xf8>
	__asm volatile
 8007b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	613b      	str	r3, [r7, #16]
}
 8007b2c:	bf00      	nop
 8007b2e:	e7fe      	b.n	8007b2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	685a      	ldr	r2, [r3, #4]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	1ad2      	subs	r2, r2, r3
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b42:	69b8      	ldr	r0, [r7, #24]
 8007b44:	f000 f908 	bl	8007d58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b48:	4b1d      	ldr	r3, [pc, #116]	; (8007bc0 <pvPortMalloc+0x188>)
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	4a1b      	ldr	r2, [pc, #108]	; (8007bc0 <pvPortMalloc+0x188>)
 8007b54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b56:	4b1a      	ldr	r3, [pc, #104]	; (8007bc0 <pvPortMalloc+0x188>)
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	4b1b      	ldr	r3, [pc, #108]	; (8007bc8 <pvPortMalloc+0x190>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d203      	bcs.n	8007b6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b62:	4b17      	ldr	r3, [pc, #92]	; (8007bc0 <pvPortMalloc+0x188>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a18      	ldr	r2, [pc, #96]	; (8007bc8 <pvPortMalloc+0x190>)
 8007b68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	685a      	ldr	r2, [r3, #4]
 8007b6e:	4b13      	ldr	r3, [pc, #76]	; (8007bbc <pvPortMalloc+0x184>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	431a      	orrs	r2, r3
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007b7e:	4b13      	ldr	r3, [pc, #76]	; (8007bcc <pvPortMalloc+0x194>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3301      	adds	r3, #1
 8007b84:	4a11      	ldr	r2, [pc, #68]	; (8007bcc <pvPortMalloc+0x194>)
 8007b86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b88:	f7ff f95c 	bl	8006e44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	f003 0307 	and.w	r3, r3, #7
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00a      	beq.n	8007bac <pvPortMalloc+0x174>
	__asm volatile
 8007b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9a:	f383 8811 	msr	BASEPRI, r3
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f3bf 8f4f 	dsb	sy
 8007ba6:	60fb      	str	r3, [r7, #12]
}
 8007ba8:	bf00      	nop
 8007baa:	e7fe      	b.n	8007baa <pvPortMalloc+0x172>
	return pvReturn;
 8007bac:	69fb      	ldr	r3, [r7, #28]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3728      	adds	r7, #40	; 0x28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	2000181c 	.word	0x2000181c
 8007bbc:	20001830 	.word	0x20001830
 8007bc0:	20001820 	.word	0x20001820
 8007bc4:	20001814 	.word	0x20001814
 8007bc8:	20001824 	.word	0x20001824
 8007bcc:	20001828 	.word	0x20001828

08007bd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d04d      	beq.n	8007c7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007be2:	2308      	movs	r3, #8
 8007be4:	425b      	negs	r3, r3
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	4413      	add	r3, r2
 8007bea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	4b24      	ldr	r3, [pc, #144]	; (8007c88 <vPortFree+0xb8>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10a      	bne.n	8007c14 <vPortFree+0x44>
	__asm volatile
 8007bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c02:	f383 8811 	msr	BASEPRI, r3
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	f3bf 8f4f 	dsb	sy
 8007c0e:	60fb      	str	r3, [r7, #12]
}
 8007c10:	bf00      	nop
 8007c12:	e7fe      	b.n	8007c12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00a      	beq.n	8007c32 <vPortFree+0x62>
	__asm volatile
 8007c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	60bb      	str	r3, [r7, #8]
}
 8007c2e:	bf00      	nop
 8007c30:	e7fe      	b.n	8007c30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	4b14      	ldr	r3, [pc, #80]	; (8007c88 <vPortFree+0xb8>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d01e      	beq.n	8007c7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d11a      	bne.n	8007c7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	685a      	ldr	r2, [r3, #4]
 8007c4c:	4b0e      	ldr	r3, [pc, #56]	; (8007c88 <vPortFree+0xb8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	43db      	mvns	r3, r3
 8007c52:	401a      	ands	r2, r3
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c58:	f7ff f8e6 	bl	8006e28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	685a      	ldr	r2, [r3, #4]
 8007c60:	4b0a      	ldr	r3, [pc, #40]	; (8007c8c <vPortFree+0xbc>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4413      	add	r3, r2
 8007c66:	4a09      	ldr	r2, [pc, #36]	; (8007c8c <vPortFree+0xbc>)
 8007c68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c6a:	6938      	ldr	r0, [r7, #16]
 8007c6c:	f000 f874 	bl	8007d58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007c70:	4b07      	ldr	r3, [pc, #28]	; (8007c90 <vPortFree+0xc0>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	3301      	adds	r3, #1
 8007c76:	4a06      	ldr	r2, [pc, #24]	; (8007c90 <vPortFree+0xc0>)
 8007c78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007c7a:	f7ff f8e3 	bl	8006e44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c7e:	bf00      	nop
 8007c80:	3718      	adds	r7, #24
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	20001830 	.word	0x20001830
 8007c8c:	20001820 	.word	0x20001820
 8007c90:	2000182c 	.word	0x2000182c

08007c94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c9a:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ca0:	4b27      	ldr	r3, [pc, #156]	; (8007d40 <prvHeapInit+0xac>)
 8007ca2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00c      	beq.n	8007cc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3307      	adds	r3, #7
 8007cb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f023 0307 	bic.w	r3, r3, #7
 8007cba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007cbc:	68ba      	ldr	r2, [r7, #8]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	4a1f      	ldr	r2, [pc, #124]	; (8007d40 <prvHeapInit+0xac>)
 8007cc4:	4413      	add	r3, r2
 8007cc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007ccc:	4a1d      	ldr	r2, [pc, #116]	; (8007d44 <prvHeapInit+0xb0>)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007cd2:	4b1c      	ldr	r3, [pc, #112]	; (8007d44 <prvHeapInit+0xb0>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	4413      	add	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ce0:	2208      	movs	r2, #8
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	1a9b      	subs	r3, r3, r2
 8007ce6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0307 	bic.w	r3, r3, #7
 8007cee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	4a15      	ldr	r2, [pc, #84]	; (8007d48 <prvHeapInit+0xb4>)
 8007cf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007cf6:	4b14      	ldr	r3, [pc, #80]	; (8007d48 <prvHeapInit+0xb4>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007cfe:	4b12      	ldr	r3, [pc, #72]	; (8007d48 <prvHeapInit+0xb4>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2200      	movs	r2, #0
 8007d04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	1ad2      	subs	r2, r2, r3
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d14:	4b0c      	ldr	r3, [pc, #48]	; (8007d48 <prvHeapInit+0xb4>)
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	4a0a      	ldr	r2, [pc, #40]	; (8007d4c <prvHeapInit+0xb8>)
 8007d22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	4a09      	ldr	r2, [pc, #36]	; (8007d50 <prvHeapInit+0xbc>)
 8007d2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007d2c:	4b09      	ldr	r3, [pc, #36]	; (8007d54 <prvHeapInit+0xc0>)
 8007d2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007d32:	601a      	str	r2, [r3, #0]
}
 8007d34:	bf00      	nop
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	2000048c 	.word	0x2000048c
 8007d44:	20001814 	.word	0x20001814
 8007d48:	2000181c 	.word	0x2000181c
 8007d4c:	20001824 	.word	0x20001824
 8007d50:	20001820 	.word	0x20001820
 8007d54:	20001830 	.word	0x20001830

08007d58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d60:	4b28      	ldr	r3, [pc, #160]	; (8007e04 <prvInsertBlockIntoFreeList+0xac>)
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	e002      	b.n	8007d6c <prvInsertBlockIntoFreeList+0x14>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	60fb      	str	r3, [r7, #12]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d8f7      	bhi.n	8007d66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	4413      	add	r3, r2
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d108      	bne.n	8007d9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	441a      	add	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	68ba      	ldr	r2, [r7, #8]
 8007da4:	441a      	add	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d118      	bne.n	8007de0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	4b15      	ldr	r3, [pc, #84]	; (8007e08 <prvInsertBlockIntoFreeList+0xb0>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d00d      	beq.n	8007dd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	441a      	add	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	601a      	str	r2, [r3, #0]
 8007dd4:	e008      	b.n	8007de8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007dd6:	4b0c      	ldr	r3, [pc, #48]	; (8007e08 <prvInsertBlockIntoFreeList+0xb0>)
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	601a      	str	r2, [r3, #0]
 8007dde:	e003      	b.n	8007de8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d002      	beq.n	8007df6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007df6:	bf00      	nop
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	20001814 	.word	0x20001814
 8007e08:	2000181c 	.word	0x2000181c

08007e0c <__errno>:
 8007e0c:	4b01      	ldr	r3, [pc, #4]	; (8007e14 <__errno+0x8>)
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000070 	.word	0x20000070

08007e18 <__libc_init_array>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	4d0d      	ldr	r5, [pc, #52]	; (8007e50 <__libc_init_array+0x38>)
 8007e1c:	4c0d      	ldr	r4, [pc, #52]	; (8007e54 <__libc_init_array+0x3c>)
 8007e1e:	1b64      	subs	r4, r4, r5
 8007e20:	10a4      	asrs	r4, r4, #2
 8007e22:	2600      	movs	r6, #0
 8007e24:	42a6      	cmp	r6, r4
 8007e26:	d109      	bne.n	8007e3c <__libc_init_array+0x24>
 8007e28:	4d0b      	ldr	r5, [pc, #44]	; (8007e58 <__libc_init_array+0x40>)
 8007e2a:	4c0c      	ldr	r4, [pc, #48]	; (8007e5c <__libc_init_array+0x44>)
 8007e2c:	f000 fe40 	bl	8008ab0 <_init>
 8007e30:	1b64      	subs	r4, r4, r5
 8007e32:	10a4      	asrs	r4, r4, #2
 8007e34:	2600      	movs	r6, #0
 8007e36:	42a6      	cmp	r6, r4
 8007e38:	d105      	bne.n	8007e46 <__libc_init_array+0x2e>
 8007e3a:	bd70      	pop	{r4, r5, r6, pc}
 8007e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e40:	4798      	blx	r3
 8007e42:	3601      	adds	r6, #1
 8007e44:	e7ee      	b.n	8007e24 <__libc_init_array+0xc>
 8007e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e4a:	4798      	blx	r3
 8007e4c:	3601      	adds	r6, #1
 8007e4e:	e7f2      	b.n	8007e36 <__libc_init_array+0x1e>
 8007e50:	08008d60 	.word	0x08008d60
 8007e54:	08008d60 	.word	0x08008d60
 8007e58:	08008d60 	.word	0x08008d60
 8007e5c:	08008d64 	.word	0x08008d64

08007e60 <memcpy>:
 8007e60:	440a      	add	r2, r1
 8007e62:	4291      	cmp	r1, r2
 8007e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e68:	d100      	bne.n	8007e6c <memcpy+0xc>
 8007e6a:	4770      	bx	lr
 8007e6c:	b510      	push	{r4, lr}
 8007e6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e76:	4291      	cmp	r1, r2
 8007e78:	d1f9      	bne.n	8007e6e <memcpy+0xe>
 8007e7a:	bd10      	pop	{r4, pc}

08007e7c <memset>:
 8007e7c:	4402      	add	r2, r0
 8007e7e:	4603      	mov	r3, r0
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d100      	bne.n	8007e86 <memset+0xa>
 8007e84:	4770      	bx	lr
 8007e86:	f803 1b01 	strb.w	r1, [r3], #1
 8007e8a:	e7f9      	b.n	8007e80 <memset+0x4>

08007e8c <sniprintf>:
 8007e8c:	b40c      	push	{r2, r3}
 8007e8e:	b530      	push	{r4, r5, lr}
 8007e90:	4b17      	ldr	r3, [pc, #92]	; (8007ef0 <sniprintf+0x64>)
 8007e92:	1e0c      	subs	r4, r1, #0
 8007e94:	681d      	ldr	r5, [r3, #0]
 8007e96:	b09d      	sub	sp, #116	; 0x74
 8007e98:	da08      	bge.n	8007eac <sniprintf+0x20>
 8007e9a:	238b      	movs	r3, #139	; 0x8b
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea2:	b01d      	add	sp, #116	; 0x74
 8007ea4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ea8:	b002      	add	sp, #8
 8007eaa:	4770      	bx	lr
 8007eac:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007eb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007eb4:	bf14      	ite	ne
 8007eb6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007eba:	4623      	moveq	r3, r4
 8007ebc:	9304      	str	r3, [sp, #16]
 8007ebe:	9307      	str	r3, [sp, #28]
 8007ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007ec4:	9002      	str	r0, [sp, #8]
 8007ec6:	9006      	str	r0, [sp, #24]
 8007ec8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007ecc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007ece:	ab21      	add	r3, sp, #132	; 0x84
 8007ed0:	a902      	add	r1, sp, #8
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	9301      	str	r3, [sp, #4]
 8007ed6:	f000 f915 	bl	8008104 <_svfiprintf_r>
 8007eda:	1c43      	adds	r3, r0, #1
 8007edc:	bfbc      	itt	lt
 8007ede:	238b      	movlt	r3, #139	; 0x8b
 8007ee0:	602b      	strlt	r3, [r5, #0]
 8007ee2:	2c00      	cmp	r4, #0
 8007ee4:	d0dd      	beq.n	8007ea2 <sniprintf+0x16>
 8007ee6:	9b02      	ldr	r3, [sp, #8]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	701a      	strb	r2, [r3, #0]
 8007eec:	e7d9      	b.n	8007ea2 <sniprintf+0x16>
 8007eee:	bf00      	nop
 8007ef0:	20000070 	.word	0x20000070

08007ef4 <__retarget_lock_acquire_recursive>:
 8007ef4:	4770      	bx	lr

08007ef6 <__retarget_lock_release_recursive>:
 8007ef6:	4770      	bx	lr

08007ef8 <_free_r>:
 8007ef8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007efa:	2900      	cmp	r1, #0
 8007efc:	d048      	beq.n	8007f90 <_free_r+0x98>
 8007efe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f02:	9001      	str	r0, [sp, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f1a1 0404 	sub.w	r4, r1, #4
 8007f0a:	bfb8      	it	lt
 8007f0c:	18e4      	addlt	r4, r4, r3
 8007f0e:	f000 fbb7 	bl	8008680 <__malloc_lock>
 8007f12:	4a20      	ldr	r2, [pc, #128]	; (8007f94 <_free_r+0x9c>)
 8007f14:	9801      	ldr	r0, [sp, #4]
 8007f16:	6813      	ldr	r3, [r2, #0]
 8007f18:	4615      	mov	r5, r2
 8007f1a:	b933      	cbnz	r3, 8007f2a <_free_r+0x32>
 8007f1c:	6063      	str	r3, [r4, #4]
 8007f1e:	6014      	str	r4, [r2, #0]
 8007f20:	b003      	add	sp, #12
 8007f22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f26:	f000 bbb1 	b.w	800868c <__malloc_unlock>
 8007f2a:	42a3      	cmp	r3, r4
 8007f2c:	d90b      	bls.n	8007f46 <_free_r+0x4e>
 8007f2e:	6821      	ldr	r1, [r4, #0]
 8007f30:	1862      	adds	r2, r4, r1
 8007f32:	4293      	cmp	r3, r2
 8007f34:	bf04      	itt	eq
 8007f36:	681a      	ldreq	r2, [r3, #0]
 8007f38:	685b      	ldreq	r3, [r3, #4]
 8007f3a:	6063      	str	r3, [r4, #4]
 8007f3c:	bf04      	itt	eq
 8007f3e:	1852      	addeq	r2, r2, r1
 8007f40:	6022      	streq	r2, [r4, #0]
 8007f42:	602c      	str	r4, [r5, #0]
 8007f44:	e7ec      	b.n	8007f20 <_free_r+0x28>
 8007f46:	461a      	mov	r2, r3
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	b10b      	cbz	r3, 8007f50 <_free_r+0x58>
 8007f4c:	42a3      	cmp	r3, r4
 8007f4e:	d9fa      	bls.n	8007f46 <_free_r+0x4e>
 8007f50:	6811      	ldr	r1, [r2, #0]
 8007f52:	1855      	adds	r5, r2, r1
 8007f54:	42a5      	cmp	r5, r4
 8007f56:	d10b      	bne.n	8007f70 <_free_r+0x78>
 8007f58:	6824      	ldr	r4, [r4, #0]
 8007f5a:	4421      	add	r1, r4
 8007f5c:	1854      	adds	r4, r2, r1
 8007f5e:	42a3      	cmp	r3, r4
 8007f60:	6011      	str	r1, [r2, #0]
 8007f62:	d1dd      	bne.n	8007f20 <_free_r+0x28>
 8007f64:	681c      	ldr	r4, [r3, #0]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	6053      	str	r3, [r2, #4]
 8007f6a:	4421      	add	r1, r4
 8007f6c:	6011      	str	r1, [r2, #0]
 8007f6e:	e7d7      	b.n	8007f20 <_free_r+0x28>
 8007f70:	d902      	bls.n	8007f78 <_free_r+0x80>
 8007f72:	230c      	movs	r3, #12
 8007f74:	6003      	str	r3, [r0, #0]
 8007f76:	e7d3      	b.n	8007f20 <_free_r+0x28>
 8007f78:	6825      	ldr	r5, [r4, #0]
 8007f7a:	1961      	adds	r1, r4, r5
 8007f7c:	428b      	cmp	r3, r1
 8007f7e:	bf04      	itt	eq
 8007f80:	6819      	ldreq	r1, [r3, #0]
 8007f82:	685b      	ldreq	r3, [r3, #4]
 8007f84:	6063      	str	r3, [r4, #4]
 8007f86:	bf04      	itt	eq
 8007f88:	1949      	addeq	r1, r1, r5
 8007f8a:	6021      	streq	r1, [r4, #0]
 8007f8c:	6054      	str	r4, [r2, #4]
 8007f8e:	e7c7      	b.n	8007f20 <_free_r+0x28>
 8007f90:	b003      	add	sp, #12
 8007f92:	bd30      	pop	{r4, r5, pc}
 8007f94:	20001834 	.word	0x20001834

08007f98 <_malloc_r>:
 8007f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9a:	1ccd      	adds	r5, r1, #3
 8007f9c:	f025 0503 	bic.w	r5, r5, #3
 8007fa0:	3508      	adds	r5, #8
 8007fa2:	2d0c      	cmp	r5, #12
 8007fa4:	bf38      	it	cc
 8007fa6:	250c      	movcc	r5, #12
 8007fa8:	2d00      	cmp	r5, #0
 8007faa:	4606      	mov	r6, r0
 8007fac:	db01      	blt.n	8007fb2 <_malloc_r+0x1a>
 8007fae:	42a9      	cmp	r1, r5
 8007fb0:	d903      	bls.n	8007fba <_malloc_r+0x22>
 8007fb2:	230c      	movs	r3, #12
 8007fb4:	6033      	str	r3, [r6, #0]
 8007fb6:	2000      	movs	r0, #0
 8007fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fba:	f000 fb61 	bl	8008680 <__malloc_lock>
 8007fbe:	4921      	ldr	r1, [pc, #132]	; (8008044 <_malloc_r+0xac>)
 8007fc0:	680a      	ldr	r2, [r1, #0]
 8007fc2:	4614      	mov	r4, r2
 8007fc4:	b99c      	cbnz	r4, 8007fee <_malloc_r+0x56>
 8007fc6:	4f20      	ldr	r7, [pc, #128]	; (8008048 <_malloc_r+0xb0>)
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	b923      	cbnz	r3, 8007fd6 <_malloc_r+0x3e>
 8007fcc:	4621      	mov	r1, r4
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f000 fb2c 	bl	800862c <_sbrk_r>
 8007fd4:	6038      	str	r0, [r7, #0]
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f000 fb27 	bl	800862c <_sbrk_r>
 8007fde:	1c43      	adds	r3, r0, #1
 8007fe0:	d123      	bne.n	800802a <_malloc_r+0x92>
 8007fe2:	230c      	movs	r3, #12
 8007fe4:	6033      	str	r3, [r6, #0]
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	f000 fb50 	bl	800868c <__malloc_unlock>
 8007fec:	e7e3      	b.n	8007fb6 <_malloc_r+0x1e>
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	1b5b      	subs	r3, r3, r5
 8007ff2:	d417      	bmi.n	8008024 <_malloc_r+0x8c>
 8007ff4:	2b0b      	cmp	r3, #11
 8007ff6:	d903      	bls.n	8008000 <_malloc_r+0x68>
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	441c      	add	r4, r3
 8007ffc:	6025      	str	r5, [r4, #0]
 8007ffe:	e004      	b.n	800800a <_malloc_r+0x72>
 8008000:	6863      	ldr	r3, [r4, #4]
 8008002:	42a2      	cmp	r2, r4
 8008004:	bf0c      	ite	eq
 8008006:	600b      	streq	r3, [r1, #0]
 8008008:	6053      	strne	r3, [r2, #4]
 800800a:	4630      	mov	r0, r6
 800800c:	f000 fb3e 	bl	800868c <__malloc_unlock>
 8008010:	f104 000b 	add.w	r0, r4, #11
 8008014:	1d23      	adds	r3, r4, #4
 8008016:	f020 0007 	bic.w	r0, r0, #7
 800801a:	1ac2      	subs	r2, r0, r3
 800801c:	d0cc      	beq.n	8007fb8 <_malloc_r+0x20>
 800801e:	1a1b      	subs	r3, r3, r0
 8008020:	50a3      	str	r3, [r4, r2]
 8008022:	e7c9      	b.n	8007fb8 <_malloc_r+0x20>
 8008024:	4622      	mov	r2, r4
 8008026:	6864      	ldr	r4, [r4, #4]
 8008028:	e7cc      	b.n	8007fc4 <_malloc_r+0x2c>
 800802a:	1cc4      	adds	r4, r0, #3
 800802c:	f024 0403 	bic.w	r4, r4, #3
 8008030:	42a0      	cmp	r0, r4
 8008032:	d0e3      	beq.n	8007ffc <_malloc_r+0x64>
 8008034:	1a21      	subs	r1, r4, r0
 8008036:	4630      	mov	r0, r6
 8008038:	f000 faf8 	bl	800862c <_sbrk_r>
 800803c:	3001      	adds	r0, #1
 800803e:	d1dd      	bne.n	8007ffc <_malloc_r+0x64>
 8008040:	e7cf      	b.n	8007fe2 <_malloc_r+0x4a>
 8008042:	bf00      	nop
 8008044:	20001834 	.word	0x20001834
 8008048:	20001838 	.word	0x20001838

0800804c <__ssputs_r>:
 800804c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008050:	688e      	ldr	r6, [r1, #8]
 8008052:	429e      	cmp	r6, r3
 8008054:	4682      	mov	sl, r0
 8008056:	460c      	mov	r4, r1
 8008058:	4690      	mov	r8, r2
 800805a:	461f      	mov	r7, r3
 800805c:	d838      	bhi.n	80080d0 <__ssputs_r+0x84>
 800805e:	898a      	ldrh	r2, [r1, #12]
 8008060:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008064:	d032      	beq.n	80080cc <__ssputs_r+0x80>
 8008066:	6825      	ldr	r5, [r4, #0]
 8008068:	6909      	ldr	r1, [r1, #16]
 800806a:	eba5 0901 	sub.w	r9, r5, r1
 800806e:	6965      	ldr	r5, [r4, #20]
 8008070:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008074:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008078:	3301      	adds	r3, #1
 800807a:	444b      	add	r3, r9
 800807c:	106d      	asrs	r5, r5, #1
 800807e:	429d      	cmp	r5, r3
 8008080:	bf38      	it	cc
 8008082:	461d      	movcc	r5, r3
 8008084:	0553      	lsls	r3, r2, #21
 8008086:	d531      	bpl.n	80080ec <__ssputs_r+0xa0>
 8008088:	4629      	mov	r1, r5
 800808a:	f7ff ff85 	bl	8007f98 <_malloc_r>
 800808e:	4606      	mov	r6, r0
 8008090:	b950      	cbnz	r0, 80080a8 <__ssputs_r+0x5c>
 8008092:	230c      	movs	r3, #12
 8008094:	f8ca 3000 	str.w	r3, [sl]
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800809e:	81a3      	strh	r3, [r4, #12]
 80080a0:	f04f 30ff 	mov.w	r0, #4294967295
 80080a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a8:	6921      	ldr	r1, [r4, #16]
 80080aa:	464a      	mov	r2, r9
 80080ac:	f7ff fed8 	bl	8007e60 <memcpy>
 80080b0:	89a3      	ldrh	r3, [r4, #12]
 80080b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ba:	81a3      	strh	r3, [r4, #12]
 80080bc:	6126      	str	r6, [r4, #16]
 80080be:	6165      	str	r5, [r4, #20]
 80080c0:	444e      	add	r6, r9
 80080c2:	eba5 0509 	sub.w	r5, r5, r9
 80080c6:	6026      	str	r6, [r4, #0]
 80080c8:	60a5      	str	r5, [r4, #8]
 80080ca:	463e      	mov	r6, r7
 80080cc:	42be      	cmp	r6, r7
 80080ce:	d900      	bls.n	80080d2 <__ssputs_r+0x86>
 80080d0:	463e      	mov	r6, r7
 80080d2:	4632      	mov	r2, r6
 80080d4:	6820      	ldr	r0, [r4, #0]
 80080d6:	4641      	mov	r1, r8
 80080d8:	f000 fab8 	bl	800864c <memmove>
 80080dc:	68a3      	ldr	r3, [r4, #8]
 80080de:	6822      	ldr	r2, [r4, #0]
 80080e0:	1b9b      	subs	r3, r3, r6
 80080e2:	4432      	add	r2, r6
 80080e4:	60a3      	str	r3, [r4, #8]
 80080e6:	6022      	str	r2, [r4, #0]
 80080e8:	2000      	movs	r0, #0
 80080ea:	e7db      	b.n	80080a4 <__ssputs_r+0x58>
 80080ec:	462a      	mov	r2, r5
 80080ee:	f000 fad3 	bl	8008698 <_realloc_r>
 80080f2:	4606      	mov	r6, r0
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d1e1      	bne.n	80080bc <__ssputs_r+0x70>
 80080f8:	6921      	ldr	r1, [r4, #16]
 80080fa:	4650      	mov	r0, sl
 80080fc:	f7ff fefc 	bl	8007ef8 <_free_r>
 8008100:	e7c7      	b.n	8008092 <__ssputs_r+0x46>
	...

08008104 <_svfiprintf_r>:
 8008104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008108:	4698      	mov	r8, r3
 800810a:	898b      	ldrh	r3, [r1, #12]
 800810c:	061b      	lsls	r3, r3, #24
 800810e:	b09d      	sub	sp, #116	; 0x74
 8008110:	4607      	mov	r7, r0
 8008112:	460d      	mov	r5, r1
 8008114:	4614      	mov	r4, r2
 8008116:	d50e      	bpl.n	8008136 <_svfiprintf_r+0x32>
 8008118:	690b      	ldr	r3, [r1, #16]
 800811a:	b963      	cbnz	r3, 8008136 <_svfiprintf_r+0x32>
 800811c:	2140      	movs	r1, #64	; 0x40
 800811e:	f7ff ff3b 	bl	8007f98 <_malloc_r>
 8008122:	6028      	str	r0, [r5, #0]
 8008124:	6128      	str	r0, [r5, #16]
 8008126:	b920      	cbnz	r0, 8008132 <_svfiprintf_r+0x2e>
 8008128:	230c      	movs	r3, #12
 800812a:	603b      	str	r3, [r7, #0]
 800812c:	f04f 30ff 	mov.w	r0, #4294967295
 8008130:	e0d1      	b.n	80082d6 <_svfiprintf_r+0x1d2>
 8008132:	2340      	movs	r3, #64	; 0x40
 8008134:	616b      	str	r3, [r5, #20]
 8008136:	2300      	movs	r3, #0
 8008138:	9309      	str	r3, [sp, #36]	; 0x24
 800813a:	2320      	movs	r3, #32
 800813c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008140:	f8cd 800c 	str.w	r8, [sp, #12]
 8008144:	2330      	movs	r3, #48	; 0x30
 8008146:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082f0 <_svfiprintf_r+0x1ec>
 800814a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800814e:	f04f 0901 	mov.w	r9, #1
 8008152:	4623      	mov	r3, r4
 8008154:	469a      	mov	sl, r3
 8008156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800815a:	b10a      	cbz	r2, 8008160 <_svfiprintf_r+0x5c>
 800815c:	2a25      	cmp	r2, #37	; 0x25
 800815e:	d1f9      	bne.n	8008154 <_svfiprintf_r+0x50>
 8008160:	ebba 0b04 	subs.w	fp, sl, r4
 8008164:	d00b      	beq.n	800817e <_svfiprintf_r+0x7a>
 8008166:	465b      	mov	r3, fp
 8008168:	4622      	mov	r2, r4
 800816a:	4629      	mov	r1, r5
 800816c:	4638      	mov	r0, r7
 800816e:	f7ff ff6d 	bl	800804c <__ssputs_r>
 8008172:	3001      	adds	r0, #1
 8008174:	f000 80aa 	beq.w	80082cc <_svfiprintf_r+0x1c8>
 8008178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800817a:	445a      	add	r2, fp
 800817c:	9209      	str	r2, [sp, #36]	; 0x24
 800817e:	f89a 3000 	ldrb.w	r3, [sl]
 8008182:	2b00      	cmp	r3, #0
 8008184:	f000 80a2 	beq.w	80082cc <_svfiprintf_r+0x1c8>
 8008188:	2300      	movs	r3, #0
 800818a:	f04f 32ff 	mov.w	r2, #4294967295
 800818e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008192:	f10a 0a01 	add.w	sl, sl, #1
 8008196:	9304      	str	r3, [sp, #16]
 8008198:	9307      	str	r3, [sp, #28]
 800819a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800819e:	931a      	str	r3, [sp, #104]	; 0x68
 80081a0:	4654      	mov	r4, sl
 80081a2:	2205      	movs	r2, #5
 80081a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a8:	4851      	ldr	r0, [pc, #324]	; (80082f0 <_svfiprintf_r+0x1ec>)
 80081aa:	f7f8 f811 	bl	80001d0 <memchr>
 80081ae:	9a04      	ldr	r2, [sp, #16]
 80081b0:	b9d8      	cbnz	r0, 80081ea <_svfiprintf_r+0xe6>
 80081b2:	06d0      	lsls	r0, r2, #27
 80081b4:	bf44      	itt	mi
 80081b6:	2320      	movmi	r3, #32
 80081b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081bc:	0711      	lsls	r1, r2, #28
 80081be:	bf44      	itt	mi
 80081c0:	232b      	movmi	r3, #43	; 0x2b
 80081c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081c6:	f89a 3000 	ldrb.w	r3, [sl]
 80081ca:	2b2a      	cmp	r3, #42	; 0x2a
 80081cc:	d015      	beq.n	80081fa <_svfiprintf_r+0xf6>
 80081ce:	9a07      	ldr	r2, [sp, #28]
 80081d0:	4654      	mov	r4, sl
 80081d2:	2000      	movs	r0, #0
 80081d4:	f04f 0c0a 	mov.w	ip, #10
 80081d8:	4621      	mov	r1, r4
 80081da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081de:	3b30      	subs	r3, #48	; 0x30
 80081e0:	2b09      	cmp	r3, #9
 80081e2:	d94e      	bls.n	8008282 <_svfiprintf_r+0x17e>
 80081e4:	b1b0      	cbz	r0, 8008214 <_svfiprintf_r+0x110>
 80081e6:	9207      	str	r2, [sp, #28]
 80081e8:	e014      	b.n	8008214 <_svfiprintf_r+0x110>
 80081ea:	eba0 0308 	sub.w	r3, r0, r8
 80081ee:	fa09 f303 	lsl.w	r3, r9, r3
 80081f2:	4313      	orrs	r3, r2
 80081f4:	9304      	str	r3, [sp, #16]
 80081f6:	46a2      	mov	sl, r4
 80081f8:	e7d2      	b.n	80081a0 <_svfiprintf_r+0x9c>
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	1d19      	adds	r1, r3, #4
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	9103      	str	r1, [sp, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	bfbb      	ittet	lt
 8008206:	425b      	neglt	r3, r3
 8008208:	f042 0202 	orrlt.w	r2, r2, #2
 800820c:	9307      	strge	r3, [sp, #28]
 800820e:	9307      	strlt	r3, [sp, #28]
 8008210:	bfb8      	it	lt
 8008212:	9204      	strlt	r2, [sp, #16]
 8008214:	7823      	ldrb	r3, [r4, #0]
 8008216:	2b2e      	cmp	r3, #46	; 0x2e
 8008218:	d10c      	bne.n	8008234 <_svfiprintf_r+0x130>
 800821a:	7863      	ldrb	r3, [r4, #1]
 800821c:	2b2a      	cmp	r3, #42	; 0x2a
 800821e:	d135      	bne.n	800828c <_svfiprintf_r+0x188>
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	1d1a      	adds	r2, r3, #4
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	9203      	str	r2, [sp, #12]
 8008228:	2b00      	cmp	r3, #0
 800822a:	bfb8      	it	lt
 800822c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008230:	3402      	adds	r4, #2
 8008232:	9305      	str	r3, [sp, #20]
 8008234:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008300 <_svfiprintf_r+0x1fc>
 8008238:	7821      	ldrb	r1, [r4, #0]
 800823a:	2203      	movs	r2, #3
 800823c:	4650      	mov	r0, sl
 800823e:	f7f7 ffc7 	bl	80001d0 <memchr>
 8008242:	b140      	cbz	r0, 8008256 <_svfiprintf_r+0x152>
 8008244:	2340      	movs	r3, #64	; 0x40
 8008246:	eba0 000a 	sub.w	r0, r0, sl
 800824a:	fa03 f000 	lsl.w	r0, r3, r0
 800824e:	9b04      	ldr	r3, [sp, #16]
 8008250:	4303      	orrs	r3, r0
 8008252:	3401      	adds	r4, #1
 8008254:	9304      	str	r3, [sp, #16]
 8008256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800825a:	4826      	ldr	r0, [pc, #152]	; (80082f4 <_svfiprintf_r+0x1f0>)
 800825c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008260:	2206      	movs	r2, #6
 8008262:	f7f7 ffb5 	bl	80001d0 <memchr>
 8008266:	2800      	cmp	r0, #0
 8008268:	d038      	beq.n	80082dc <_svfiprintf_r+0x1d8>
 800826a:	4b23      	ldr	r3, [pc, #140]	; (80082f8 <_svfiprintf_r+0x1f4>)
 800826c:	bb1b      	cbnz	r3, 80082b6 <_svfiprintf_r+0x1b2>
 800826e:	9b03      	ldr	r3, [sp, #12]
 8008270:	3307      	adds	r3, #7
 8008272:	f023 0307 	bic.w	r3, r3, #7
 8008276:	3308      	adds	r3, #8
 8008278:	9303      	str	r3, [sp, #12]
 800827a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800827c:	4433      	add	r3, r6
 800827e:	9309      	str	r3, [sp, #36]	; 0x24
 8008280:	e767      	b.n	8008152 <_svfiprintf_r+0x4e>
 8008282:	fb0c 3202 	mla	r2, ip, r2, r3
 8008286:	460c      	mov	r4, r1
 8008288:	2001      	movs	r0, #1
 800828a:	e7a5      	b.n	80081d8 <_svfiprintf_r+0xd4>
 800828c:	2300      	movs	r3, #0
 800828e:	3401      	adds	r4, #1
 8008290:	9305      	str	r3, [sp, #20]
 8008292:	4619      	mov	r1, r3
 8008294:	f04f 0c0a 	mov.w	ip, #10
 8008298:	4620      	mov	r0, r4
 800829a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800829e:	3a30      	subs	r2, #48	; 0x30
 80082a0:	2a09      	cmp	r2, #9
 80082a2:	d903      	bls.n	80082ac <_svfiprintf_r+0x1a8>
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d0c5      	beq.n	8008234 <_svfiprintf_r+0x130>
 80082a8:	9105      	str	r1, [sp, #20]
 80082aa:	e7c3      	b.n	8008234 <_svfiprintf_r+0x130>
 80082ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80082b0:	4604      	mov	r4, r0
 80082b2:	2301      	movs	r3, #1
 80082b4:	e7f0      	b.n	8008298 <_svfiprintf_r+0x194>
 80082b6:	ab03      	add	r3, sp, #12
 80082b8:	9300      	str	r3, [sp, #0]
 80082ba:	462a      	mov	r2, r5
 80082bc:	4b0f      	ldr	r3, [pc, #60]	; (80082fc <_svfiprintf_r+0x1f8>)
 80082be:	a904      	add	r1, sp, #16
 80082c0:	4638      	mov	r0, r7
 80082c2:	f3af 8000 	nop.w
 80082c6:	1c42      	adds	r2, r0, #1
 80082c8:	4606      	mov	r6, r0
 80082ca:	d1d6      	bne.n	800827a <_svfiprintf_r+0x176>
 80082cc:	89ab      	ldrh	r3, [r5, #12]
 80082ce:	065b      	lsls	r3, r3, #25
 80082d0:	f53f af2c 	bmi.w	800812c <_svfiprintf_r+0x28>
 80082d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082d6:	b01d      	add	sp, #116	; 0x74
 80082d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082dc:	ab03      	add	r3, sp, #12
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	462a      	mov	r2, r5
 80082e2:	4b06      	ldr	r3, [pc, #24]	; (80082fc <_svfiprintf_r+0x1f8>)
 80082e4:	a904      	add	r1, sp, #16
 80082e6:	4638      	mov	r0, r7
 80082e8:	f000 f87a 	bl	80083e0 <_printf_i>
 80082ec:	e7eb      	b.n	80082c6 <_svfiprintf_r+0x1c2>
 80082ee:	bf00      	nop
 80082f0:	08008ce4 	.word	0x08008ce4
 80082f4:	08008cee 	.word	0x08008cee
 80082f8:	00000000 	.word	0x00000000
 80082fc:	0800804d 	.word	0x0800804d
 8008300:	08008cea 	.word	0x08008cea

08008304 <_printf_common>:
 8008304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008308:	4616      	mov	r6, r2
 800830a:	4699      	mov	r9, r3
 800830c:	688a      	ldr	r2, [r1, #8]
 800830e:	690b      	ldr	r3, [r1, #16]
 8008310:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008314:	4293      	cmp	r3, r2
 8008316:	bfb8      	it	lt
 8008318:	4613      	movlt	r3, r2
 800831a:	6033      	str	r3, [r6, #0]
 800831c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008320:	4607      	mov	r7, r0
 8008322:	460c      	mov	r4, r1
 8008324:	b10a      	cbz	r2, 800832a <_printf_common+0x26>
 8008326:	3301      	adds	r3, #1
 8008328:	6033      	str	r3, [r6, #0]
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	0699      	lsls	r1, r3, #26
 800832e:	bf42      	ittt	mi
 8008330:	6833      	ldrmi	r3, [r6, #0]
 8008332:	3302      	addmi	r3, #2
 8008334:	6033      	strmi	r3, [r6, #0]
 8008336:	6825      	ldr	r5, [r4, #0]
 8008338:	f015 0506 	ands.w	r5, r5, #6
 800833c:	d106      	bne.n	800834c <_printf_common+0x48>
 800833e:	f104 0a19 	add.w	sl, r4, #25
 8008342:	68e3      	ldr	r3, [r4, #12]
 8008344:	6832      	ldr	r2, [r6, #0]
 8008346:	1a9b      	subs	r3, r3, r2
 8008348:	42ab      	cmp	r3, r5
 800834a:	dc26      	bgt.n	800839a <_printf_common+0x96>
 800834c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008350:	1e13      	subs	r3, r2, #0
 8008352:	6822      	ldr	r2, [r4, #0]
 8008354:	bf18      	it	ne
 8008356:	2301      	movne	r3, #1
 8008358:	0692      	lsls	r2, r2, #26
 800835a:	d42b      	bmi.n	80083b4 <_printf_common+0xb0>
 800835c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008360:	4649      	mov	r1, r9
 8008362:	4638      	mov	r0, r7
 8008364:	47c0      	blx	r8
 8008366:	3001      	adds	r0, #1
 8008368:	d01e      	beq.n	80083a8 <_printf_common+0xa4>
 800836a:	6823      	ldr	r3, [r4, #0]
 800836c:	68e5      	ldr	r5, [r4, #12]
 800836e:	6832      	ldr	r2, [r6, #0]
 8008370:	f003 0306 	and.w	r3, r3, #6
 8008374:	2b04      	cmp	r3, #4
 8008376:	bf08      	it	eq
 8008378:	1aad      	subeq	r5, r5, r2
 800837a:	68a3      	ldr	r3, [r4, #8]
 800837c:	6922      	ldr	r2, [r4, #16]
 800837e:	bf0c      	ite	eq
 8008380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008384:	2500      	movne	r5, #0
 8008386:	4293      	cmp	r3, r2
 8008388:	bfc4      	itt	gt
 800838a:	1a9b      	subgt	r3, r3, r2
 800838c:	18ed      	addgt	r5, r5, r3
 800838e:	2600      	movs	r6, #0
 8008390:	341a      	adds	r4, #26
 8008392:	42b5      	cmp	r5, r6
 8008394:	d11a      	bne.n	80083cc <_printf_common+0xc8>
 8008396:	2000      	movs	r0, #0
 8008398:	e008      	b.n	80083ac <_printf_common+0xa8>
 800839a:	2301      	movs	r3, #1
 800839c:	4652      	mov	r2, sl
 800839e:	4649      	mov	r1, r9
 80083a0:	4638      	mov	r0, r7
 80083a2:	47c0      	blx	r8
 80083a4:	3001      	adds	r0, #1
 80083a6:	d103      	bne.n	80083b0 <_printf_common+0xac>
 80083a8:	f04f 30ff 	mov.w	r0, #4294967295
 80083ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b0:	3501      	adds	r5, #1
 80083b2:	e7c6      	b.n	8008342 <_printf_common+0x3e>
 80083b4:	18e1      	adds	r1, r4, r3
 80083b6:	1c5a      	adds	r2, r3, #1
 80083b8:	2030      	movs	r0, #48	; 0x30
 80083ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083be:	4422      	add	r2, r4
 80083c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083c8:	3302      	adds	r3, #2
 80083ca:	e7c7      	b.n	800835c <_printf_common+0x58>
 80083cc:	2301      	movs	r3, #1
 80083ce:	4622      	mov	r2, r4
 80083d0:	4649      	mov	r1, r9
 80083d2:	4638      	mov	r0, r7
 80083d4:	47c0      	blx	r8
 80083d6:	3001      	adds	r0, #1
 80083d8:	d0e6      	beq.n	80083a8 <_printf_common+0xa4>
 80083da:	3601      	adds	r6, #1
 80083dc:	e7d9      	b.n	8008392 <_printf_common+0x8e>
	...

080083e0 <_printf_i>:
 80083e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083e4:	460c      	mov	r4, r1
 80083e6:	4691      	mov	r9, r2
 80083e8:	7e27      	ldrb	r7, [r4, #24]
 80083ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80083ec:	2f78      	cmp	r7, #120	; 0x78
 80083ee:	4680      	mov	r8, r0
 80083f0:	469a      	mov	sl, r3
 80083f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80083f6:	d807      	bhi.n	8008408 <_printf_i+0x28>
 80083f8:	2f62      	cmp	r7, #98	; 0x62
 80083fa:	d80a      	bhi.n	8008412 <_printf_i+0x32>
 80083fc:	2f00      	cmp	r7, #0
 80083fe:	f000 80d8 	beq.w	80085b2 <_printf_i+0x1d2>
 8008402:	2f58      	cmp	r7, #88	; 0x58
 8008404:	f000 80a3 	beq.w	800854e <_printf_i+0x16e>
 8008408:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800840c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008410:	e03a      	b.n	8008488 <_printf_i+0xa8>
 8008412:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008416:	2b15      	cmp	r3, #21
 8008418:	d8f6      	bhi.n	8008408 <_printf_i+0x28>
 800841a:	a001      	add	r0, pc, #4	; (adr r0, 8008420 <_printf_i+0x40>)
 800841c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008420:	08008479 	.word	0x08008479
 8008424:	0800848d 	.word	0x0800848d
 8008428:	08008409 	.word	0x08008409
 800842c:	08008409 	.word	0x08008409
 8008430:	08008409 	.word	0x08008409
 8008434:	08008409 	.word	0x08008409
 8008438:	0800848d 	.word	0x0800848d
 800843c:	08008409 	.word	0x08008409
 8008440:	08008409 	.word	0x08008409
 8008444:	08008409 	.word	0x08008409
 8008448:	08008409 	.word	0x08008409
 800844c:	08008599 	.word	0x08008599
 8008450:	080084bd 	.word	0x080084bd
 8008454:	0800857b 	.word	0x0800857b
 8008458:	08008409 	.word	0x08008409
 800845c:	08008409 	.word	0x08008409
 8008460:	080085bb 	.word	0x080085bb
 8008464:	08008409 	.word	0x08008409
 8008468:	080084bd 	.word	0x080084bd
 800846c:	08008409 	.word	0x08008409
 8008470:	08008409 	.word	0x08008409
 8008474:	08008583 	.word	0x08008583
 8008478:	680b      	ldr	r3, [r1, #0]
 800847a:	1d1a      	adds	r2, r3, #4
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	600a      	str	r2, [r1, #0]
 8008480:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008484:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008488:	2301      	movs	r3, #1
 800848a:	e0a3      	b.n	80085d4 <_printf_i+0x1f4>
 800848c:	6825      	ldr	r5, [r4, #0]
 800848e:	6808      	ldr	r0, [r1, #0]
 8008490:	062e      	lsls	r6, r5, #24
 8008492:	f100 0304 	add.w	r3, r0, #4
 8008496:	d50a      	bpl.n	80084ae <_printf_i+0xce>
 8008498:	6805      	ldr	r5, [r0, #0]
 800849a:	600b      	str	r3, [r1, #0]
 800849c:	2d00      	cmp	r5, #0
 800849e:	da03      	bge.n	80084a8 <_printf_i+0xc8>
 80084a0:	232d      	movs	r3, #45	; 0x2d
 80084a2:	426d      	negs	r5, r5
 80084a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084a8:	485e      	ldr	r0, [pc, #376]	; (8008624 <_printf_i+0x244>)
 80084aa:	230a      	movs	r3, #10
 80084ac:	e019      	b.n	80084e2 <_printf_i+0x102>
 80084ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084b2:	6805      	ldr	r5, [r0, #0]
 80084b4:	600b      	str	r3, [r1, #0]
 80084b6:	bf18      	it	ne
 80084b8:	b22d      	sxthne	r5, r5
 80084ba:	e7ef      	b.n	800849c <_printf_i+0xbc>
 80084bc:	680b      	ldr	r3, [r1, #0]
 80084be:	6825      	ldr	r5, [r4, #0]
 80084c0:	1d18      	adds	r0, r3, #4
 80084c2:	6008      	str	r0, [r1, #0]
 80084c4:	0628      	lsls	r0, r5, #24
 80084c6:	d501      	bpl.n	80084cc <_printf_i+0xec>
 80084c8:	681d      	ldr	r5, [r3, #0]
 80084ca:	e002      	b.n	80084d2 <_printf_i+0xf2>
 80084cc:	0669      	lsls	r1, r5, #25
 80084ce:	d5fb      	bpl.n	80084c8 <_printf_i+0xe8>
 80084d0:	881d      	ldrh	r5, [r3, #0]
 80084d2:	4854      	ldr	r0, [pc, #336]	; (8008624 <_printf_i+0x244>)
 80084d4:	2f6f      	cmp	r7, #111	; 0x6f
 80084d6:	bf0c      	ite	eq
 80084d8:	2308      	moveq	r3, #8
 80084da:	230a      	movne	r3, #10
 80084dc:	2100      	movs	r1, #0
 80084de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084e2:	6866      	ldr	r6, [r4, #4]
 80084e4:	60a6      	str	r6, [r4, #8]
 80084e6:	2e00      	cmp	r6, #0
 80084e8:	bfa2      	ittt	ge
 80084ea:	6821      	ldrge	r1, [r4, #0]
 80084ec:	f021 0104 	bicge.w	r1, r1, #4
 80084f0:	6021      	strge	r1, [r4, #0]
 80084f2:	b90d      	cbnz	r5, 80084f8 <_printf_i+0x118>
 80084f4:	2e00      	cmp	r6, #0
 80084f6:	d04d      	beq.n	8008594 <_printf_i+0x1b4>
 80084f8:	4616      	mov	r6, r2
 80084fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80084fe:	fb03 5711 	mls	r7, r3, r1, r5
 8008502:	5dc7      	ldrb	r7, [r0, r7]
 8008504:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008508:	462f      	mov	r7, r5
 800850a:	42bb      	cmp	r3, r7
 800850c:	460d      	mov	r5, r1
 800850e:	d9f4      	bls.n	80084fa <_printf_i+0x11a>
 8008510:	2b08      	cmp	r3, #8
 8008512:	d10b      	bne.n	800852c <_printf_i+0x14c>
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	07df      	lsls	r7, r3, #31
 8008518:	d508      	bpl.n	800852c <_printf_i+0x14c>
 800851a:	6923      	ldr	r3, [r4, #16]
 800851c:	6861      	ldr	r1, [r4, #4]
 800851e:	4299      	cmp	r1, r3
 8008520:	bfde      	ittt	le
 8008522:	2330      	movle	r3, #48	; 0x30
 8008524:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008528:	f106 36ff 	addle.w	r6, r6, #4294967295
 800852c:	1b92      	subs	r2, r2, r6
 800852e:	6122      	str	r2, [r4, #16]
 8008530:	f8cd a000 	str.w	sl, [sp]
 8008534:	464b      	mov	r3, r9
 8008536:	aa03      	add	r2, sp, #12
 8008538:	4621      	mov	r1, r4
 800853a:	4640      	mov	r0, r8
 800853c:	f7ff fee2 	bl	8008304 <_printf_common>
 8008540:	3001      	adds	r0, #1
 8008542:	d14c      	bne.n	80085de <_printf_i+0x1fe>
 8008544:	f04f 30ff 	mov.w	r0, #4294967295
 8008548:	b004      	add	sp, #16
 800854a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800854e:	4835      	ldr	r0, [pc, #212]	; (8008624 <_printf_i+0x244>)
 8008550:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008554:	6823      	ldr	r3, [r4, #0]
 8008556:	680e      	ldr	r6, [r1, #0]
 8008558:	061f      	lsls	r7, r3, #24
 800855a:	f856 5b04 	ldr.w	r5, [r6], #4
 800855e:	600e      	str	r6, [r1, #0]
 8008560:	d514      	bpl.n	800858c <_printf_i+0x1ac>
 8008562:	07d9      	lsls	r1, r3, #31
 8008564:	bf44      	itt	mi
 8008566:	f043 0320 	orrmi.w	r3, r3, #32
 800856a:	6023      	strmi	r3, [r4, #0]
 800856c:	b91d      	cbnz	r5, 8008576 <_printf_i+0x196>
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	f023 0320 	bic.w	r3, r3, #32
 8008574:	6023      	str	r3, [r4, #0]
 8008576:	2310      	movs	r3, #16
 8008578:	e7b0      	b.n	80084dc <_printf_i+0xfc>
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	f043 0320 	orr.w	r3, r3, #32
 8008580:	6023      	str	r3, [r4, #0]
 8008582:	2378      	movs	r3, #120	; 0x78
 8008584:	4828      	ldr	r0, [pc, #160]	; (8008628 <_printf_i+0x248>)
 8008586:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800858a:	e7e3      	b.n	8008554 <_printf_i+0x174>
 800858c:	065e      	lsls	r6, r3, #25
 800858e:	bf48      	it	mi
 8008590:	b2ad      	uxthmi	r5, r5
 8008592:	e7e6      	b.n	8008562 <_printf_i+0x182>
 8008594:	4616      	mov	r6, r2
 8008596:	e7bb      	b.n	8008510 <_printf_i+0x130>
 8008598:	680b      	ldr	r3, [r1, #0]
 800859a:	6826      	ldr	r6, [r4, #0]
 800859c:	6960      	ldr	r0, [r4, #20]
 800859e:	1d1d      	adds	r5, r3, #4
 80085a0:	600d      	str	r5, [r1, #0]
 80085a2:	0635      	lsls	r5, r6, #24
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	d501      	bpl.n	80085ac <_printf_i+0x1cc>
 80085a8:	6018      	str	r0, [r3, #0]
 80085aa:	e002      	b.n	80085b2 <_printf_i+0x1d2>
 80085ac:	0671      	lsls	r1, r6, #25
 80085ae:	d5fb      	bpl.n	80085a8 <_printf_i+0x1c8>
 80085b0:	8018      	strh	r0, [r3, #0]
 80085b2:	2300      	movs	r3, #0
 80085b4:	6123      	str	r3, [r4, #16]
 80085b6:	4616      	mov	r6, r2
 80085b8:	e7ba      	b.n	8008530 <_printf_i+0x150>
 80085ba:	680b      	ldr	r3, [r1, #0]
 80085bc:	1d1a      	adds	r2, r3, #4
 80085be:	600a      	str	r2, [r1, #0]
 80085c0:	681e      	ldr	r6, [r3, #0]
 80085c2:	6862      	ldr	r2, [r4, #4]
 80085c4:	2100      	movs	r1, #0
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7f7 fe02 	bl	80001d0 <memchr>
 80085cc:	b108      	cbz	r0, 80085d2 <_printf_i+0x1f2>
 80085ce:	1b80      	subs	r0, r0, r6
 80085d0:	6060      	str	r0, [r4, #4]
 80085d2:	6863      	ldr	r3, [r4, #4]
 80085d4:	6123      	str	r3, [r4, #16]
 80085d6:	2300      	movs	r3, #0
 80085d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085dc:	e7a8      	b.n	8008530 <_printf_i+0x150>
 80085de:	6923      	ldr	r3, [r4, #16]
 80085e0:	4632      	mov	r2, r6
 80085e2:	4649      	mov	r1, r9
 80085e4:	4640      	mov	r0, r8
 80085e6:	47d0      	blx	sl
 80085e8:	3001      	adds	r0, #1
 80085ea:	d0ab      	beq.n	8008544 <_printf_i+0x164>
 80085ec:	6823      	ldr	r3, [r4, #0]
 80085ee:	079b      	lsls	r3, r3, #30
 80085f0:	d413      	bmi.n	800861a <_printf_i+0x23a>
 80085f2:	68e0      	ldr	r0, [r4, #12]
 80085f4:	9b03      	ldr	r3, [sp, #12]
 80085f6:	4298      	cmp	r0, r3
 80085f8:	bfb8      	it	lt
 80085fa:	4618      	movlt	r0, r3
 80085fc:	e7a4      	b.n	8008548 <_printf_i+0x168>
 80085fe:	2301      	movs	r3, #1
 8008600:	4632      	mov	r2, r6
 8008602:	4649      	mov	r1, r9
 8008604:	4640      	mov	r0, r8
 8008606:	47d0      	blx	sl
 8008608:	3001      	adds	r0, #1
 800860a:	d09b      	beq.n	8008544 <_printf_i+0x164>
 800860c:	3501      	adds	r5, #1
 800860e:	68e3      	ldr	r3, [r4, #12]
 8008610:	9903      	ldr	r1, [sp, #12]
 8008612:	1a5b      	subs	r3, r3, r1
 8008614:	42ab      	cmp	r3, r5
 8008616:	dcf2      	bgt.n	80085fe <_printf_i+0x21e>
 8008618:	e7eb      	b.n	80085f2 <_printf_i+0x212>
 800861a:	2500      	movs	r5, #0
 800861c:	f104 0619 	add.w	r6, r4, #25
 8008620:	e7f5      	b.n	800860e <_printf_i+0x22e>
 8008622:	bf00      	nop
 8008624:	08008cf5 	.word	0x08008cf5
 8008628:	08008d06 	.word	0x08008d06

0800862c <_sbrk_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4d06      	ldr	r5, [pc, #24]	; (8008648 <_sbrk_r+0x1c>)
 8008630:	2300      	movs	r3, #0
 8008632:	4604      	mov	r4, r0
 8008634:	4608      	mov	r0, r1
 8008636:	602b      	str	r3, [r5, #0]
 8008638:	f7f9 fb3c 	bl	8001cb4 <_sbrk>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_sbrk_r+0x1a>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_sbrk_r+0x1a>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	20001a7c 	.word	0x20001a7c

0800864c <memmove>:
 800864c:	4288      	cmp	r0, r1
 800864e:	b510      	push	{r4, lr}
 8008650:	eb01 0402 	add.w	r4, r1, r2
 8008654:	d902      	bls.n	800865c <memmove+0x10>
 8008656:	4284      	cmp	r4, r0
 8008658:	4623      	mov	r3, r4
 800865a:	d807      	bhi.n	800866c <memmove+0x20>
 800865c:	1e43      	subs	r3, r0, #1
 800865e:	42a1      	cmp	r1, r4
 8008660:	d008      	beq.n	8008674 <memmove+0x28>
 8008662:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008666:	f803 2f01 	strb.w	r2, [r3, #1]!
 800866a:	e7f8      	b.n	800865e <memmove+0x12>
 800866c:	4402      	add	r2, r0
 800866e:	4601      	mov	r1, r0
 8008670:	428a      	cmp	r2, r1
 8008672:	d100      	bne.n	8008676 <memmove+0x2a>
 8008674:	bd10      	pop	{r4, pc}
 8008676:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800867a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800867e:	e7f7      	b.n	8008670 <memmove+0x24>

08008680 <__malloc_lock>:
 8008680:	4801      	ldr	r0, [pc, #4]	; (8008688 <__malloc_lock+0x8>)
 8008682:	f7ff bc37 	b.w	8007ef4 <__retarget_lock_acquire_recursive>
 8008686:	bf00      	nop
 8008688:	20001a74 	.word	0x20001a74

0800868c <__malloc_unlock>:
 800868c:	4801      	ldr	r0, [pc, #4]	; (8008694 <__malloc_unlock+0x8>)
 800868e:	f7ff bc32 	b.w	8007ef6 <__retarget_lock_release_recursive>
 8008692:	bf00      	nop
 8008694:	20001a74 	.word	0x20001a74

08008698 <_realloc_r>:
 8008698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800869a:	4607      	mov	r7, r0
 800869c:	4614      	mov	r4, r2
 800869e:	460e      	mov	r6, r1
 80086a0:	b921      	cbnz	r1, 80086ac <_realloc_r+0x14>
 80086a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80086a6:	4611      	mov	r1, r2
 80086a8:	f7ff bc76 	b.w	8007f98 <_malloc_r>
 80086ac:	b922      	cbnz	r2, 80086b8 <_realloc_r+0x20>
 80086ae:	f7ff fc23 	bl	8007ef8 <_free_r>
 80086b2:	4625      	mov	r5, r4
 80086b4:	4628      	mov	r0, r5
 80086b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b8:	f000 f814 	bl	80086e4 <_malloc_usable_size_r>
 80086bc:	42a0      	cmp	r0, r4
 80086be:	d20f      	bcs.n	80086e0 <_realloc_r+0x48>
 80086c0:	4621      	mov	r1, r4
 80086c2:	4638      	mov	r0, r7
 80086c4:	f7ff fc68 	bl	8007f98 <_malloc_r>
 80086c8:	4605      	mov	r5, r0
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d0f2      	beq.n	80086b4 <_realloc_r+0x1c>
 80086ce:	4631      	mov	r1, r6
 80086d0:	4622      	mov	r2, r4
 80086d2:	f7ff fbc5 	bl	8007e60 <memcpy>
 80086d6:	4631      	mov	r1, r6
 80086d8:	4638      	mov	r0, r7
 80086da:	f7ff fc0d 	bl	8007ef8 <_free_r>
 80086de:	e7e9      	b.n	80086b4 <_realloc_r+0x1c>
 80086e0:	4635      	mov	r5, r6
 80086e2:	e7e7      	b.n	80086b4 <_realloc_r+0x1c>

080086e4 <_malloc_usable_size_r>:
 80086e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086e8:	1f18      	subs	r0, r3, #4
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	bfbc      	itt	lt
 80086ee:	580b      	ldrlt	r3, [r1, r0]
 80086f0:	18c0      	addlt	r0, r0, r3
 80086f2:	4770      	bx	lr
 80086f4:	0000      	movs	r0, r0
	...

080086f8 <atan>:
 80086f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086fc:	ec55 4b10 	vmov	r4, r5, d0
 8008700:	4bc3      	ldr	r3, [pc, #780]	; (8008a10 <atan+0x318>)
 8008702:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008706:	429e      	cmp	r6, r3
 8008708:	46ab      	mov	fp, r5
 800870a:	dd18      	ble.n	800873e <atan+0x46>
 800870c:	4bc1      	ldr	r3, [pc, #772]	; (8008a14 <atan+0x31c>)
 800870e:	429e      	cmp	r6, r3
 8008710:	dc01      	bgt.n	8008716 <atan+0x1e>
 8008712:	d109      	bne.n	8008728 <atan+0x30>
 8008714:	b144      	cbz	r4, 8008728 <atan+0x30>
 8008716:	4622      	mov	r2, r4
 8008718:	462b      	mov	r3, r5
 800871a:	4620      	mov	r0, r4
 800871c:	4629      	mov	r1, r5
 800871e:	f7f7 fdad 	bl	800027c <__adddf3>
 8008722:	4604      	mov	r4, r0
 8008724:	460d      	mov	r5, r1
 8008726:	e006      	b.n	8008736 <atan+0x3e>
 8008728:	f1bb 0f00 	cmp.w	fp, #0
 800872c:	f300 8131 	bgt.w	8008992 <atan+0x29a>
 8008730:	a59b      	add	r5, pc, #620	; (adr r5, 80089a0 <atan+0x2a8>)
 8008732:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008736:	ec45 4b10 	vmov	d0, r4, r5
 800873a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873e:	4bb6      	ldr	r3, [pc, #728]	; (8008a18 <atan+0x320>)
 8008740:	429e      	cmp	r6, r3
 8008742:	dc14      	bgt.n	800876e <atan+0x76>
 8008744:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008748:	429e      	cmp	r6, r3
 800874a:	dc0d      	bgt.n	8008768 <atan+0x70>
 800874c:	a396      	add	r3, pc, #600	; (adr r3, 80089a8 <atan+0x2b0>)
 800874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008752:	ee10 0a10 	vmov	r0, s0
 8008756:	4629      	mov	r1, r5
 8008758:	f7f7 fd90 	bl	800027c <__adddf3>
 800875c:	4baf      	ldr	r3, [pc, #700]	; (8008a1c <atan+0x324>)
 800875e:	2200      	movs	r2, #0
 8008760:	f7f8 f9d2 	bl	8000b08 <__aeabi_dcmpgt>
 8008764:	2800      	cmp	r0, #0
 8008766:	d1e6      	bne.n	8008736 <atan+0x3e>
 8008768:	f04f 3aff 	mov.w	sl, #4294967295
 800876c:	e02b      	b.n	80087c6 <atan+0xce>
 800876e:	f000 f963 	bl	8008a38 <fabs>
 8008772:	4bab      	ldr	r3, [pc, #684]	; (8008a20 <atan+0x328>)
 8008774:	429e      	cmp	r6, r3
 8008776:	ec55 4b10 	vmov	r4, r5, d0
 800877a:	f300 80bf 	bgt.w	80088fc <atan+0x204>
 800877e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008782:	429e      	cmp	r6, r3
 8008784:	f300 80a0 	bgt.w	80088c8 <atan+0x1d0>
 8008788:	ee10 2a10 	vmov	r2, s0
 800878c:	ee10 0a10 	vmov	r0, s0
 8008790:	462b      	mov	r3, r5
 8008792:	4629      	mov	r1, r5
 8008794:	f7f7 fd72 	bl	800027c <__adddf3>
 8008798:	4ba0      	ldr	r3, [pc, #640]	; (8008a1c <atan+0x324>)
 800879a:	2200      	movs	r2, #0
 800879c:	f7f7 fd6c 	bl	8000278 <__aeabi_dsub>
 80087a0:	2200      	movs	r2, #0
 80087a2:	4606      	mov	r6, r0
 80087a4:	460f      	mov	r7, r1
 80087a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80087aa:	4620      	mov	r0, r4
 80087ac:	4629      	mov	r1, r5
 80087ae:	f7f7 fd65 	bl	800027c <__adddf3>
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	4630      	mov	r0, r6
 80087b8:	4639      	mov	r1, r7
 80087ba:	f7f8 f83f 	bl	800083c <__aeabi_ddiv>
 80087be:	f04f 0a00 	mov.w	sl, #0
 80087c2:	4604      	mov	r4, r0
 80087c4:	460d      	mov	r5, r1
 80087c6:	4622      	mov	r2, r4
 80087c8:	462b      	mov	r3, r5
 80087ca:	4620      	mov	r0, r4
 80087cc:	4629      	mov	r1, r5
 80087ce:	f7f7 ff0b 	bl	80005e8 <__aeabi_dmul>
 80087d2:	4602      	mov	r2, r0
 80087d4:	460b      	mov	r3, r1
 80087d6:	4680      	mov	r8, r0
 80087d8:	4689      	mov	r9, r1
 80087da:	f7f7 ff05 	bl	80005e8 <__aeabi_dmul>
 80087de:	a374      	add	r3, pc, #464	; (adr r3, 80089b0 <atan+0x2b8>)
 80087e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e4:	4606      	mov	r6, r0
 80087e6:	460f      	mov	r7, r1
 80087e8:	f7f7 fefe 	bl	80005e8 <__aeabi_dmul>
 80087ec:	a372      	add	r3, pc, #456	; (adr r3, 80089b8 <atan+0x2c0>)
 80087ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f2:	f7f7 fd43 	bl	800027c <__adddf3>
 80087f6:	4632      	mov	r2, r6
 80087f8:	463b      	mov	r3, r7
 80087fa:	f7f7 fef5 	bl	80005e8 <__aeabi_dmul>
 80087fe:	a370      	add	r3, pc, #448	; (adr r3, 80089c0 <atan+0x2c8>)
 8008800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008804:	f7f7 fd3a 	bl	800027c <__adddf3>
 8008808:	4632      	mov	r2, r6
 800880a:	463b      	mov	r3, r7
 800880c:	f7f7 feec 	bl	80005e8 <__aeabi_dmul>
 8008810:	a36d      	add	r3, pc, #436	; (adr r3, 80089c8 <atan+0x2d0>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	f7f7 fd31 	bl	800027c <__adddf3>
 800881a:	4632      	mov	r2, r6
 800881c:	463b      	mov	r3, r7
 800881e:	f7f7 fee3 	bl	80005e8 <__aeabi_dmul>
 8008822:	a36b      	add	r3, pc, #428	; (adr r3, 80089d0 <atan+0x2d8>)
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	f7f7 fd28 	bl	800027c <__adddf3>
 800882c:	4632      	mov	r2, r6
 800882e:	463b      	mov	r3, r7
 8008830:	f7f7 feda 	bl	80005e8 <__aeabi_dmul>
 8008834:	a368      	add	r3, pc, #416	; (adr r3, 80089d8 <atan+0x2e0>)
 8008836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883a:	f7f7 fd1f 	bl	800027c <__adddf3>
 800883e:	4642      	mov	r2, r8
 8008840:	464b      	mov	r3, r9
 8008842:	f7f7 fed1 	bl	80005e8 <__aeabi_dmul>
 8008846:	a366      	add	r3, pc, #408	; (adr r3, 80089e0 <atan+0x2e8>)
 8008848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884c:	4680      	mov	r8, r0
 800884e:	4689      	mov	r9, r1
 8008850:	4630      	mov	r0, r6
 8008852:	4639      	mov	r1, r7
 8008854:	f7f7 fec8 	bl	80005e8 <__aeabi_dmul>
 8008858:	a363      	add	r3, pc, #396	; (adr r3, 80089e8 <atan+0x2f0>)
 800885a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885e:	f7f7 fd0b 	bl	8000278 <__aeabi_dsub>
 8008862:	4632      	mov	r2, r6
 8008864:	463b      	mov	r3, r7
 8008866:	f7f7 febf 	bl	80005e8 <__aeabi_dmul>
 800886a:	a361      	add	r3, pc, #388	; (adr r3, 80089f0 <atan+0x2f8>)
 800886c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008870:	f7f7 fd02 	bl	8000278 <__aeabi_dsub>
 8008874:	4632      	mov	r2, r6
 8008876:	463b      	mov	r3, r7
 8008878:	f7f7 feb6 	bl	80005e8 <__aeabi_dmul>
 800887c:	a35e      	add	r3, pc, #376	; (adr r3, 80089f8 <atan+0x300>)
 800887e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008882:	f7f7 fcf9 	bl	8000278 <__aeabi_dsub>
 8008886:	4632      	mov	r2, r6
 8008888:	463b      	mov	r3, r7
 800888a:	f7f7 fead 	bl	80005e8 <__aeabi_dmul>
 800888e:	a35c      	add	r3, pc, #368	; (adr r3, 8008a00 <atan+0x308>)
 8008890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008894:	f7f7 fcf0 	bl	8000278 <__aeabi_dsub>
 8008898:	4632      	mov	r2, r6
 800889a:	463b      	mov	r3, r7
 800889c:	f7f7 fea4 	bl	80005e8 <__aeabi_dmul>
 80088a0:	4602      	mov	r2, r0
 80088a2:	460b      	mov	r3, r1
 80088a4:	4640      	mov	r0, r8
 80088a6:	4649      	mov	r1, r9
 80088a8:	f7f7 fce8 	bl	800027c <__adddf3>
 80088ac:	4622      	mov	r2, r4
 80088ae:	462b      	mov	r3, r5
 80088b0:	f7f7 fe9a 	bl	80005e8 <__aeabi_dmul>
 80088b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80088b8:	4602      	mov	r2, r0
 80088ba:	460b      	mov	r3, r1
 80088bc:	d14b      	bne.n	8008956 <atan+0x25e>
 80088be:	4620      	mov	r0, r4
 80088c0:	4629      	mov	r1, r5
 80088c2:	f7f7 fcd9 	bl	8000278 <__aeabi_dsub>
 80088c6:	e72c      	b.n	8008722 <atan+0x2a>
 80088c8:	ee10 0a10 	vmov	r0, s0
 80088cc:	4b53      	ldr	r3, [pc, #332]	; (8008a1c <atan+0x324>)
 80088ce:	2200      	movs	r2, #0
 80088d0:	4629      	mov	r1, r5
 80088d2:	f7f7 fcd1 	bl	8000278 <__aeabi_dsub>
 80088d6:	4b51      	ldr	r3, [pc, #324]	; (8008a1c <atan+0x324>)
 80088d8:	4606      	mov	r6, r0
 80088da:	460f      	mov	r7, r1
 80088dc:	2200      	movs	r2, #0
 80088de:	4620      	mov	r0, r4
 80088e0:	4629      	mov	r1, r5
 80088e2:	f7f7 fccb 	bl	800027c <__adddf3>
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	4630      	mov	r0, r6
 80088ec:	4639      	mov	r1, r7
 80088ee:	f7f7 ffa5 	bl	800083c <__aeabi_ddiv>
 80088f2:	f04f 0a01 	mov.w	sl, #1
 80088f6:	4604      	mov	r4, r0
 80088f8:	460d      	mov	r5, r1
 80088fa:	e764      	b.n	80087c6 <atan+0xce>
 80088fc:	4b49      	ldr	r3, [pc, #292]	; (8008a24 <atan+0x32c>)
 80088fe:	429e      	cmp	r6, r3
 8008900:	da1d      	bge.n	800893e <atan+0x246>
 8008902:	ee10 0a10 	vmov	r0, s0
 8008906:	4b48      	ldr	r3, [pc, #288]	; (8008a28 <atan+0x330>)
 8008908:	2200      	movs	r2, #0
 800890a:	4629      	mov	r1, r5
 800890c:	f7f7 fcb4 	bl	8000278 <__aeabi_dsub>
 8008910:	4b45      	ldr	r3, [pc, #276]	; (8008a28 <atan+0x330>)
 8008912:	4606      	mov	r6, r0
 8008914:	460f      	mov	r7, r1
 8008916:	2200      	movs	r2, #0
 8008918:	4620      	mov	r0, r4
 800891a:	4629      	mov	r1, r5
 800891c:	f7f7 fe64 	bl	80005e8 <__aeabi_dmul>
 8008920:	4b3e      	ldr	r3, [pc, #248]	; (8008a1c <atan+0x324>)
 8008922:	2200      	movs	r2, #0
 8008924:	f7f7 fcaa 	bl	800027c <__adddf3>
 8008928:	4602      	mov	r2, r0
 800892a:	460b      	mov	r3, r1
 800892c:	4630      	mov	r0, r6
 800892e:	4639      	mov	r1, r7
 8008930:	f7f7 ff84 	bl	800083c <__aeabi_ddiv>
 8008934:	f04f 0a02 	mov.w	sl, #2
 8008938:	4604      	mov	r4, r0
 800893a:	460d      	mov	r5, r1
 800893c:	e743      	b.n	80087c6 <atan+0xce>
 800893e:	462b      	mov	r3, r5
 8008940:	ee10 2a10 	vmov	r2, s0
 8008944:	4939      	ldr	r1, [pc, #228]	; (8008a2c <atan+0x334>)
 8008946:	2000      	movs	r0, #0
 8008948:	f7f7 ff78 	bl	800083c <__aeabi_ddiv>
 800894c:	f04f 0a03 	mov.w	sl, #3
 8008950:	4604      	mov	r4, r0
 8008952:	460d      	mov	r5, r1
 8008954:	e737      	b.n	80087c6 <atan+0xce>
 8008956:	4b36      	ldr	r3, [pc, #216]	; (8008a30 <atan+0x338>)
 8008958:	4e36      	ldr	r6, [pc, #216]	; (8008a34 <atan+0x33c>)
 800895a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800895e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008962:	e9da 2300 	ldrd	r2, r3, [sl]
 8008966:	f7f7 fc87 	bl	8000278 <__aeabi_dsub>
 800896a:	4622      	mov	r2, r4
 800896c:	462b      	mov	r3, r5
 800896e:	f7f7 fc83 	bl	8000278 <__aeabi_dsub>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	e9d6 0100 	ldrd	r0, r1, [r6]
 800897a:	f7f7 fc7d 	bl	8000278 <__aeabi_dsub>
 800897e:	f1bb 0f00 	cmp.w	fp, #0
 8008982:	4604      	mov	r4, r0
 8008984:	460d      	mov	r5, r1
 8008986:	f6bf aed6 	bge.w	8008736 <atan+0x3e>
 800898a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800898e:	461d      	mov	r5, r3
 8008990:	e6d1      	b.n	8008736 <atan+0x3e>
 8008992:	a51d      	add	r5, pc, #116	; (adr r5, 8008a08 <atan+0x310>)
 8008994:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008998:	e6cd      	b.n	8008736 <atan+0x3e>
 800899a:	bf00      	nop
 800899c:	f3af 8000 	nop.w
 80089a0:	54442d18 	.word	0x54442d18
 80089a4:	bff921fb 	.word	0xbff921fb
 80089a8:	8800759c 	.word	0x8800759c
 80089ac:	7e37e43c 	.word	0x7e37e43c
 80089b0:	e322da11 	.word	0xe322da11
 80089b4:	3f90ad3a 	.word	0x3f90ad3a
 80089b8:	24760deb 	.word	0x24760deb
 80089bc:	3fa97b4b 	.word	0x3fa97b4b
 80089c0:	a0d03d51 	.word	0xa0d03d51
 80089c4:	3fb10d66 	.word	0x3fb10d66
 80089c8:	c54c206e 	.word	0xc54c206e
 80089cc:	3fb745cd 	.word	0x3fb745cd
 80089d0:	920083ff 	.word	0x920083ff
 80089d4:	3fc24924 	.word	0x3fc24924
 80089d8:	5555550d 	.word	0x5555550d
 80089dc:	3fd55555 	.word	0x3fd55555
 80089e0:	2c6a6c2f 	.word	0x2c6a6c2f
 80089e4:	bfa2b444 	.word	0xbfa2b444
 80089e8:	52defd9a 	.word	0x52defd9a
 80089ec:	3fadde2d 	.word	0x3fadde2d
 80089f0:	af749a6d 	.word	0xaf749a6d
 80089f4:	3fb3b0f2 	.word	0x3fb3b0f2
 80089f8:	fe231671 	.word	0xfe231671
 80089fc:	3fbc71c6 	.word	0x3fbc71c6
 8008a00:	9998ebc4 	.word	0x9998ebc4
 8008a04:	3fc99999 	.word	0x3fc99999
 8008a08:	54442d18 	.word	0x54442d18
 8008a0c:	3ff921fb 	.word	0x3ff921fb
 8008a10:	440fffff 	.word	0x440fffff
 8008a14:	7ff00000 	.word	0x7ff00000
 8008a18:	3fdbffff 	.word	0x3fdbffff
 8008a1c:	3ff00000 	.word	0x3ff00000
 8008a20:	3ff2ffff 	.word	0x3ff2ffff
 8008a24:	40038000 	.word	0x40038000
 8008a28:	3ff80000 	.word	0x3ff80000
 8008a2c:	bff00000 	.word	0xbff00000
 8008a30:	08008d38 	.word	0x08008d38
 8008a34:	08008d18 	.word	0x08008d18

08008a38 <fabs>:
 8008a38:	ec51 0b10 	vmov	r0, r1, d0
 8008a3c:	ee10 2a10 	vmov	r2, s0
 8008a40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008a44:	ec43 2b10 	vmov	d0, r2, r3
 8008a48:	4770      	bx	lr
	...

08008a4c <trunc>:
 8008a4c:	ec51 0b10 	vmov	r0, r1, d0
 8008a50:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008a54:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8008a58:	2b13      	cmp	r3, #19
 8008a5a:	b5d0      	push	{r4, r6, r7, lr}
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	dc10      	bgt.n	8008a82 <trunc+0x36>
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	bfa5      	ittet	ge
 8008a64:	4a11      	ldrge	r2, [pc, #68]	; (8008aac <trunc+0x60>)
 8008a66:	fa42 f303 	asrge.w	r3, r2, r3
 8008a6a:	2100      	movlt	r1, #0
 8008a6c:	2100      	movge	r1, #0
 8008a6e:	bfb9      	ittee	lt
 8008a70:	2000      	movlt	r0, #0
 8008a72:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 8008a76:	2000      	movge	r0, #0
 8008a78:	ea24 0103 	bicge.w	r1, r4, r3
 8008a7c:	ec41 0b10 	vmov	d0, r0, r1
 8008a80:	bdd0      	pop	{r4, r6, r7, pc}
 8008a82:	2b33      	cmp	r3, #51	; 0x33
 8008a84:	dd08      	ble.n	8008a98 <trunc+0x4c>
 8008a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a8a:	d1f7      	bne.n	8008a7c <trunc+0x30>
 8008a8c:	ee10 2a10 	vmov	r2, s0
 8008a90:	460b      	mov	r3, r1
 8008a92:	f7f7 fbf3 	bl	800027c <__adddf3>
 8008a96:	e7f1      	b.n	8008a7c <trunc+0x30>
 8008a98:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8008a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa0:	fa23 f202 	lsr.w	r2, r3, r2
 8008aa4:	ea20 0602 	bic.w	r6, r0, r2
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	e7e7      	b.n	8008a7c <trunc+0x30>
 8008aac:	000fffff 	.word	0x000fffff

08008ab0 <_init>:
 8008ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab2:	bf00      	nop
 8008ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ab6:	bc08      	pop	{r3}
 8008ab8:	469e      	mov	lr, r3
 8008aba:	4770      	bx	lr

08008abc <_fini>:
 8008abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008abe:	bf00      	nop
 8008ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ac2:	bc08      	pop	{r3}
 8008ac4:	469e      	mov	lr, r3
 8008ac6:	4770      	bx	lr
