{
  "name": "core_arch::x86::avx512f::_mm_maskz_cvt_roundss_sd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128d::as_f64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x2": "Constructor"
      }
    },
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvtss2sd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::simd::f64x2": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": 9858,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:41232:1: 41240:2",
  "src": "pub fn _mm_maskz_cvt_roundss_sd<const SAE: i32>(k: __mmask8, a: __m128d, b: __m128) -> __m128d {\n    unsafe {\n        static_assert_sae!(SAE);\n        let a = a.as_f64x2();\n        let b = b.as_f32x4();\n        let r = vcvtss2sd(a, b, f64x2::ZERO, k, SAE);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_maskz_cvt_roundss_sd(_1: u8, _2: core_arch::x86::__m128d, _3: core_arch::x86::__m128) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let  _4: core_arch::simd::f64x2;\n    let  _5: core_arch::simd::f32x4;\n    let  _6: core_arch::simd::f64x2;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug a => _4;\n    debug b => _5;\n    debug r => _6;\n    bb0: {\n        _4 = core_arch::x86::__m128d::as_f64x2(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::__m128::as_f32x4(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = core_arch::x86::avx512f::vcvtss2sd(_4, _5, core_arch::simd::f64x2::ZERO, _1, SAE) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = _6 as core_arch::x86::__m128d;\n        return;\n    }\n}\n",
  "doc": " Convert the lower single-precision (32-bit) floating-point element in b to a double-precision (64-bit) floating-point element, store the result in the lower element of dst using zeromask k (the element is zeroed out when mask bit 0 is not set), and copy the upper element from a to the upper element of dst.\\\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=mm_maskz_cvt_roundss_sd&expand=1373)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}