
STM32F407_Ultrasonic_Challenge_Henriquez.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad94  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800af1c  0800af1c  0000bf1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af38  0800af38  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af38  0800af38  0000bf38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af40  0800af40  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af40  0800af40  0000bf40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af44  0800af44  0000bf44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800af48  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000ac0  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b3c  20000b3c  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d35  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e22  00000000  00000000  00025de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  00029c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000119f  00000000  00000000  0002b2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243d4  00000000  00000000  0002c46f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dad2  00000000  00000000  00050843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d426e  00000000  00000000  0006e315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142583  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006534  00000000  00000000  001425c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  00148afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800af04 	.word	0x0800af04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800af04 	.word	0x0800af04

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295
 80009b8:	f000 b988 	b.w	8000ccc <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9d08      	ldr	r5, [sp, #32]
 80009da:	468e      	mov	lr, r1
 80009dc:	4604      	mov	r4, r0
 80009de:	4688      	mov	r8, r1
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d14a      	bne.n	8000a7a <__udivmoddi4+0xa6>
 80009e4:	428a      	cmp	r2, r1
 80009e6:	4617      	mov	r7, r2
 80009e8:	d962      	bls.n	8000ab0 <__udivmoddi4+0xdc>
 80009ea:	fab2 f682 	clz	r6, r2
 80009ee:	b14e      	cbz	r6, 8000a04 <__udivmoddi4+0x30>
 80009f0:	f1c6 0320 	rsb	r3, r6, #32
 80009f4:	fa01 f806 	lsl.w	r8, r1, r6
 80009f8:	fa20 f303 	lsr.w	r3, r0, r3
 80009fc:	40b7      	lsls	r7, r6
 80009fe:	ea43 0808 	orr.w	r8, r3, r8
 8000a02:	40b4      	lsls	r4, r6
 8000a04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a08:	fa1f fc87 	uxth.w	ip, r7
 8000a0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a10:	0c23      	lsrs	r3, r4, #16
 8000a12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	d909      	bls.n	8000a36 <__udivmoddi4+0x62>
 8000a22:	18fb      	adds	r3, r7, r3
 8000a24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a28:	f080 80ea 	bcs.w	8000c00 <__udivmoddi4+0x22c>
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	f240 80e7 	bls.w	8000c00 <__udivmoddi4+0x22c>
 8000a32:	3902      	subs	r1, #2
 8000a34:	443b      	add	r3, r7
 8000a36:	1a9a      	subs	r2, r3, r2
 8000a38:	b2a3      	uxth	r3, r4
 8000a3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a4a:	459c      	cmp	ip, r3
 8000a4c:	d909      	bls.n	8000a62 <__udivmoddi4+0x8e>
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a54:	f080 80d6 	bcs.w	8000c04 <__udivmoddi4+0x230>
 8000a58:	459c      	cmp	ip, r3
 8000a5a:	f240 80d3 	bls.w	8000c04 <__udivmoddi4+0x230>
 8000a5e:	443b      	add	r3, r7
 8000a60:	3802      	subs	r0, #2
 8000a62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a66:	eba3 030c 	sub.w	r3, r3, ip
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	b11d      	cbz	r5, 8000a76 <__udivmoddi4+0xa2>
 8000a6e:	40f3      	lsrs	r3, r6
 8000a70:	2200      	movs	r2, #0
 8000a72:	e9c5 3200 	strd	r3, r2, [r5]
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d905      	bls.n	8000a8a <__udivmoddi4+0xb6>
 8000a7e:	b10d      	cbz	r5, 8000a84 <__udivmoddi4+0xb0>
 8000a80:	e9c5 0100 	strd	r0, r1, [r5]
 8000a84:	2100      	movs	r1, #0
 8000a86:	4608      	mov	r0, r1
 8000a88:	e7f5      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000a8a:	fab3 f183 	clz	r1, r3
 8000a8e:	2900      	cmp	r1, #0
 8000a90:	d146      	bne.n	8000b20 <__udivmoddi4+0x14c>
 8000a92:	4573      	cmp	r3, lr
 8000a94:	d302      	bcc.n	8000a9c <__udivmoddi4+0xc8>
 8000a96:	4282      	cmp	r2, r0
 8000a98:	f200 8105 	bhi.w	8000ca6 <__udivmoddi4+0x2d2>
 8000a9c:	1a84      	subs	r4, r0, r2
 8000a9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	4690      	mov	r8, r2
 8000aa6:	2d00      	cmp	r5, #0
 8000aa8:	d0e5      	beq.n	8000a76 <__udivmoddi4+0xa2>
 8000aaa:	e9c5 4800 	strd	r4, r8, [r5]
 8000aae:	e7e2      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000ab0:	2a00      	cmp	r2, #0
 8000ab2:	f000 8090 	beq.w	8000bd6 <__udivmoddi4+0x202>
 8000ab6:	fab2 f682 	clz	r6, r2
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	f040 80a4 	bne.w	8000c08 <__udivmoddi4+0x234>
 8000ac0:	1a8a      	subs	r2, r1, r2
 8000ac2:	0c03      	lsrs	r3, r0, #16
 8000ac4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac8:	b280      	uxth	r0, r0
 8000aca:	b2bc      	uxth	r4, r7
 8000acc:	2101      	movs	r1, #1
 8000ace:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ad2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ada:	fb04 f20c 	mul.w	r2, r4, ip
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d907      	bls.n	8000af2 <__udivmoddi4+0x11e>
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ae8:	d202      	bcs.n	8000af0 <__udivmoddi4+0x11c>
 8000aea:	429a      	cmp	r2, r3
 8000aec:	f200 80e0 	bhi.w	8000cb0 <__udivmoddi4+0x2dc>
 8000af0:	46c4      	mov	ip, r8
 8000af2:	1a9b      	subs	r3, r3, r2
 8000af4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000af8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000afc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b00:	fb02 f404 	mul.w	r4, r2, r4
 8000b04:	429c      	cmp	r4, r3
 8000b06:	d907      	bls.n	8000b18 <__udivmoddi4+0x144>
 8000b08:	18fb      	adds	r3, r7, r3
 8000b0a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b0e:	d202      	bcs.n	8000b16 <__udivmoddi4+0x142>
 8000b10:	429c      	cmp	r4, r3
 8000b12:	f200 80ca 	bhi.w	8000caa <__udivmoddi4+0x2d6>
 8000b16:	4602      	mov	r2, r0
 8000b18:	1b1b      	subs	r3, r3, r4
 8000b1a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b1e:	e7a5      	b.n	8000a6c <__udivmoddi4+0x98>
 8000b20:	f1c1 0620 	rsb	r6, r1, #32
 8000b24:	408b      	lsls	r3, r1
 8000b26:	fa22 f706 	lsr.w	r7, r2, r6
 8000b2a:	431f      	orrs	r7, r3
 8000b2c:	fa0e f401 	lsl.w	r4, lr, r1
 8000b30:	fa20 f306 	lsr.w	r3, r0, r6
 8000b34:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b38:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b3c:	4323      	orrs	r3, r4
 8000b3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b42:	fa1f fc87 	uxth.w	ip, r7
 8000b46:	fbbe f0f9 	udiv	r0, lr, r9
 8000b4a:	0c1c      	lsrs	r4, r3, #16
 8000b4c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b50:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b54:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b58:	45a6      	cmp	lr, r4
 8000b5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000b5e:	d909      	bls.n	8000b74 <__udivmoddi4+0x1a0>
 8000b60:	193c      	adds	r4, r7, r4
 8000b62:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b66:	f080 809c 	bcs.w	8000ca2 <__udivmoddi4+0x2ce>
 8000b6a:	45a6      	cmp	lr, r4
 8000b6c:	f240 8099 	bls.w	8000ca2 <__udivmoddi4+0x2ce>
 8000b70:	3802      	subs	r0, #2
 8000b72:	443c      	add	r4, r7
 8000b74:	eba4 040e 	sub.w	r4, r4, lr
 8000b78:	fa1f fe83 	uxth.w	lr, r3
 8000b7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b80:	fb09 4413 	mls	r4, r9, r3, r4
 8000b84:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b88:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b8c:	45a4      	cmp	ip, r4
 8000b8e:	d908      	bls.n	8000ba2 <__udivmoddi4+0x1ce>
 8000b90:	193c      	adds	r4, r7, r4
 8000b92:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b96:	f080 8082 	bcs.w	8000c9e <__udivmoddi4+0x2ca>
 8000b9a:	45a4      	cmp	ip, r4
 8000b9c:	d97f      	bls.n	8000c9e <__udivmoddi4+0x2ca>
 8000b9e:	3b02      	subs	r3, #2
 8000ba0:	443c      	add	r4, r7
 8000ba2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ba6:	eba4 040c 	sub.w	r4, r4, ip
 8000baa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bae:	4564      	cmp	r4, ip
 8000bb0:	4673      	mov	r3, lr
 8000bb2:	46e1      	mov	r9, ip
 8000bb4:	d362      	bcc.n	8000c7c <__udivmoddi4+0x2a8>
 8000bb6:	d05f      	beq.n	8000c78 <__udivmoddi4+0x2a4>
 8000bb8:	b15d      	cbz	r5, 8000bd2 <__udivmoddi4+0x1fe>
 8000bba:	ebb8 0203 	subs.w	r2, r8, r3
 8000bbe:	eb64 0409 	sbc.w	r4, r4, r9
 8000bc2:	fa04 f606 	lsl.w	r6, r4, r6
 8000bc6:	fa22 f301 	lsr.w	r3, r2, r1
 8000bca:	431e      	orrs	r6, r3
 8000bcc:	40cc      	lsrs	r4, r1
 8000bce:	e9c5 6400 	strd	r6, r4, [r5]
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	e74f      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000bd6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bda:	0c01      	lsrs	r1, r0, #16
 8000bdc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000be0:	b280      	uxth	r0, r0
 8000be2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000be6:	463b      	mov	r3, r7
 8000be8:	4638      	mov	r0, r7
 8000bea:	463c      	mov	r4, r7
 8000bec:	46b8      	mov	r8, r7
 8000bee:	46be      	mov	lr, r7
 8000bf0:	2620      	movs	r6, #32
 8000bf2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000bf6:	eba2 0208 	sub.w	r2, r2, r8
 8000bfa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000bfe:	e766      	b.n	8000ace <__udivmoddi4+0xfa>
 8000c00:	4601      	mov	r1, r0
 8000c02:	e718      	b.n	8000a36 <__udivmoddi4+0x62>
 8000c04:	4610      	mov	r0, r2
 8000c06:	e72c      	b.n	8000a62 <__udivmoddi4+0x8e>
 8000c08:	f1c6 0220 	rsb	r2, r6, #32
 8000c0c:	fa2e f302 	lsr.w	r3, lr, r2
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	40b1      	lsls	r1, r6
 8000c14:	fa20 f202 	lsr.w	r2, r0, r2
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c28:	0c11      	lsrs	r1, r2, #16
 8000c2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c2e:	fb08 f904 	mul.w	r9, r8, r4
 8000c32:	40b0      	lsls	r0, r6
 8000c34:	4589      	cmp	r9, r1
 8000c36:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c3a:	b280      	uxth	r0, r0
 8000c3c:	d93e      	bls.n	8000cbc <__udivmoddi4+0x2e8>
 8000c3e:	1879      	adds	r1, r7, r1
 8000c40:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c44:	d201      	bcs.n	8000c4a <__udivmoddi4+0x276>
 8000c46:	4589      	cmp	r9, r1
 8000c48:	d81f      	bhi.n	8000c8a <__udivmoddi4+0x2b6>
 8000c4a:	eba1 0109 	sub.w	r1, r1, r9
 8000c4e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c52:	fb09 f804 	mul.w	r8, r9, r4
 8000c56:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c5a:	b292      	uxth	r2, r2
 8000c5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c60:	4542      	cmp	r2, r8
 8000c62:	d229      	bcs.n	8000cb8 <__udivmoddi4+0x2e4>
 8000c64:	18ba      	adds	r2, r7, r2
 8000c66:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c6a:	d2c4      	bcs.n	8000bf6 <__udivmoddi4+0x222>
 8000c6c:	4542      	cmp	r2, r8
 8000c6e:	d2c2      	bcs.n	8000bf6 <__udivmoddi4+0x222>
 8000c70:	f1a9 0102 	sub.w	r1, r9, #2
 8000c74:	443a      	add	r2, r7
 8000c76:	e7be      	b.n	8000bf6 <__udivmoddi4+0x222>
 8000c78:	45f0      	cmp	r8, lr
 8000c7a:	d29d      	bcs.n	8000bb8 <__udivmoddi4+0x1e4>
 8000c7c:	ebbe 0302 	subs.w	r3, lr, r2
 8000c80:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c84:	3801      	subs	r0, #1
 8000c86:	46e1      	mov	r9, ip
 8000c88:	e796      	b.n	8000bb8 <__udivmoddi4+0x1e4>
 8000c8a:	eba7 0909 	sub.w	r9, r7, r9
 8000c8e:	4449      	add	r1, r9
 8000c90:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c94:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c98:	fb09 f804 	mul.w	r8, r9, r4
 8000c9c:	e7db      	b.n	8000c56 <__udivmoddi4+0x282>
 8000c9e:	4673      	mov	r3, lr
 8000ca0:	e77f      	b.n	8000ba2 <__udivmoddi4+0x1ce>
 8000ca2:	4650      	mov	r0, sl
 8000ca4:	e766      	b.n	8000b74 <__udivmoddi4+0x1a0>
 8000ca6:	4608      	mov	r0, r1
 8000ca8:	e6fd      	b.n	8000aa6 <__udivmoddi4+0xd2>
 8000caa:	443b      	add	r3, r7
 8000cac:	3a02      	subs	r2, #2
 8000cae:	e733      	b.n	8000b18 <__udivmoddi4+0x144>
 8000cb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cb4:	443b      	add	r3, r7
 8000cb6:	e71c      	b.n	8000af2 <__udivmoddi4+0x11e>
 8000cb8:	4649      	mov	r1, r9
 8000cba:	e79c      	b.n	8000bf6 <__udivmoddi4+0x222>
 8000cbc:	eba1 0109 	sub.w	r1, r1, r9
 8000cc0:	46c4      	mov	ip, r8
 8000cc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cc6:	fb09 f804 	mul.w	r8, r9, r4
 8000cca:	e7c4      	b.n	8000c56 <__udivmoddi4+0x282>

08000ccc <__aeabi_idiv0>:
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd4:	f000 fe92 	bl	80019fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd8:	f000 f81e 	bl	8000d18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cdc:	f000 fa28 	bl	8001130 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ce0:	f000 f884 	bl	8000dec <MX_I2C1_Init>
  MX_I2S3_Init();
 8000ce4:	f000 f8b0 	bl	8000e48 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000ce8:	f000 f8de 	bl	8000ea8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000cec:	f009 fcb4 	bl	800a658 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000cf0:	f000 f910 	bl	8000f14 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000cf4:	f000 f9bc 	bl	8001070 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //start timer in one pulse mode
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4806      	ldr	r0, [pc, #24]	@ (8000d14 <main+0x44>)
 8000cfc:	f005 f83a 	bl	8005d74 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000d00:	2104      	movs	r1, #4
 8000d02:	4804      	ldr	r0, [pc, #16]	@ (8000d14 <main+0x44>)
 8000d04:	f005 f836 	bl	8005d74 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  trigger_ultrasonic_pulse();
 8000d08:	f000 fb14 	bl	8001334 <trigger_ultrasonic_pulse>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000d0c:	f009 fcca 	bl	800a6a4 <MX_USB_HOST_Process>
	  trigger_ultrasonic_pulse();
 8000d10:	bf00      	nop
 8000d12:	e7f9      	b.n	8000d08 <main+0x38>
 8000d14:	200001d4 	.word	0x200001d4

08000d18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b094      	sub	sp, #80	@ 0x50
 8000d1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1e:	f107 0320 	add.w	r3, r7, #32
 8000d22:	2230      	movs	r2, #48	@ 0x30
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f00a f85e 	bl	800ade8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	4b28      	ldr	r3, [pc, #160]	@ (8000de4 <SystemClock_Config+0xcc>)
 8000d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d44:	4a27      	ldr	r2, [pc, #156]	@ (8000de4 <SystemClock_Config+0xcc>)
 8000d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d4c:	4b25      	ldr	r3, [pc, #148]	@ (8000de4 <SystemClock_Config+0xcc>)
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d58:	2300      	movs	r3, #0
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	4b22      	ldr	r3, [pc, #136]	@ (8000de8 <SystemClock_Config+0xd0>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a21      	ldr	r2, [pc, #132]	@ (8000de8 <SystemClock_Config+0xd0>)
 8000d62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b1f      	ldr	r3, [pc, #124]	@ (8000de8 <SystemClock_Config+0xd0>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d74:	2301      	movs	r3, #1
 8000d76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d88:	2308      	movs	r3, #8
 8000d8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000d8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000d90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d92:	2302      	movs	r3, #2
 8000d94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d96:	2307      	movs	r3, #7
 8000d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9a:	f107 0320 	add.w	r3, r7, #32
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f004 f8a2 	bl	8004ee8 <HAL_RCC_OscConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000daa:	f000 fb41 	bl	8001430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dae:	230f      	movs	r3, #15
 8000db0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db2:	2302      	movs	r3, #2
 8000db4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000dbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000dc6:	f107 030c 	add.w	r3, r7, #12
 8000dca:	2105      	movs	r1, #5
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f004 fb03 	bl	80053d8 <HAL_RCC_ClockConfig>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000dd8:	f000 fb2a 	bl	8001430 <Error_Handler>
  }
}
 8000ddc:	bf00      	nop
 8000dde:	3750      	adds	r7, #80	@ 0x50
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40023800 	.word	0x40023800
 8000de8:	40007000 	.word	0x40007000

08000dec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000df0:	4b12      	ldr	r3, [pc, #72]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000df2:	4a13      	ldr	r2, [pc, #76]	@ (8000e40 <MX_I2C1_Init+0x54>)
 8000df4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000df8:	4a12      	ldr	r2, [pc, #72]	@ (8000e44 <MX_I2C1_Init+0x58>)
 8000dfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e16:	4b09      	ldr	r3, [pc, #36]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e22:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e28:	4804      	ldr	r0, [pc, #16]	@ (8000e3c <MX_I2C1_Init+0x50>)
 8000e2a:	f003 fa79 	bl	8004320 <HAL_I2C_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e34:	f000 fafc 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000098 	.word	0x20000098
 8000e40:	40005400 	.word	0x40005400
 8000e44:	000186a0 	.word	0x000186a0

08000e48 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e4e:	4a14      	ldr	r2, [pc, #80]	@ (8000ea0 <MX_I2S3_Init+0x58>)
 8000e50:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e58:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000e60:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e6c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e70:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea4 <MX_I2S3_Init+0x5c>)
 8000e72:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000e74:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000e86:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <MX_I2S3_Init+0x54>)
 8000e88:	f003 fb8e 	bl	80045a8 <HAL_I2S_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000e92:	f000 facd 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200000ec 	.word	0x200000ec
 8000ea0:	40003c00 	.word	0x40003c00
 8000ea4:	00017700 	.word	0x00017700

08000ea8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000eac:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000eae:	4a18      	ldr	r2, [pc, #96]	@ (8000f10 <MX_SPI1_Init+0x68>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eb2:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000eb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000eb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eba:	4b14      	ldr	r3, [pc, #80]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ed4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ed8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eda:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000eec:	4b07      	ldr	r3, [pc, #28]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000ef4:	220a      	movs	r2, #10
 8000ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ef8:	4804      	ldr	r0, [pc, #16]	@ (8000f0c <MX_SPI1_Init+0x64>)
 8000efa:	f004 fdbb 	bl	8005a74 <HAL_SPI_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f04:	f000 fa94 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000134 	.word	0x20000134
 8000f10:	40013000 	.word	0x40013000

08000f14 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b096      	sub	sp, #88	@ 0x58
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f1a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f2a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
 8000f44:	615a      	str	r2, [r3, #20]
 8000f46:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f48:	463b      	mov	r3, r7
 8000f4a:	2220      	movs	r2, #32
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f009 ff4a 	bl	800ade8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f54:	4b44      	ldr	r3, [pc, #272]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f56:	4a45      	ldr	r2, [pc, #276]	@ (800106c <MX_TIM1_Init+0x158>)
 8000f58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8000f5a:	4b43      	ldr	r3, [pc, #268]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f5c:	22a7      	movs	r2, #167	@ 0xa7
 8000f5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f60:	4b41      	ldr	r3, [pc, #260]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000f66:	4b40      	ldr	r3, [pc, #256]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f68:	2263      	movs	r2, #99	@ 0x63
 8000f6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f72:	4b3d      	ldr	r3, [pc, #244]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f78:	4b3b      	ldr	r3, [pc, #236]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f7e:	483a      	ldr	r0, [pc, #232]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f80:	f004 fe01 	bl	8005b86 <HAL_TIM_Base_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000f8a:	f000 fa51 	bl	8001430 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f8e:	4836      	ldr	r0, [pc, #216]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000f90:	f004 fe48 	bl	8005c24 <HAL_TIM_PWM_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000f9a:	f000 fa49 	bl	8001430 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8000f9e:	2108      	movs	r1, #8
 8000fa0:	4831      	ldr	r0, [pc, #196]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000fa2:	f005 f80f 	bl	8005fc4 <HAL_TIM_OnePulse_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000fac:	f000 fa40 	bl	8001430 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000fb0:	2306      	movs	r3, #6
 8000fb2:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000fb4:	2360      	movs	r3, #96	@ 0x60
 8000fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sSlaveConfig.TriggerFilter = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000fc0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4828      	ldr	r0, [pc, #160]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000fc8:	f005 fb06 	bl	80065d8 <HAL_TIM_SlaveConfigSynchro>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000fd2:	f000 fa2d 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fde:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4820      	ldr	r0, [pc, #128]	@ (8001068 <MX_TIM1_Init+0x154>)
 8000fe6:	f006 f85b 	bl	80070a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 8000ff0:	f000 fa1e 	bl	8001430 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000ff4:	2370      	movs	r3, #112	@ 0x70
 8000ff6:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001000:	2300      	movs	r3, #0
 8001002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001008:	2300      	movs	r3, #0
 800100a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800100c:	2300      	movs	r3, #0
 800100e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	2200      	movs	r2, #0
 8001016:	4619      	mov	r1, r3
 8001018:	4813      	ldr	r0, [pc, #76]	@ (8001068 <MX_TIM1_Init+0x154>)
 800101a:	f005 fa1b 	bl	8006454 <HAL_TIM_PWM_ConfigChannel>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001024:	f000 fa04 	bl	8001430 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001030:	2300      	movs	r3, #0
 8001032:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800103c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001040:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4807      	ldr	r0, [pc, #28]	@ (8001068 <MX_TIM1_Init+0x154>)
 800104c:	f006 f8a4 	bl	8007198 <HAL_TIMEx_ConfigBreakDeadTime>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001056:	f000 f9eb 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800105a:	4803      	ldr	r0, [pc, #12]	@ (8001068 <MX_TIM1_Init+0x154>)
 800105c:	f000 fbde 	bl	800181c <HAL_TIM_MspPostInit>

}
 8001060:	bf00      	nop
 8001062:	3758      	adds	r7, #88	@ 0x58
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000018c 	.word	0x2000018c
 800106c:	40010000 	.word	0x40010000

08001070 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001076:	f107 0310 	add.w	r3, r7, #16
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001080:	463b      	mov	r3, r7
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800108c:	4b26      	ldr	r3, [pc, #152]	@ (8001128 <MX_TIM3_Init+0xb8>)
 800108e:	4a27      	ldr	r2, [pc, #156]	@ (800112c <MX_TIM3_Init+0xbc>)
 8001090:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001092:	4b25      	ldr	r3, [pc, #148]	@ (8001128 <MX_TIM3_Init+0xb8>)
 8001094:	2253      	movs	r2, #83	@ 0x53
 8001096:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001098:	4b23      	ldr	r3, [pc, #140]	@ (8001128 <MX_TIM3_Init+0xb8>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800109e:	4b22      	ldr	r3, [pc, #136]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a6:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80010b2:	481d      	ldr	r0, [pc, #116]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010b4:	f004 fe0f 	bl	8005cd6 <HAL_TIM_IC_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80010be:	f000 f9b7 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010ca:	f107 0310 	add.w	r3, r7, #16
 80010ce:	4619      	mov	r1, r3
 80010d0:	4815      	ldr	r0, [pc, #84]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010d2:	f005 ffe5 	bl	80070a0 <HAL_TIMEx_MasterConfigSynchronization>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80010dc:	f000 f9a8 	bl	8001430 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010e0:	2300      	movs	r3, #0
 80010e2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010e4:	2301      	movs	r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010f0:	463b      	mov	r3, r7
 80010f2:	2200      	movs	r2, #0
 80010f4:	4619      	mov	r1, r3
 80010f6:	480c      	ldr	r0, [pc, #48]	@ (8001128 <MX_TIM3_Init+0xb8>)
 80010f8:	f005 f910 	bl	800631c <HAL_TIM_IC_ConfigChannel>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001102:	f000 f995 	bl	8001430 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001106:	2302      	movs	r3, #2
 8001108:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800110a:	463b      	mov	r3, r7
 800110c:	2204      	movs	r2, #4
 800110e:	4619      	mov	r1, r3
 8001110:	4805      	ldr	r0, [pc, #20]	@ (8001128 <MX_TIM3_Init+0xb8>)
 8001112:	f005 f903 	bl	800631c <HAL_TIM_IC_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800111c:	f000 f988 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001d4 	.word	0x200001d4
 800112c:	40000400 	.word	0x40000400

08001130 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08c      	sub	sp, #48	@ 0x30
 8001134:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001136:	f107 031c 	add.w	r3, r7, #28
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
 8001144:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	61bb      	str	r3, [r7, #24]
 800114a:	4b74      	ldr	r3, [pc, #464]	@ (800131c <MX_GPIO_Init+0x1ec>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a73      	ldr	r2, [pc, #460]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001150:	f043 0310 	orr.w	r3, r3, #16
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b71      	ldr	r3, [pc, #452]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	61bb      	str	r3, [r7, #24]
 8001160:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	4b6d      	ldr	r3, [pc, #436]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a6c      	ldr	r2, [pc, #432]	@ (800131c <MX_GPIO_Init+0x1ec>)
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b6a      	ldr	r3, [pc, #424]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0304 	and.w	r3, r3, #4
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	4b66      	ldr	r3, [pc, #408]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a65      	ldr	r2, [pc, #404]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b63      	ldr	r3, [pc, #396]	@ (800131c <MX_GPIO_Init+0x1ec>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b5f      	ldr	r3, [pc, #380]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a5e      	ldr	r2, [pc, #376]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b5c      	ldr	r3, [pc, #368]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	4b58      	ldr	r3, [pc, #352]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a57      	ldr	r2, [pc, #348]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b55      	ldr	r3, [pc, #340]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	4b51      	ldr	r3, [pc, #324]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	4a50      	ldr	r2, [pc, #320]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011dc:	f043 0308 	orr.w	r3, r3, #8
 80011e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e2:	4b4e      	ldr	r3, [pc, #312]	@ (800131c <MX_GPIO_Init+0x1ec>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	f003 0308 	and.w	r3, r3, #8
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2108      	movs	r1, #8
 80011f2:	484b      	ldr	r0, [pc, #300]	@ (8001320 <MX_GPIO_Init+0x1f0>)
 80011f4:	f000 ff46 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	2101      	movs	r1, #1
 80011fc:	4849      	ldr	r0, [pc, #292]	@ (8001324 <MX_GPIO_Init+0x1f4>)
 80011fe:	f000 ff41 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	2120      	movs	r1, #32
 8001206:	4847      	ldr	r0, [pc, #284]	@ (8001324 <MX_GPIO_Init+0x1f4>)
 8001208:	f000 ff3c 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800120c:	2200      	movs	r2, #0
 800120e:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001212:	4845      	ldr	r0, [pc, #276]	@ (8001328 <MX_GPIO_Init+0x1f8>)
 8001214:	f000 ff36 	bl	8002084 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001218:	2308      	movs	r3, #8
 800121a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001228:	f107 031c 	add.w	r3, r7, #28
 800122c:	4619      	mov	r1, r3
 800122e:	483c      	ldr	r0, [pc, #240]	@ (8001320 <MX_GPIO_Init+0x1f0>)
 8001230:	f000 fd8c 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PULSE_TRIG_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|PULSE_TRIG_Pin;
 8001234:	2321      	movs	r3, #33	@ 0x21
 8001236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001238:	2301      	movs	r3, #1
 800123a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2300      	movs	r3, #0
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	4836      	ldr	r0, [pc, #216]	@ (8001324 <MX_GPIO_Init+0x1f4>)
 800124c:	f000 fd7e 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001250:	2308      	movs	r3, #8
 8001252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001254:	2302      	movs	r3, #2
 8001256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001260:	2305      	movs	r3, #5
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	4619      	mov	r1, r3
 800126a:	482e      	ldr	r0, [pc, #184]	@ (8001324 <MX_GPIO_Init+0x1f4>)
 800126c:	f000 fd6e 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001270:	2301      	movs	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001274:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001278:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800127e:	f107 031c 	add.w	r3, r7, #28
 8001282:	4619      	mov	r1, r3
 8001284:	4829      	ldr	r0, [pc, #164]	@ (800132c <MX_GPIO_Init+0x1fc>)
 8001286:	f000 fd61 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800128a:	2304      	movs	r3, #4
 800128c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 031c 	add.w	r3, r7, #28
 800129a:	4619      	mov	r1, r3
 800129c:	4824      	ldr	r0, [pc, #144]	@ (8001330 <MX_GPIO_Init+0x200>)
 800129e:	f000 fd55 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80012a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a8:	2302      	movs	r3, #2
 80012aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012b4:	2305      	movs	r3, #5
 80012b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80012b8:	f107 031c 	add.w	r3, r7, #28
 80012bc:	4619      	mov	r1, r3
 80012be:	481c      	ldr	r0, [pc, #112]	@ (8001330 <MX_GPIO_Init+0x200>)
 80012c0:	f000 fd44 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012c4:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80012c8:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4619      	mov	r1, r3
 80012dc:	4812      	ldr	r0, [pc, #72]	@ (8001328 <MX_GPIO_Init+0x1f8>)
 80012de:	f000 fd35 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80012e2:	2320      	movs	r3, #32
 80012e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e6:	2300      	movs	r3, #0
 80012e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012ee:	f107 031c 	add.w	r3, r7, #28
 80012f2:	4619      	mov	r1, r3
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <MX_GPIO_Init+0x1f8>)
 80012f6:	f000 fd29 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80012fa:	2302      	movs	r3, #2
 80012fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012fe:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001302:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	4804      	ldr	r0, [pc, #16]	@ (8001320 <MX_GPIO_Init+0x1f0>)
 8001310:	f000 fd1c 	bl	8001d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001314:	bf00      	nop
 8001316:	3730      	adds	r7, #48	@ 0x30
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40023800 	.word	0x40023800
 8001320:	40021000 	.word	0x40021000
 8001324:	40020800 	.word	0x40020800
 8001328:	40020c00 	.word	0x40020c00
 800132c:	40020000 	.word	0x40020000
 8001330:	40020400 	.word	0x40020400

08001334 <trigger_ultrasonic_pulse>:

/* USER CODE BEGIN 4 */

void trigger_ultrasonic_pulse()
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
    HAL_TIM_OnePulse_Start(&htim1, TIM_CHANNEL_1);  // timer 1 generates pulse
 8001338:	2100      	movs	r1, #0
 800133a:	4809      	ldr	r0, [pc, #36]	@ (8001360 <trigger_ultrasonic_pulse+0x2c>)
 800133c:	f004 fe9c 	bl	8006078 <HAL_TIM_OnePulse_Start>
    HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port,PULSE_TRIG_Pin,GPIO_PIN_RESET);
 8001340:	2200      	movs	r2, #0
 8001342:	2120      	movs	r1, #32
 8001344:	4807      	ldr	r0, [pc, #28]	@ (8001364 <trigger_ultrasonic_pulse+0x30>)
 8001346:	f000 fe9d 	bl	8002084 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 800134a:	20c8      	movs	r0, #200	@ 0xc8
 800134c:	f000 fbc8 	bl	8001ae0 <HAL_Delay>
    HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port,PULSE_TRIG_Pin,GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	2120      	movs	r1, #32
 8001354:	4803      	ldr	r0, [pc, #12]	@ (8001364 <trigger_ultrasonic_pulse+0x30>)
 8001356:	f000 fe95 	bl	8002084 <HAL_GPIO_WritePin>
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2000018c 	.word	0x2000018c
 8001364:	40020800 	.word	0x40020800

08001368 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a28      	ldr	r2, [pc, #160]	@ (8001418 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d145      	bne.n	8001406 <HAL_TIM_IC_CaptureCallback+0x9e>
    {
    	gCounter++;
 800137a:	4b28      	ldr	r3, [pc, #160]	@ (800141c <HAL_TIM_IC_CaptureCallback+0xb4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	4a26      	ldr	r2, [pc, #152]	@ (800141c <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001382:	6013      	str	r3, [r2, #0]
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // Rising Edge Detected
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	7f1b      	ldrb	r3, [r3, #28]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d107      	bne.n	800139c <HAL_TIM_IC_CaptureCallback+0x34>
        {
            echo_start = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800138c:	2100      	movs	r1, #0
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f005 f964 	bl	800665c <HAL_TIM_ReadCapturedValue>
 8001394:	4603      	mov	r3, r0
 8001396:	4a22      	ldr	r2, [pc, #136]	@ (8001420 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001398:	6013      	str	r3, [r2, #0]
                distance = (duration * 0.0343) / 2;  // Distance in cm (Speed of sound = 343 m/s)
                is_measured = 1;
            }
        }
    }
}
 800139a:	e034      	b.n	8001406 <HAL_TIM_IC_CaptureCallback+0x9e>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // Falling Edge Detected
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	7f1b      	ldrb	r3, [r3, #28]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d130      	bne.n	8001406 <HAL_TIM_IC_CaptureCallback+0x9e>
            echo_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80013a4:	2104      	movs	r1, #4
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f005 f958 	bl	800665c <HAL_TIM_ReadCapturedValue>
 80013ac:	4603      	mov	r3, r0
 80013ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001424 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013b0:	6013      	str	r3, [r2, #0]
            if (echo_end >= echo_start)
 80013b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d323      	bcc.n	8001406 <HAL_TIM_IC_CaptureCallback+0x9e>
                uint32_t duration = echo_end - echo_start;
 80013be:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	60fb      	str	r3, [r7, #12]
                distance = (duration * 0.0343) / 2;  // Distance in cm (Speed of sound = 343 m/s)
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff f83e 	bl	800044c <__aeabi_ui2d>
 80013d0:	a30f      	add	r3, pc, #60	@ (adr r3, 8001410 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80013d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d6:	f7ff f8b3 	bl	8000540 <__aeabi_dmul>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013ea:	f7ff f9d3 	bl	8000794 <__aeabi_ddiv>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f7ff fab5 	bl	8000964 <__aeabi_d2uiz>
 80013fa:	4603      	mov	r3, r0
 80013fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80013fe:	6013      	str	r3, [r2, #0]
                is_measured = 1;
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001402:	2201      	movs	r2, #1
 8001404:	701a      	strb	r2, [r3, #0]
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	04816f00 	.word	0x04816f00
 8001414:	3fa18fc5 	.word	0x3fa18fc5
 8001418:	40000400 	.word	0x40000400
 800141c:	2000022c 	.word	0x2000022c
 8001420:	2000021c 	.word	0x2000021c
 8001424:	20000220 	.word	0x20000220
 8001428:	20000224 	.word	0x20000224
 800142c:	20000228 	.word	0x20000228

08001430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <Error_Handler+0x8>

0800143c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_MspInit+0x4c>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	4a0f      	ldr	r2, [pc, #60]	@ (8001488 <HAL_MspInit+0x4c>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001450:	6453      	str	r3, [r2, #68]	@ 0x44
 8001452:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <HAL_MspInit+0x4c>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <HAL_MspInit+0x4c>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_MspInit+0x4c>)
 8001468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800146c:	6413      	str	r3, [r2, #64]	@ 0x40
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_MspInit+0x4c>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800147a:	2007      	movs	r0, #7
 800147c:	f000 fc24 	bl	8001cc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40023800 	.word	0x40023800

0800148c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a19      	ldr	r2, [pc, #100]	@ (8001510 <HAL_I2C_MspInit+0x84>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d12c      	bne.n	8001508 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	4a17      	ldr	r2, [pc, #92]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014b8:	f043 0302 	orr.w	r3, r3, #2
 80014bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80014ca:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80014ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d0:	2312      	movs	r3, #18
 80014d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d4:	2301      	movs	r3, #1
 80014d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d8:	2300      	movs	r3, #0
 80014da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014dc:	2304      	movs	r3, #4
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4619      	mov	r1, r3
 80014e6:	480c      	ldr	r0, [pc, #48]	@ (8001518 <HAL_I2C_MspInit+0x8c>)
 80014e8:	f000 fc30 	bl	8001d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fc:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	@ 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40005400 	.word	0x40005400
 8001514:	40023800 	.word	0x40023800
 8001518:	40020400 	.word	0x40020400

0800151c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	@ 0x38
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a31      	ldr	r2, [pc, #196]	@ (800160c <HAL_I2S_MspInit+0xf0>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d15a      	bne.n	8001602 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800154c:	2301      	movs	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001550:	23c0      	movs	r3, #192	@ 0xc0
 8001552:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001554:	2302      	movs	r3, #2
 8001556:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4618      	mov	r0, r3
 800155e:	f004 f947 	bl	80057f0 <HAL_RCCEx_PeriphCLKConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001568:	f7ff ff62 	bl	8001430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	4b27      	ldr	r3, [pc, #156]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	4a26      	ldr	r2, [pc, #152]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 8001576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800157a:	6413      	str	r3, [r2, #64]	@ 0x40
 800157c:	4b24      	ldr	r3, [pc, #144]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	4b20      	ldr	r3, [pc, #128]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	4a1f      	ldr	r2, [pc, #124]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6313      	str	r3, [r2, #48]	@ 0x30
 8001598:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	4a18      	ldr	r2, [pc, #96]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 80015ae:	f043 0304 	orr.w	r3, r3, #4
 80015b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <HAL_I2S_MspInit+0xf4>)
 80015b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80015c0:	2310      	movs	r3, #16
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c4:	2302      	movs	r3, #2
 80015c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015d0:	2306      	movs	r3, #6
 80015d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d8:	4619      	mov	r1, r3
 80015da:	480e      	ldr	r0, [pc, #56]	@ (8001614 <HAL_I2S_MspInit+0xf8>)
 80015dc:	f000 fbb6 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80015e0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e6:	2302      	movs	r3, #2
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ee:	2300      	movs	r3, #0
 80015f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015f2:	2306      	movs	r3, #6
 80015f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015fa:	4619      	mov	r1, r3
 80015fc:	4806      	ldr	r0, [pc, #24]	@ (8001618 <HAL_I2S_MspInit+0xfc>)
 80015fe:	f000 fba5 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001602:	bf00      	nop
 8001604:	3738      	adds	r7, #56	@ 0x38
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40003c00 	.word	0x40003c00
 8001610:	40023800 	.word	0x40023800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020800 	.word	0x40020800

0800161c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	@ 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a19      	ldr	r2, [pc, #100]	@ (80016a0 <HAL_SPI_MspInit+0x84>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d12b      	bne.n	8001696 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001646:	4a17      	ldr	r2, [pc, #92]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 8001648:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800164c:	6453      	str	r3, [r2, #68]	@ 0x44
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a10      	ldr	r2, [pc, #64]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <HAL_SPI_MspInit+0x88>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001676:	23e0      	movs	r3, #224	@ 0xe0
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	2302      	movs	r3, #2
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001686:	2305      	movs	r3, #5
 8001688:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <HAL_SPI_MspInit+0x8c>)
 8001692:	f000 fb5b 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001696:	bf00      	nop
 8001698:	3728      	adds	r7, #40	@ 0x28
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40013000 	.word	0x40013000
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020000 	.word	0x40020000

080016ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a19      	ldr	r2, [pc, #100]	@ (8001730 <HAL_TIM_Base_MspInit+0x84>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d12c      	bne.n	8001728 <HAL_TIM_Base_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	4a17      	ldr	r2, [pc, #92]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016de:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4a10      	ldr	r2, [pc, #64]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016f4:	f043 0310 	orr.w	r3, r3, #16
 80016f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_TIM_Base_MspInit+0x88>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001706:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800170a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001718:	2301      	movs	r3, #1
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <HAL_TIM_Base_MspInit+0x8c>)
 8001724:	f000 fb12 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001728:	bf00      	nop
 800172a:	3728      	adds	r7, #40	@ 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40010000 	.word	0x40010000
 8001734:	40023800 	.word	0x40023800
 8001738:	40021000 	.word	0x40021000

0800173c <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a2c      	ldr	r2, [pc, #176]	@ (800180c <HAL_TIM_IC_MspInit+0xd0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d151      	bne.n	8001802 <HAL_TIM_IC_MspInit+0xc6>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	6413      	str	r3, [r2, #64]	@ 0x40
 800176e:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a23      	ldr	r2, [pc, #140]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b21      	ldr	r3, [pc, #132]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a1c      	ldr	r2, [pc, #112]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <HAL_TIM_IC_MspInit+0xd4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017b2:	2340      	movs	r3, #64	@ 0x40
 80017b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b6:	2302      	movs	r3, #2
 80017b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017c2:	2302      	movs	r3, #2
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	4619      	mov	r1, r3
 80017cc:	4811      	ldr	r0, [pc, #68]	@ (8001814 <HAL_TIM_IC_MspInit+0xd8>)
 80017ce:	f000 fabd 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017d2:	2320      	movs	r3, #32
 80017d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d6:	2302      	movs	r3, #2
 80017d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017e2:	2302      	movs	r3, #2
 80017e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	f107 0314 	add.w	r3, r7, #20
 80017ea:	4619      	mov	r1, r3
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <HAL_TIM_IC_MspInit+0xdc>)
 80017ee:	f000 faad 	bl	8001d4c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2100      	movs	r1, #0
 80017f6:	201d      	movs	r0, #29
 80017f8:	f000 fa71 	bl	8001cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017fc:	201d      	movs	r0, #29
 80017fe:	f000 fa8a 	bl	8001d16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001802:	bf00      	nop
 8001804:	3728      	adds	r7, #40	@ 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40000400 	.word	0x40000400
 8001810:	40023800 	.word	0x40023800
 8001814:	40020800 	.word	0x40020800
 8001818:	40020400 	.word	0x40020400

0800181c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a12      	ldr	r2, [pc, #72]	@ (8001884 <HAL_TIM_MspPostInit+0x68>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d11e      	bne.n	800187c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a10      	ldr	r2, [pc, #64]	@ (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001848:	f043 0310 	orr.w	r3, r3, #16
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800185a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800185e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2300      	movs	r3, #0
 800186a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800186c:	2301      	movs	r3, #1
 800186e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	4619      	mov	r1, r3
 8001876:	4805      	ldr	r0, [pc, #20]	@ (800188c <HAL_TIM_MspPostInit+0x70>)
 8001878:	f000 fa68 	bl	8001d4c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800187c:	bf00      	nop
 800187e:	3720      	adds	r7, #32
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40010000 	.word	0x40010000
 8001888:	40023800 	.word	0x40023800
 800188c:	40021000 	.word	0x40021000

08001890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <NMI_Handler+0x4>

08001898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <MemManage_Handler+0x4>

080018a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <BusFault_Handler+0x4>

080018b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <UsageFault_Handler+0x4>

080018b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e6:	f000 f8db 	bl	8001aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018f4:	4802      	ldr	r0, [pc, #8]	@ (8001900 <TIM3_IRQHandler+0x10>)
 80018f6:	f004 fc21 	bl	800613c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200001d4 	.word	0x200001d4

08001904 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001908:	4802      	ldr	r0, [pc, #8]	@ (8001914 <OTG_FS_IRQHandler+0x10>)
 800190a:	f000 feb5 	bl	8002678 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000614 	.word	0x20000614

08001918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001920:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <_sbrk+0x5c>)
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <_sbrk+0x60>)
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <_sbrk+0x64>)
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <_sbrk+0x68>)
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <_sbrk+0x64>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d207      	bcs.n	8001958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001948:	f009 fa66 	bl	800ae18 <__errno>
 800194c:	4603      	mov	r3, r0
 800194e:	220c      	movs	r2, #12
 8001950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	e009      	b.n	800196c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <_sbrk+0x64>)
 8001968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20020000 	.word	0x20020000
 8001978:	00000400 	.word	0x00000400
 800197c:	20000230 	.word	0x20000230
 8001980:	20000b40 	.word	0x20000b40

08001984 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <SystemInit+0x20>)
 800198a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <SystemInit+0x20>)
 8001990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019e0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019ac:	f7ff ffea 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019b0:	480c      	ldr	r0, [pc, #48]	@ (80019e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019b2:	490d      	ldr	r1, [pc, #52]	@ (80019e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019b4:	4a0d      	ldr	r2, [pc, #52]	@ (80019ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019c8:	4c0a      	ldr	r4, [pc, #40]	@ (80019f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d6:	f009 fa25 	bl	800ae24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019da:	f7ff f979 	bl	8000cd0 <main>
  bx  lr    
 80019de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80019e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80019ec:	0800af48 	.word	0x0800af48
  ldr r2, =_sbss
 80019f0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80019f4:	20000b3c 	.word	0x20000b3c

080019f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <ADC_IRQHandler>
	...

080019fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a00:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <HAL_Init+0x40>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <HAL_Init+0x40>)
 8001a06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <HAL_Init+0x40>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <HAL_Init+0x40>)
 8001a12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a18:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <HAL_Init+0x40>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <HAL_Init+0x40>)
 8001a1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a24:	2003      	movs	r0, #3
 8001a26:	f000 f94f 	bl	8001cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f000 f808 	bl	8001a40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a30:	f7ff fd04 	bl	800143c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40023c00 	.word	0x40023c00

08001a40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <HAL_InitTick+0x54>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <HAL_InitTick+0x58>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4619      	mov	r1, r3
 8001a52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 f967 	bl	8001d32 <HAL_SYSTICK_Config>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00e      	b.n	8001a8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b0f      	cmp	r3, #15
 8001a72:	d80a      	bhi.n	8001a8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a74:	2200      	movs	r2, #0
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7c:	f000 f92f 	bl	8001cde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a80:	4a06      	ldr	r2, [pc, #24]	@ (8001a9c <HAL_InitTick+0x5c>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
 8001a88:	e000      	b.n	8001a8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000000 	.word	0x20000000
 8001a98:	20000008 	.word	0x20000008
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_IncTick+0x20>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <HAL_IncTick+0x24>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a04      	ldr	r2, [pc, #16]	@ (8001ac4 <HAL_IncTick+0x24>)
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000008 	.word	0x20000008
 8001ac4:	20000234 	.word	0x20000234

08001ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return uwTick;
 8001acc:	4b03      	ldr	r3, [pc, #12]	@ (8001adc <HAL_GetTick+0x14>)
 8001ace:	681b      	ldr	r3, [r3, #0]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	20000234 	.word	0x20000234

08001ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae8:	f7ff ffee 	bl	8001ac8 <HAL_GetTick>
 8001aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af8:	d005      	beq.n	8001b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afa:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <HAL_Delay+0x44>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4413      	add	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b06:	bf00      	nop
 8001b08:	f7ff ffde 	bl	8001ac8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d8f7      	bhi.n	8001b08 <HAL_Delay+0x28>
  {
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000008 	.word	0x20000008

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db0b      	blt.n	8001bb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	f003 021f 	and.w	r2, r3, #31
 8001ba4:	4907      	ldr	r1, [pc, #28]	@ (8001bc4 <__NVIC_EnableIRQ+0x38>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	2001      	movs	r0, #1
 8001bae:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000e100 	.word	0xe000e100

08001bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	6039      	str	r1, [r7, #0]
 8001bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db0a      	blt.n	8001bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	490c      	ldr	r1, [pc, #48]	@ (8001c14 <__NVIC_SetPriority+0x4c>)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	0112      	lsls	r2, r2, #4
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	440b      	add	r3, r1
 8001bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf0:	e00a      	b.n	8001c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4908      	ldr	r1, [pc, #32]	@ (8001c18 <__NVIC_SetPriority+0x50>)
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	3b04      	subs	r3, #4
 8001c00:	0112      	lsls	r2, r2, #4
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	440b      	add	r3, r1
 8001c06:	761a      	strb	r2, [r3, #24]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000e100 	.word	0xe000e100
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b089      	sub	sp, #36	@ 0x24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f1c3 0307 	rsb	r3, r3, #7
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	bf28      	it	cs
 8001c3a:	2304      	movcs	r3, #4
 8001c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3304      	adds	r3, #4
 8001c42:	2b06      	cmp	r3, #6
 8001c44:	d902      	bls.n	8001c4c <NVIC_EncodePriority+0x30>
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3b03      	subs	r3, #3
 8001c4a:	e000      	b.n	8001c4e <NVIC_EncodePriority+0x32>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	f04f 32ff 	mov.w	r2, #4294967295
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43da      	mvns	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	401a      	ands	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6e:	43d9      	mvns	r1, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	4313      	orrs	r3, r2
         );
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3724      	adds	r7, #36	@ 0x24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
	...

08001c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c94:	d301      	bcc.n	8001c9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c96:	2301      	movs	r3, #1
 8001c98:	e00f      	b.n	8001cba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc4 <SysTick_Config+0x40>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ca2:	210f      	movs	r1, #15
 8001ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca8:	f7ff ff8e 	bl	8001bc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cac:	4b05      	ldr	r3, [pc, #20]	@ (8001cc4 <SysTick_Config+0x40>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cb2:	4b04      	ldr	r3, [pc, #16]	@ (8001cc4 <SysTick_Config+0x40>)
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	e000e010 	.word	0xe000e010

08001cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff ff29 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b086      	sub	sp, #24
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	60b9      	str	r1, [r7, #8]
 8001ce8:	607a      	str	r2, [r7, #4]
 8001cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf0:	f7ff ff3e 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	6978      	ldr	r0, [r7, #20]
 8001cfc:	f7ff ff8e 	bl	8001c1c <NVIC_EncodePriority>
 8001d00:	4602      	mov	r2, r0
 8001d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff5d 	bl	8001bc8 <__NVIC_SetPriority>
}
 8001d0e:	bf00      	nop
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff31 	bl	8001b8c <__NVIC_EnableIRQ>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff ffa2 	bl	8001c84 <SysTick_Config>
 8001d40:	4603      	mov	r3, r0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	e16b      	b.n	8002040 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d68:	2201      	movs	r2, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	f040 815a 	bne.w	800203a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d005      	beq.n	8001d9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d130      	bne.n	8001e00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	2203      	movs	r2, #3
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	091b      	lsrs	r3, r3, #4
 8001dea:	f003 0201 	and.w	r2, r3, #1
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d017      	beq.n	8001e3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d123      	bne.n	8001e90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	08da      	lsrs	r2, r3, #3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3208      	adds	r2, #8
 8001e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	220f      	movs	r2, #15
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	08da      	lsrs	r2, r3, #3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3208      	adds	r2, #8
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0203 	and.w	r2, r3, #3
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 80b4 	beq.w	800203a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b60      	ldr	r3, [pc, #384]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	4a5f      	ldr	r2, [pc, #380]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee2:	4b5d      	ldr	r3, [pc, #372]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eee:	4a5b      	ldr	r2, [pc, #364]	@ (800205c <HAL_GPIO_Init+0x310>)
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	220f      	movs	r2, #15
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a52      	ldr	r2, [pc, #328]	@ (8002060 <HAL_GPIO_Init+0x314>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d02b      	beq.n	8001f72 <HAL_GPIO_Init+0x226>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a51      	ldr	r2, [pc, #324]	@ (8002064 <HAL_GPIO_Init+0x318>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d025      	beq.n	8001f6e <HAL_GPIO_Init+0x222>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a50      	ldr	r2, [pc, #320]	@ (8002068 <HAL_GPIO_Init+0x31c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d01f      	beq.n	8001f6a <HAL_GPIO_Init+0x21e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4f      	ldr	r2, [pc, #316]	@ (800206c <HAL_GPIO_Init+0x320>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d019      	beq.n	8001f66 <HAL_GPIO_Init+0x21a>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4e      	ldr	r2, [pc, #312]	@ (8002070 <HAL_GPIO_Init+0x324>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d013      	beq.n	8001f62 <HAL_GPIO_Init+0x216>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002074 <HAL_GPIO_Init+0x328>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00d      	beq.n	8001f5e <HAL_GPIO_Init+0x212>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4c      	ldr	r2, [pc, #304]	@ (8002078 <HAL_GPIO_Init+0x32c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d007      	beq.n	8001f5a <HAL_GPIO_Init+0x20e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	@ (800207c <HAL_GPIO_Init+0x330>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d101      	bne.n	8001f56 <HAL_GPIO_Init+0x20a>
 8001f52:	2307      	movs	r3, #7
 8001f54:	e00e      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f56:	2308      	movs	r3, #8
 8001f58:	e00c      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f5a:	2306      	movs	r3, #6
 8001f5c:	e00a      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f5e:	2305      	movs	r3, #5
 8001f60:	e008      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f62:	2304      	movs	r3, #4
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f66:	2303      	movs	r3, #3
 8001f68:	e004      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e002      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e000      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f72:	2300      	movs	r3, #0
 8001f74:	69fa      	ldr	r2, [r7, #28]
 8001f76:	f002 0203 	and.w	r2, r2, #3
 8001f7a:	0092      	lsls	r2, r2, #2
 8001f7c:	4093      	lsls	r3, r2
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f84:	4935      	ldr	r1, [pc, #212]	@ (800205c <HAL_GPIO_Init+0x310>)
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	089b      	lsrs	r3, r3, #2
 8001f8a:	3302      	adds	r3, #2
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f92:	4b3b      	ldr	r3, [pc, #236]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fb6:	4a32      	ldr	r2, [pc, #200]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fe0:	4a27      	ldr	r2, [pc, #156]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fe6:	4b26      	ldr	r3, [pc, #152]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800200a:	4a1d      	ldr	r2, [pc, #116]	@ (8002080 <HAL_GPIO_Init+0x334>)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002010:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002034:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3301      	adds	r3, #1
 800203e:	61fb      	str	r3, [r7, #28]
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	f67f ae90 	bls.w	8001d68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	3724      	adds	r7, #36	@ 0x24
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40023800 	.word	0x40023800
 800205c:	40013800 	.word	0x40013800
 8002060:	40020000 	.word	0x40020000
 8002064:	40020400 	.word	0x40020400
 8002068:	40020800 	.word	0x40020800
 800206c:	40020c00 	.word	0x40020c00
 8002070:	40021000 	.word	0x40021000
 8002074:	40021400 	.word	0x40021400
 8002078:	40021800 	.word	0x40021800
 800207c:	40021c00 	.word	0x40021c00
 8002080:	40013c00 	.word	0x40013c00

08002084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	460b      	mov	r3, r1
 800208e:	807b      	strh	r3, [r7, #2]
 8002090:	4613      	mov	r3, r2
 8002092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002094:	787b      	ldrb	r3, [r7, #1]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800209a:	887a      	ldrh	r2, [r7, #2]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020a0:	e003      	b.n	80020aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020a2:	887b      	ldrh	r3, [r7, #2]
 80020a4:	041a      	lsls	r2, r3, #16
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	619a      	str	r2, [r3, #24]
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af02      	add	r7, sp, #8
 80020bc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e059      	b.n	800217c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d106      	bne.n	80020e8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f008 fb16 	bl	800a714 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2203      	movs	r2, #3
 80020ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020f6:	d102      	bne.n	80020fe <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f005 f923 	bl	800734e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6818      	ldr	r0, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	7c1a      	ldrb	r2, [r3, #16]
 8002110:	f88d 2000 	strb.w	r2, [sp]
 8002114:	3304      	adds	r3, #4
 8002116:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002118:	f005 f8a4 	bl	8007264 <USB_CoreInit>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d005      	beq.n	800212e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2202      	movs	r2, #2
 8002126:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e026      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2101      	movs	r1, #1
 8002134:	4618      	mov	r0, r3
 8002136:	f005 f91b 	bl	8007370 <USB_SetCurrentMode>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2202      	movs	r2, #2
 8002144:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e017      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6818      	ldr	r0, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7c1a      	ldrb	r2, [r3, #16]
 8002154:	f88d 2000 	strb.w	r2, [sp]
 8002158:	3304      	adds	r3, #4
 800215a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800215c:	f005 fac4 	bl	80076e8 <USB_HostInit>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2202      	movs	r2, #2
 800216a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e004      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2201      	movs	r2, #1
 8002176:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002184:	b590      	push	{r4, r7, lr}
 8002186:	b08b      	sub	sp, #44	@ 0x2c
 8002188:	af04      	add	r7, sp, #16
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	4608      	mov	r0, r1
 800218e:	4611      	mov	r1, r2
 8002190:	461a      	mov	r2, r3
 8002192:	4603      	mov	r3, r0
 8002194:	70fb      	strb	r3, [r7, #3]
 8002196:	460b      	mov	r3, r1
 8002198:	70bb      	strb	r3, [r7, #2]
 800219a:	4613      	mov	r3, r2
 800219c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800219e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80021a0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <HAL_HCD_HC_Init+0x2c>
 80021ac:	2302      	movs	r3, #2
 80021ae:	e09d      	b.n	80022ec <HAL_HCD_HC_Init+0x168>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	1a9b      	subs	r3, r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	3319      	adds	r3, #25
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	3314      	adds	r3, #20
 80021dc:	787a      	ldrb	r2, [r7, #1]
 80021de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	3315      	adds	r3, #21
 80021f0:	78fa      	ldrb	r2, [r7, #3]
 80021f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021f4:	78fa      	ldrb	r2, [r7, #3]
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	440b      	add	r3, r1
 8002202:	3326      	adds	r3, #38	@ 0x26
 8002204:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002208:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	78bb      	ldrb	r3, [r7, #2]
 800220e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002212:	b2d8      	uxtb	r0, r3
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3316      	adds	r3, #22
 8002222:	4602      	mov	r2, r0
 8002224:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fbc8 	bl	80029c0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002230:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002234:	2b00      	cmp	r3, #0
 8002236:	da0a      	bge.n	800224e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	3317      	adds	r3, #23
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
 800224c:	e009      	b.n	8002262 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800224e:	78fa      	ldrb	r2, [r7, #3]
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	1a9b      	subs	r3, r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	440b      	add	r3, r1
 800225c:	3317      	adds	r3, #23
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f005 fba2 	bl	80079b0 <USB_GetHostSpeed>
 800226c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800226e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002272:	2b01      	cmp	r3, #1
 8002274:	d10b      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002276:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d104      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	2bbc      	cmp	r3, #188	@ 0xbc
 8002288:	d901      	bls.n	800228e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800228a:	23bc      	movs	r3, #188	@ 0xbc
 800228c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	3318      	adds	r3, #24
 800229e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80022a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	b298      	uxth	r0, r3
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	3328      	adds	r3, #40	@ 0x28
 80022b8:	4602      	mov	r2, r0
 80022ba:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	787c      	ldrb	r4, [r7, #1]
 80022c6:	78ba      	ldrb	r2, [r7, #2]
 80022c8:	78f9      	ldrb	r1, [r7, #3]
 80022ca:	9302      	str	r3, [sp, #8]
 80022cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	4623      	mov	r3, r4
 80022da:	f005 fb91 	bl	8007a00 <USB_HC_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	371c      	adds	r7, #28
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd90      	pop	{r4, r7, pc}

080022f4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002300:	2300      	movs	r3, #0
 8002302:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800230a:	2b01      	cmp	r3, #1
 800230c:	d101      	bne.n	8002312 <HAL_HCD_HC_Halt+0x1e>
 800230e:	2302      	movs	r3, #2
 8002310:	e00f      	b.n	8002332 <HAL_HCD_HC_Halt+0x3e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	78fa      	ldrb	r2, [r7, #3]
 8002320:	4611      	mov	r1, r2
 8002322:	4618      	mov	r0, r3
 8002324:	f005 ff23 	bl	800816e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002330:	7bfb      	ldrb	r3, [r7, #15]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	4608      	mov	r0, r1
 8002346:	4611      	mov	r1, r2
 8002348:	461a      	mov	r2, r3
 800234a:	4603      	mov	r3, r0
 800234c:	70fb      	strb	r3, [r7, #3]
 800234e:	460b      	mov	r3, r1
 8002350:	70bb      	strb	r3, [r7, #2]
 8002352:	4613      	mov	r3, r2
 8002354:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002356:	78fa      	ldrb	r2, [r7, #3]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	1a9b      	subs	r3, r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	440b      	add	r3, r1
 8002364:	3317      	adds	r3, #23
 8002366:	78ba      	ldrb	r2, [r7, #2]
 8002368:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	3326      	adds	r3, #38	@ 0x26
 800237a:	787a      	ldrb	r2, [r7, #1]
 800237c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800237e:	7c3b      	ldrb	r3, [r7, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d114      	bne.n	80023ae <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	332a      	adds	r3, #42	@ 0x2a
 8002394:	2203      	movs	r2, #3
 8002396:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	3319      	adds	r3, #25
 80023a8:	7f3a      	ldrb	r2, [r7, #28]
 80023aa:	701a      	strb	r2, [r3, #0]
 80023ac:	e009      	b.n	80023c2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023ae:	78fa      	ldrb	r2, [r7, #3]
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	011b      	lsls	r3, r3, #4
 80023b6:	1a9b      	subs	r3, r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	440b      	add	r3, r1
 80023bc:	332a      	adds	r3, #42	@ 0x2a
 80023be:	2202      	movs	r2, #2
 80023c0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80023c2:	787b      	ldrb	r3, [r7, #1]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	f200 8102 	bhi.w	80025ce <HAL_HCD_HC_SubmitRequest+0x292>
 80023ca:	a201      	add	r2, pc, #4	@ (adr r2, 80023d0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80023cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d0:	080023e1 	.word	0x080023e1
 80023d4:	080025b9 	.word	0x080025b9
 80023d8:	080024a5 	.word	0x080024a5
 80023dc:	0800252f 	.word	0x0800252f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80023e0:	7c3b      	ldrb	r3, [r7, #16]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	f040 80f5 	bne.w	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80023e8:	78bb      	ldrb	r3, [r7, #2]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d12d      	bne.n	800244a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80023ee:	8b3b      	ldrh	r3, [r7, #24]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80023f4:	78fa      	ldrb	r2, [r7, #3]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	011b      	lsls	r3, r3, #4
 80023fc:	1a9b      	subs	r3, r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	333d      	adds	r3, #61	@ 0x3d
 8002404:	2201      	movs	r2, #1
 8002406:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	1a9b      	subs	r3, r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	333d      	adds	r3, #61	@ 0x3d
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10a      	bne.n	8002434 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	1a9b      	subs	r3, r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	332a      	adds	r3, #42	@ 0x2a
 800242e:	2200      	movs	r2, #0
 8002430:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002432:	e0ce      	b.n	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002434:	78fa      	ldrb	r2, [r7, #3]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	1a9b      	subs	r3, r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	332a      	adds	r3, #42	@ 0x2a
 8002444:	2202      	movs	r2, #2
 8002446:	701a      	strb	r2, [r3, #0]
      break;
 8002448:	e0c3      	b.n	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	331a      	adds	r3, #26
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b01      	cmp	r3, #1
 800245e:	f040 80b8 	bne.w	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	333c      	adds	r3, #60	@ 0x3c
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10a      	bne.n	800248e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002478:	78fa      	ldrb	r2, [r7, #3]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	332a      	adds	r3, #42	@ 0x2a
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
      break;
 800248c:	e0a1      	b.n	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800248e:	78fa      	ldrb	r2, [r7, #3]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	1a9b      	subs	r3, r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	332a      	adds	r3, #42	@ 0x2a
 800249e:	2202      	movs	r2, #2
 80024a0:	701a      	strb	r2, [r3, #0]
      break;
 80024a2:	e096      	b.n	80025d2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80024a4:	78bb      	ldrb	r3, [r7, #2]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d120      	bne.n	80024ec <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80024aa:	78fa      	ldrb	r2, [r7, #3]
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	4613      	mov	r3, r2
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	440b      	add	r3, r1
 80024b8:	333d      	adds	r3, #61	@ 0x3d
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10a      	bne.n	80024d6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024c0:	78fa      	ldrb	r2, [r7, #3]
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	440b      	add	r3, r1
 80024ce:	332a      	adds	r3, #42	@ 0x2a
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80024d4:	e07e      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	1a9b      	subs	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	332a      	adds	r3, #42	@ 0x2a
 80024e6:	2202      	movs	r2, #2
 80024e8:	701a      	strb	r2, [r3, #0]
      break;
 80024ea:	e073      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	333c      	adds	r3, #60	@ 0x3c
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10a      	bne.n	8002518 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002502:	78fa      	ldrb	r2, [r7, #3]
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	332a      	adds	r3, #42	@ 0x2a
 8002512:	2200      	movs	r2, #0
 8002514:	701a      	strb	r2, [r3, #0]
      break;
 8002516:	e05d      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	332a      	adds	r3, #42	@ 0x2a
 8002528:	2202      	movs	r2, #2
 800252a:	701a      	strb	r2, [r3, #0]
      break;
 800252c:	e052      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800252e:	78bb      	ldrb	r3, [r7, #2]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d120      	bne.n	8002576 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002534:	78fa      	ldrb	r2, [r7, #3]
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	011b      	lsls	r3, r3, #4
 800253c:	1a9b      	subs	r3, r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	333d      	adds	r3, #61	@ 0x3d
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10a      	bne.n	8002560 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800254a:	78fa      	ldrb	r2, [r7, #3]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	1a9b      	subs	r3, r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	332a      	adds	r3, #42	@ 0x2a
 800255a:	2200      	movs	r2, #0
 800255c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800255e:	e039      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	332a      	adds	r3, #42	@ 0x2a
 8002570:	2202      	movs	r2, #2
 8002572:	701a      	strb	r2, [r3, #0]
      break;
 8002574:	e02e      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002576:	78fa      	ldrb	r2, [r7, #3]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	1a9b      	subs	r3, r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	333c      	adds	r3, #60	@ 0x3c
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10a      	bne.n	80025a2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	332a      	adds	r3, #42	@ 0x2a
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]
      break;
 80025a0:	e018      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025a2:	78fa      	ldrb	r2, [r7, #3]
 80025a4:	6879      	ldr	r1, [r7, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	1a9b      	subs	r3, r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	332a      	adds	r3, #42	@ 0x2a
 80025b2:	2202      	movs	r2, #2
 80025b4:	701a      	strb	r2, [r3, #0]
      break;
 80025b6:	e00d      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	332a      	adds	r3, #42	@ 0x2a
 80025c8:	2200      	movs	r2, #0
 80025ca:	701a      	strb	r2, [r3, #0]
      break;
 80025cc:	e002      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80025ce:	bf00      	nop
 80025d0:	e000      	b.n	80025d4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80025d2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80025d4:	78fa      	ldrb	r2, [r7, #3]
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	1a9b      	subs	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	332c      	adds	r3, #44	@ 0x2c
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	8b39      	ldrh	r1, [r7, #24]
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	1a9b      	subs	r3, r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4403      	add	r3, r0
 80025f8:	3334      	adds	r3, #52	@ 0x34
 80025fa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	334c      	adds	r3, #76	@ 0x4c
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	3338      	adds	r3, #56	@ 0x38
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	3315      	adds	r3, #21
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	334d      	adds	r3, #77	@ 0x4d
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6818      	ldr	r0, [r3, #0]
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	4613      	mov	r3, r2
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	1a9b      	subs	r3, r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	3310      	adds	r3, #16
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	1d19      	adds	r1, r3, #4
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	799b      	ldrb	r3, [r3, #6]
 8002666:	461a      	mov	r2, r3
 8002668:	f005 faf6 	bl	8007c58 <USB_HC_StartXfer>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop

08002678 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f004 ffe4 	bl	800765c <USB_GetMode>
 8002694:	4603      	mov	r3, r0
 8002696:	2b01      	cmp	r3, #1
 8002698:	f040 80fb 	bne.w	8002892 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f004 ffa7 	bl	80075f4 <USB_ReadInterrupts>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 80f1 	beq.w	8002890 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f004 ff9e 	bl	80075f4 <USB_ReadInterrupts>
 80026b8:	4603      	mov	r3, r0
 80026ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80026c2:	d104      	bne.n	80026ce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80026cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f004 ff8e 	bl	80075f4 <USB_ReadInterrupts>
 80026d8:	4603      	mov	r3, r0
 80026da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026e2:	d104      	bne.n	80026ee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80026ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f004 ff7e 	bl	80075f4 <USB_ReadInterrupts>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002702:	d104      	bne.n	800270e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800270c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f004 ff6e 	bl	80075f4 <USB_ReadInterrupts>
 8002718:	4603      	mov	r3, r0
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b02      	cmp	r3, #2
 8002720:	d103      	bne.n	800272a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2202      	movs	r2, #2
 8002728:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f004 ff60 	bl	80075f4 <USB_ReadInterrupts>
 8002734:	4603      	mov	r3, r0
 8002736:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800273a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800273e:	d120      	bne.n	8002782 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002748:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b00      	cmp	r3, #0
 8002758:	d113      	bne.n	8002782 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800275a:	2110      	movs	r1, #16
 800275c:	6938      	ldr	r0, [r7, #16]
 800275e:	f004 fe53 	bl	8007408 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002762:	6938      	ldr	r0, [r7, #16]
 8002764:	f004 fe82 	bl	800746c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	7a5b      	ldrb	r3, [r3, #9]
 800276c:	2b02      	cmp	r3, #2
 800276e:	d105      	bne.n	800277c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2101      	movs	r1, #1
 8002776:	4618      	mov	r0, r3
 8002778:	f005 f87a 	bl	8007870 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f008 f847 	bl	800a810 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f004 ff34 	bl	80075f4 <USB_ReadInterrupts>
 800278c:	4603      	mov	r3, r0
 800278e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002792:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002796:	d102      	bne.n	800279e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f001 fd4d 	bl	8004238 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f004 ff26 	bl	80075f4 <USB_ReadInterrupts>
 80027a8:	4603      	mov	r3, r0
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d106      	bne.n	80027c0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f008 f810 	bl	800a7d8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2208      	movs	r2, #8
 80027be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f004 ff15 	bl	80075f4 <USB_ReadInterrupts>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027d4:	d139      	bne.n	800284a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f005 fcb6 	bl	800814c <USB_HC_ReadInterrupt>
 80027e0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e025      	b.n	8002834 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	fa22 f303 	lsr.w	r3, r2, r3
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d018      	beq.n	800282e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	015a      	lsls	r2, r3, #5
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4413      	add	r3, r2
 8002804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800280e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002812:	d106      	bne.n	8002822 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	b2db      	uxtb	r3, r3
 8002818:	4619      	mov	r1, r3
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f905 	bl	8002a2a <HCD_HC_IN_IRQHandler>
 8002820:	e005      	b.n	800282e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	4619      	mov	r1, r3
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 ff67 	bl	80036fc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	3301      	adds	r3, #1
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	795b      	ldrb	r3, [r3, #5]
 8002838:	461a      	mov	r2, r3
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	4293      	cmp	r3, r2
 800283e:	d3d3      	bcc.n	80027e8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002848:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f004 fed0 	bl	80075f4 <USB_ReadInterrupts>
 8002854:	4603      	mov	r3, r0
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	2b10      	cmp	r3, #16
 800285c:	d101      	bne.n	8002862 <HAL_HCD_IRQHandler+0x1ea>
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <HAL_HCD_IRQHandler+0x1ec>
 8002862:	2300      	movs	r3, #0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d014      	beq.n	8002892 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0210 	bic.w	r2, r2, #16
 8002876:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f001 fbfe 	bl	800407a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699a      	ldr	r2, [r3, #24]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f042 0210 	orr.w	r2, r2, #16
 800288c:	619a      	str	r2, [r3, #24]
 800288e:	e000      	b.n	8002892 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002890:	bf00      	nop
    }
  }
}
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d101      	bne.n	80028ae <HAL_HCD_Start+0x16>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e013      	b.n	80028d6 <HAL_HCD_Start+0x3e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2101      	movs	r1, #1
 80028bc:	4618      	mov	r0, r3
 80028be:	f005 f83e 	bl	800793e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f004 fd30 	bl	800732c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b082      	sub	sp, #8
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <HAL_HCD_Stop+0x16>
 80028f0:	2302      	movs	r3, #2
 80028f2:	e00d      	b.n	8002910 <HAL_HCD_Stop+0x32>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f005 fd91 	bl	8008428 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f004 ffe0 	bl	80078ea <USB_ResetPort>
 800292a:	4603      	mov	r3, r0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002940:	78fa      	ldrb	r2, [r7, #3]
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	4613      	mov	r3, r2
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	1a9b      	subs	r3, r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	334c      	adds	r3, #76	@ 0x4c
 8002950:	781b      	ldrb	r3, [r3, #0]
}
 8002952:	4618      	mov	r0, r3
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	460b      	mov	r3, r1
 8002968:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800296a:	78fa      	ldrb	r2, [r7, #3]
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	4613      	mov	r3, r2
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	1a9b      	subs	r3, r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	440b      	add	r3, r1
 8002978:	3338      	adds	r3, #56	@ 0x38
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f005 f822 	bl	80079de <USB_GetCurrentFrame>
 800299a:	4603      	mov	r3, r0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f004 fffd 	bl	80079b0 <USB_GetHostSpeed>
 80029b6:	4603      	mov	r3, r0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	331a      	adds	r3, #26
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	331b      	adds	r3, #27
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80029f4:	78fa      	ldrb	r2, [r7, #3]
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	1a9b      	subs	r3, r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	3325      	adds	r3, #37	@ 0x25
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002a08:	78fa      	ldrb	r2, [r7, #3]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	1a9b      	subs	r3, r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	3324      	adds	r3, #36	@ 0x24
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	78fa      	ldrb	r2, [r7, #3]
 8002a46:	4611      	mov	r1, r2
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f004 fde6 	bl	800761a <USB_ReadChInterrupts>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d11a      	bne.n	8002a8e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	015a      	lsls	r2, r3, #5
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4413      	add	r3, r2
 8002a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a64:	461a      	mov	r2, r3
 8002a66:	2304      	movs	r3, #4
 8002a68:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a6a:	78fa      	ldrb	r2, [r7, #3]
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	334d      	adds	r3, #77	@ 0x4d
 8002a7a:	2207      	movs	r2, #7
 8002a7c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f005 fb71 	bl	800816e <USB_HC_Halt>
 8002a8c:	e09e      	b.n	8002bcc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	78fa      	ldrb	r2, [r7, #3]
 8002a94:	4611      	mov	r1, r2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f004 fdbf 	bl	800761a <USB_ReadChInterrupts>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002aa6:	d11b      	bne.n	8002ae0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	015a      	lsls	r2, r3, #5
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	4413      	add	r3, r2
 8002ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002abc:	78fa      	ldrb	r2, [r7, #3]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	1a9b      	subs	r3, r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	334d      	adds	r3, #77	@ 0x4d
 8002acc:	2208      	movs	r2, #8
 8002ace:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f005 fb48 	bl	800816e <USB_HC_Halt>
 8002ade:	e075      	b.n	8002bcc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f004 fd96 	bl	800761a <USB_ReadChInterrupts>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d11a      	bne.n	8002b2e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002af8:	78fb      	ldrb	r3, [r7, #3]
 8002afa:	015a      	lsls	r2, r3, #5
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4413      	add	r3, r2
 8002b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b04:	461a      	mov	r2, r3
 8002b06:	2308      	movs	r3, #8
 8002b08:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	334d      	adds	r3, #77	@ 0x4d
 8002b1a:	2206      	movs	r2, #6
 8002b1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	4611      	mov	r1, r2
 8002b26:	4618      	mov	r0, r3
 8002b28:	f005 fb21 	bl	800816e <USB_HC_Halt>
 8002b2c:	e04e      	b.n	8002bcc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	78fa      	ldrb	r2, [r7, #3]
 8002b34:	4611      	mov	r1, r2
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fd6f 	bl	800761a <USB_ReadChInterrupts>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b46:	d11b      	bne.n	8002b80 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	015a      	lsls	r2, r3, #5
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4413      	add	r3, r2
 8002b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b54:	461a      	mov	r2, r3
 8002b56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	1a9b      	subs	r3, r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	334d      	adds	r3, #77	@ 0x4d
 8002b6c:	2209      	movs	r2, #9
 8002b6e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	78fa      	ldrb	r2, [r7, #3]
 8002b76:	4611      	mov	r1, r2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f005 faf8 	bl	800816e <USB_HC_Halt>
 8002b7e:	e025      	b.n	8002bcc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f004 fd46 	bl	800761a <USB_ReadChInterrupts>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b94:	2b80      	cmp	r3, #128	@ 0x80
 8002b96:	d119      	bne.n	8002bcc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	2380      	movs	r3, #128	@ 0x80
 8002ba8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	334d      	adds	r3, #77	@ 0x4d
 8002bba:	2207      	movs	r2, #7
 8002bbc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f005 fad1 	bl	800816e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f004 fd20 	bl	800761a <USB_ReadChInterrupts>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002be4:	d112      	bne.n	8002c0c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	4611      	mov	r1, r2
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f005 fabd 	bl	800816e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	015a      	lsls	r2, r3, #5
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c00:	461a      	mov	r2, r3
 8002c02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c06:	6093      	str	r3, [r2, #8]
 8002c08:	f000 bd75 	b.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f004 fd00 	bl	800761a <USB_ReadChInterrupts>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	f040 8128 	bne.w	8002e76 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	015a      	lsls	r2, r3, #5
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c32:	461a      	mov	r2, r3
 8002c34:	2320      	movs	r3, #32
 8002c36:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002c38:	78fa      	ldrb	r2, [r7, #3]
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	1a9b      	subs	r3, r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	331b      	adds	r3, #27
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d119      	bne.n	8002c82 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	1a9b      	subs	r3, r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	331b      	adds	r3, #27
 8002c5e:	2200      	movs	r2, #0
 8002c60:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c62:	78fb      	ldrb	r3, [r7, #3]
 8002c64:	015a      	lsls	r2, r3, #5
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	0151      	lsls	r1, r2, #5
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	440a      	add	r2, r1
 8002c78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c80:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	799b      	ldrb	r3, [r3, #6]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d01b      	beq.n	8002cc2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002c8a:	78fa      	ldrb	r2, [r7, #3]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	1a9b      	subs	r3, r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	3330      	adds	r3, #48	@ 0x30
 8002c9a:	6819      	ldr	r1, [r3, #0]
 8002c9c:	78fb      	ldrb	r3, [r7, #3]
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	1ac9      	subs	r1, r1, r3
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	1a9b      	subs	r3, r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4403      	add	r3, r0
 8002cbe:	3338      	adds	r3, #56	@ 0x38
 8002cc0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	1a9b      	subs	r3, r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	440b      	add	r3, r1
 8002cd0:	334d      	adds	r3, #77	@ 0x4d
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002cd6:	78fa      	ldrb	r2, [r7, #3]
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	1a9b      	subs	r3, r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	440b      	add	r3, r1
 8002ce4:	3344      	adds	r3, #68	@ 0x44
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002cea:	78fb      	ldrb	r3, [r7, #3]
 8002cec:	015a      	lsls	r2, r3, #5
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	1a9b      	subs	r3, r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	3326      	adds	r3, #38	@ 0x26
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	1a9b      	subs	r3, r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	440b      	add	r3, r1
 8002d20:	3326      	adds	r3, #38	@ 0x26
 8002d22:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d110      	bne.n	8002d4a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	4611      	mov	r1, r2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f005 fa1c 	bl	800816e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d36:	78fb      	ldrb	r3, [r7, #3]
 8002d38:	015a      	lsls	r2, r3, #5
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d42:	461a      	mov	r2, r3
 8002d44:	2310      	movs	r3, #16
 8002d46:	6093      	str	r3, [r2, #8]
 8002d48:	e03d      	b.n	8002dc6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	3326      	adds	r3, #38	@ 0x26
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d00a      	beq.n	8002d76 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002d60:	78fa      	ldrb	r2, [r7, #3]
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	011b      	lsls	r3, r3, #4
 8002d68:	1a9b      	subs	r3, r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3326      	adds	r3, #38	@ 0x26
 8002d70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d127      	bne.n	8002dc6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002d76:	78fb      	ldrb	r3, [r7, #3]
 8002d78:	015a      	lsls	r2, r3, #5
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	78fa      	ldrb	r2, [r7, #3]
 8002d86:	0151      	lsls	r1, r2, #5
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	440a      	add	r2, r1
 8002d8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002d94:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002d96:	78fa      	ldrb	r2, [r7, #3]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	1a9b      	subs	r3, r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	334c      	adds	r3, #76	@ 0x4c
 8002da6:	2201      	movs	r2, #1
 8002da8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	334c      	adds	r3, #76	@ 0x4c
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f007 fd33 	bl	800a82c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	799b      	ldrb	r3, [r3, #6]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d13b      	bne.n	8002e46 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	3338      	adds	r3, #56	@ 0x38
 8002dde:	6819      	ldr	r1, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4403      	add	r3, r0
 8002dee:	3328      	adds	r3, #40	@ 0x28
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	440b      	add	r3, r1
 8002df4:	1e59      	subs	r1, r3, #1
 8002df6:	78fa      	ldrb	r2, [r7, #3]
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4403      	add	r3, r0
 8002e04:	3328      	adds	r3, #40	@ 0x28
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f000 8470 	beq.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	6879      	ldr	r1, [r7, #4]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	1a9b      	subs	r3, r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	440b      	add	r3, r1
 8002e24:	333c      	adds	r3, #60	@ 0x3c
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	f083 0301 	eor.w	r3, r3, #1
 8002e2e:	b2d8      	uxtb	r0, r3
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	333c      	adds	r3, #60	@ 0x3c
 8002e3e:	4602      	mov	r2, r0
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	f000 bc58 	b.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	333c      	adds	r3, #60	@ 0x3c
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	f083 0301 	eor.w	r3, r3, #1
 8002e5e:	b2d8      	uxtb	r0, r3
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	333c      	adds	r3, #60	@ 0x3c
 8002e6e:	4602      	mov	r2, r0
 8002e70:	701a      	strb	r2, [r3, #0]
 8002e72:	f000 bc40 	b.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	4611      	mov	r1, r2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f004 fbcb 	bl	800761a <USB_ReadChInterrupts>
 8002e84:	4603      	mov	r3, r0
 8002e86:	f003 0320 	and.w	r3, r3, #32
 8002e8a:	2b20      	cmp	r3, #32
 8002e8c:	d131      	bne.n	8002ef2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e8e:	78fb      	ldrb	r3, [r7, #3]
 8002e90:	015a      	lsls	r2, r3, #5
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	331a      	adds	r3, #26
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	f040 841f 	bne.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	6879      	ldr	r1, [r7, #4]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	1a9b      	subs	r3, r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	331b      	adds	r3, #27
 8002ec8:	2201      	movs	r2, #1
 8002eca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	334d      	adds	r3, #77	@ 0x4d
 8002edc:	2203      	movs	r2, #3
 8002ede:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	78fa      	ldrb	r2, [r7, #3]
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f005 f940 	bl	800816e <USB_HC_Halt>
 8002eee:	f000 bc02 	b.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	4611      	mov	r1, r2
 8002efa:	4618      	mov	r0, r3
 8002efc:	f004 fb8d 	bl	800761a <USB_ReadChInterrupts>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	f040 8305 	bne.w	8003516 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	015a      	lsls	r2, r3, #5
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	4413      	add	r3, r2
 8002f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f18:	461a      	mov	r2, r3
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	1a9b      	subs	r3, r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	334d      	adds	r3, #77	@ 0x4d
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d114      	bne.n	8002f5e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	334d      	adds	r3, #77	@ 0x4d
 8002f44:	2202      	movs	r2, #2
 8002f46:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	334c      	adds	r3, #76	@ 0x4c
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
 8002f5c:	e2cc      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f5e:	78fa      	ldrb	r2, [r7, #3]
 8002f60:	6879      	ldr	r1, [r7, #4]
 8002f62:	4613      	mov	r3, r2
 8002f64:	011b      	lsls	r3, r3, #4
 8002f66:	1a9b      	subs	r3, r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	334d      	adds	r3, #77	@ 0x4d
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b06      	cmp	r3, #6
 8002f72:	d114      	bne.n	8002f9e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f74:	78fa      	ldrb	r2, [r7, #3]
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	1a9b      	subs	r3, r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	334d      	adds	r3, #77	@ 0x4d
 8002f84:	2202      	movs	r2, #2
 8002f86:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	334c      	adds	r3, #76	@ 0x4c
 8002f98:	2205      	movs	r2, #5
 8002f9a:	701a      	strb	r2, [r3, #0]
 8002f9c:	e2ac      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	334d      	adds	r3, #77	@ 0x4d
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b07      	cmp	r3, #7
 8002fb2:	d00b      	beq.n	8002fcc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	334d      	adds	r3, #77	@ 0x4d
 8002fc4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fc6:	2b09      	cmp	r3, #9
 8002fc8:	f040 80a6 	bne.w	8003118 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	1a9b      	subs	r3, r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	334d      	adds	r3, #77	@ 0x4d
 8002fdc:	2202      	movs	r2, #2
 8002fde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	1a9b      	subs	r3, r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	3344      	adds	r3, #68	@ 0x44
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	1c59      	adds	r1, r3, #1
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4403      	add	r3, r0
 8003000:	3344      	adds	r3, #68	@ 0x44
 8003002:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003004:	78fa      	ldrb	r2, [r7, #3]
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	011b      	lsls	r3, r3, #4
 800300c:	1a9b      	subs	r3, r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	3344      	adds	r3, #68	@ 0x44
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d943      	bls.n	80030a2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	3344      	adds	r3, #68	@ 0x44
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800302e:	78fa      	ldrb	r2, [r7, #3]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	331a      	adds	r3, #26
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d123      	bne.n	800308c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	331b      	adds	r3, #27
 8003054:	2200      	movs	r2, #0
 8003056:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	331c      	adds	r3, #28
 8003068:	2200      	movs	r2, #0
 800306a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	0151      	lsls	r1, r2, #5
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	440a      	add	r2, r1
 8003082:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800308a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800308c:	78fa      	ldrb	r2, [r7, #3]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	334c      	adds	r3, #76	@ 0x4c
 800309c:	2204      	movs	r2, #4
 800309e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030a0:	e229      	b.n	80034f6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	334c      	adds	r3, #76	@ 0x4c
 80030b2:	2202      	movs	r2, #2
 80030b4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3326      	adds	r3, #38	@ 0x26
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00b      	beq.n	80030e4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	3326      	adds	r3, #38	@ 0x26
 80030dc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030de:	2b02      	cmp	r3, #2
 80030e0:	f040 8209 	bne.w	80034f6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80030e4:	78fb      	ldrb	r3, [r7, #3]
 80030e6:	015a      	lsls	r2, r3, #5
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	4413      	add	r3, r2
 80030ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030fa:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003102:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003104:	78fb      	ldrb	r3, [r7, #3]
 8003106:	015a      	lsls	r2, r3, #5
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	4413      	add	r3, r2
 800310c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003110:	461a      	mov	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003116:	e1ee      	b.n	80034f6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	1a9b      	subs	r3, r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	334d      	adds	r3, #77	@ 0x4d
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b05      	cmp	r3, #5
 800312c:	f040 80c8 	bne.w	80032c0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	334d      	adds	r3, #77	@ 0x4d
 8003140:	2202      	movs	r2, #2
 8003142:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	6879      	ldr	r1, [r7, #4]
 8003148:	4613      	mov	r3, r2
 800314a:	011b      	lsls	r3, r3, #4
 800314c:	1a9b      	subs	r3, r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	440b      	add	r3, r1
 8003152:	331b      	adds	r3, #27
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b01      	cmp	r3, #1
 8003158:	f040 81ce 	bne.w	80034f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	3326      	adds	r3, #38	@ 0x26
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b03      	cmp	r3, #3
 8003170:	d16b      	bne.n	800324a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	4613      	mov	r3, r2
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	1a9b      	subs	r3, r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	440b      	add	r3, r1
 8003180:	3348      	adds	r3, #72	@ 0x48
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	1c59      	adds	r1, r3, #1
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4403      	add	r3, r0
 8003192:	3348      	adds	r3, #72	@ 0x48
 8003194:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3348      	adds	r3, #72	@ 0x48
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d943      	bls.n	8003234 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	3348      	adds	r3, #72	@ 0x48
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	331b      	adds	r3, #27
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	1a9b      	subs	r3, r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	3344      	adds	r3, #68	@ 0x44
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d809      	bhi.n	80031fe <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	6879      	ldr	r1, [r7, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	331c      	adds	r3, #28
 80031fa:	2201      	movs	r2, #1
 80031fc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	015a      	lsls	r2, r3, #5
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	4413      	add	r3, r2
 8003206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	78fa      	ldrb	r2, [r7, #3]
 800320e:	0151      	lsls	r1, r2, #5
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	440a      	add	r2, r1
 8003214:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003218:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800321c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	334c      	adds	r3, #76	@ 0x4c
 800322e:	2204      	movs	r2, #4
 8003230:	701a      	strb	r2, [r3, #0]
 8003232:	e014      	b.n	800325e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	334c      	adds	r3, #76	@ 0x4c
 8003244:	2202      	movs	r2, #2
 8003246:	701a      	strb	r2, [r3, #0]
 8003248:	e009      	b.n	800325e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	334c      	adds	r3, #76	@ 0x4c
 800325a:	2202      	movs	r2, #2
 800325c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3326      	adds	r3, #38	@ 0x26
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	3326      	adds	r3, #38	@ 0x26
 8003284:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003286:	2b02      	cmp	r3, #2
 8003288:	f040 8136 	bne.w	80034f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800328c:	78fb      	ldrb	r3, [r7, #3]
 800328e:	015a      	lsls	r2, r3, #5
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4413      	add	r3, r2
 8003294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80032a2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032aa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	015a      	lsls	r2, r3, #5
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4413      	add	r3, r2
 80032b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b8:	461a      	mov	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	e11b      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	334d      	adds	r3, #77	@ 0x4d
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	f040 8081 	bne.w	80033da <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	334d      	adds	r3, #77	@ 0x4d
 80032e8:	2202      	movs	r2, #2
 80032ea:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032ec:	78fa      	ldrb	r2, [r7, #3]
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	4613      	mov	r3, r2
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	1a9b      	subs	r3, r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	331b      	adds	r3, #27
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	f040 80fa 	bne.w	80034f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	4613      	mov	r3, r2
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	1a9b      	subs	r3, r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	334c      	adds	r3, #76	@ 0x4c
 8003314:	2202      	movs	r2, #2
 8003316:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003318:	78fb      	ldrb	r3, [r7, #3]
 800331a:	015a      	lsls	r2, r3, #5
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4413      	add	r3, r2
 8003320:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	0151      	lsls	r1, r2, #5
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	440a      	add	r2, r1
 800332e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003332:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003336:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4413      	add	r3, r2
 8003340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	0151      	lsls	r1, r2, #5
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	440a      	add	r2, r1
 800334e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003356:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	015a      	lsls	r2, r3, #5
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	4413      	add	r3, r2
 8003360:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	0151      	lsls	r1, r2, #5
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	440a      	add	r2, r1
 800336e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003372:	f023 0320 	bic.w	r3, r3, #32
 8003376:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	1a9b      	subs	r3, r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	3326      	adds	r3, #38	@ 0x26
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00b      	beq.n	80033a6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	3326      	adds	r3, #38	@ 0x26
 800339e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	f040 80a9 	bne.w	80034f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	015a      	lsls	r2, r3, #5
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4413      	add	r3, r2
 80033ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033bc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033c4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80033c6:	78fb      	ldrb	r3, [r7, #3]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d2:	461a      	mov	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	e08e      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	334d      	adds	r3, #77	@ 0x4d
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d143      	bne.n	8003478 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	334d      	adds	r3, #77	@ 0x4d
 8003400:	2202      	movs	r2, #2
 8003402:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	334c      	adds	r3, #76	@ 0x4c
 8003414:	2202      	movs	r2, #2
 8003416:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003418:	78fa      	ldrb	r2, [r7, #3]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	011b      	lsls	r3, r3, #4
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	3326      	adds	r3, #38	@ 0x26
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800342e:	78fa      	ldrb	r2, [r7, #3]
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	4613      	mov	r3, r2
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	440b      	add	r3, r1
 800343c:	3326      	adds	r3, #38	@ 0x26
 800343e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003440:	2b02      	cmp	r3, #2
 8003442:	d159      	bne.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003444:	78fb      	ldrb	r3, [r7, #3]
 8003446:	015a      	lsls	r2, r3, #5
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4413      	add	r3, r2
 800344c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800345a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003462:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	015a      	lsls	r2, r3, #5
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4413      	add	r3, r2
 800346c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003470:	461a      	mov	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	e03f      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	334d      	adds	r3, #77	@ 0x4d
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	2b08      	cmp	r3, #8
 800348c:	d126      	bne.n	80034dc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	334d      	adds	r3, #77	@ 0x4d
 800349e:	2202      	movs	r2, #2
 80034a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	3344      	adds	r3, #68	@ 0x44
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	1c59      	adds	r1, r3, #1
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	1a9b      	subs	r3, r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4403      	add	r3, r0
 80034c2:	3344      	adds	r3, #68	@ 0x44
 80034c4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	334c      	adds	r3, #76	@ 0x4c
 80034d6:	2204      	movs	r2, #4
 80034d8:	701a      	strb	r2, [r3, #0]
 80034da:	e00d      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	334d      	adds	r3, #77	@ 0x4d
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	f000 8100 	beq.w	80036f4 <HCD_HC_IN_IRQHandler+0xcca>
 80034f4:	e000      	b.n	80034f8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034f6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	1a9b      	subs	r3, r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	334c      	adds	r3, #76	@ 0x4c
 8003508:	781a      	ldrb	r2, [r3, #0]
 800350a:	78fb      	ldrb	r3, [r7, #3]
 800350c:	4619      	mov	r1, r3
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f007 f98c 	bl	800a82c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003514:	e0ef      	b.n	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	78fa      	ldrb	r2, [r7, #3]
 800351c:	4611      	mov	r1, r2
 800351e:	4618      	mov	r0, r3
 8003520:	f004 f87b 	bl	800761a <USB_ReadChInterrupts>
 8003524:	4603      	mov	r3, r0
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	2b40      	cmp	r3, #64	@ 0x40
 800352c:	d12f      	bne.n	800358e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800352e:	78fb      	ldrb	r3, [r7, #3]
 8003530:	015a      	lsls	r2, r3, #5
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4413      	add	r3, r2
 8003536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800353a:	461a      	mov	r2, r3
 800353c:	2340      	movs	r3, #64	@ 0x40
 800353e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003540:	78fa      	ldrb	r2, [r7, #3]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	1a9b      	subs	r3, r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	334d      	adds	r3, #77	@ 0x4d
 8003550:	2205      	movs	r2, #5
 8003552:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	331a      	adds	r3, #26
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d109      	bne.n	800357e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	3344      	adds	r3, #68	@ 0x44
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	4611      	mov	r1, r2
 8003586:	4618      	mov	r0, r3
 8003588:	f004 fdf1 	bl	800816e <USB_HC_Halt>
 800358c:	e0b3      	b.n	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	4611      	mov	r1, r2
 8003596:	4618      	mov	r0, r3
 8003598:	f004 f83f 	bl	800761a <USB_ReadChInterrupts>
 800359c:	4603      	mov	r3, r0
 800359e:	f003 0310 	and.w	r3, r3, #16
 80035a2:	2b10      	cmp	r3, #16
 80035a4:	f040 80a7 	bne.w	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80035a8:	78fa      	ldrb	r2, [r7, #3]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	3326      	adds	r3, #38	@ 0x26
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d11b      	bne.n	80035f6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	1a9b      	subs	r3, r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	3344      	adds	r3, #68	@ 0x44
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80035d2:	78fa      	ldrb	r2, [r7, #3]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	334d      	adds	r3, #77	@ 0x4d
 80035e2:	2204      	movs	r2, #4
 80035e4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	4611      	mov	r1, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f004 fdbd 	bl	800816e <USB_HC_Halt>
 80035f4:	e03f      	b.n	8003676 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	3326      	adds	r3, #38	@ 0x26
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00a      	beq.n	8003622 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3326      	adds	r3, #38	@ 0x26
 800361c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800361e:	2b02      	cmp	r3, #2
 8003620:	d129      	bne.n	8003676 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003622:	78fa      	ldrb	r2, [r7, #3]
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	1a9b      	subs	r3, r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	3344      	adds	r3, #68	@ 0x44
 8003632:	2200      	movs	r2, #0
 8003634:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	799b      	ldrb	r3, [r3, #6]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HCD_HC_IN_IRQHandler+0xc2a>
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	6879      	ldr	r1, [r7, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	440b      	add	r3, r1
 800364c:	331b      	adds	r3, #27
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d110      	bne.n	8003676 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	334d      	adds	r3, #77	@ 0x4d
 8003664:	2204      	movs	r2, #4
 8003666:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f004 fd7c 	bl	800816e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003676:	78fa      	ldrb	r2, [r7, #3]
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	4613      	mov	r3, r2
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	1a9b      	subs	r3, r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	331b      	adds	r3, #27
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d129      	bne.n	80036e0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800368c:	78fa      	ldrb	r2, [r7, #3]
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	4613      	mov	r3, r2
 8003692:	011b      	lsls	r3, r3, #4
 8003694:	1a9b      	subs	r3, r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	331b      	adds	r3, #27
 800369c:	2200      	movs	r2, #0
 800369e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	0151      	lsls	r1, r2, #5
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	440a      	add	r2, r1
 80036b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036be:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	015a      	lsls	r2, r3, #5
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	4413      	add	r3, r2
 80036c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	0151      	lsls	r1, r2, #5
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	440a      	add	r2, r1
 80036d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036da:	f043 0320 	orr.w	r3, r3, #32
 80036de:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80036e0:	78fb      	ldrb	r3, [r7, #3]
 80036e2:	015a      	lsls	r2, r3, #5
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4413      	add	r3, r2
 80036e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ec:	461a      	mov	r2, r3
 80036ee:	2310      	movs	r3, #16
 80036f0:	6093      	str	r3, [r2, #8]
 80036f2:	e000      	b.n	80036f6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80036f4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	78fa      	ldrb	r2, [r7, #3]
 8003718:	4611      	mov	r1, r2
 800371a:	4618      	mov	r0, r3
 800371c:	f003 ff7d 	bl	800761a <USB_ReadChInterrupts>
 8003720:	4603      	mov	r3, r0
 8003722:	f003 0304 	and.w	r3, r3, #4
 8003726:	2b04      	cmp	r3, #4
 8003728:	d11b      	bne.n	8003762 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800372a:	78fb      	ldrb	r3, [r7, #3]
 800372c:	015a      	lsls	r2, r3, #5
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	4413      	add	r3, r2
 8003732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003736:	461a      	mov	r2, r3
 8003738:	2304      	movs	r3, #4
 800373a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800373c:	78fa      	ldrb	r2, [r7, #3]
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	4613      	mov	r3, r2
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	1a9b      	subs	r3, r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	334d      	adds	r3, #77	@ 0x4d
 800374c:	2207      	movs	r2, #7
 800374e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f004 fd08 	bl	800816e <USB_HC_Halt>
 800375e:	f000 bc89 	b.w	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	4611      	mov	r1, r2
 800376a:	4618      	mov	r0, r3
 800376c:	f003 ff55 	bl	800761a <USB_ReadChInterrupts>
 8003770:	4603      	mov	r3, r0
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b20      	cmp	r3, #32
 8003778:	f040 8082 	bne.w	8003880 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800377c:	78fb      	ldrb	r3, [r7, #3]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4413      	add	r3, r2
 8003784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003788:	461a      	mov	r2, r3
 800378a:	2320      	movs	r3, #32
 800378c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800378e:	78fa      	ldrb	r2, [r7, #3]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	3319      	adds	r3, #25
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d124      	bne.n	80037ee <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80037a4:	78fa      	ldrb	r2, [r7, #3]
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4613      	mov	r3, r2
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	3319      	adds	r3, #25
 80037b4:	2200      	movs	r2, #0
 80037b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037b8:	78fa      	ldrb	r2, [r7, #3]
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	1a9b      	subs	r3, r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	334c      	adds	r3, #76	@ 0x4c
 80037c8:	2202      	movs	r2, #2
 80037ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80037cc:	78fa      	ldrb	r2, [r7, #3]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	334d      	adds	r3, #77	@ 0x4d
 80037dc:	2203      	movs	r2, #3
 80037de:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	4611      	mov	r1, r2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f004 fcc0 	bl	800816e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80037ee:	78fa      	ldrb	r2, [r7, #3]
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	4613      	mov	r3, r2
 80037f4:	011b      	lsls	r3, r3, #4
 80037f6:	1a9b      	subs	r3, r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	331a      	adds	r3, #26
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b01      	cmp	r3, #1
 8003802:	f040 8437 	bne.w	8004074 <HCD_HC_OUT_IRQHandler+0x978>
 8003806:	78fa      	ldrb	r2, [r7, #3]
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	4613      	mov	r3, r2
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	1a9b      	subs	r3, r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	440b      	add	r3, r1
 8003814:	331b      	adds	r3, #27
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	f040 842b 	bne.w	8004074 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800381e:	78fa      	ldrb	r2, [r7, #3]
 8003820:	6879      	ldr	r1, [r7, #4]
 8003822:	4613      	mov	r3, r2
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	1a9b      	subs	r3, r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	3326      	adds	r3, #38	@ 0x26
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d009      	beq.n	8003848 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	331b      	adds	r3, #27
 8003844:	2201      	movs	r2, #1
 8003846:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	1a9b      	subs	r3, r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	334d      	adds	r3, #77	@ 0x4d
 8003858:	2203      	movs	r2, #3
 800385a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	78fa      	ldrb	r2, [r7, #3]
 8003862:	4611      	mov	r1, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f004 fc82 	bl	800816e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	3344      	adds	r3, #68	@ 0x44
 800387a:	2200      	movs	r2, #0
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	e3f9      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	4611      	mov	r1, r2
 8003888:	4618      	mov	r0, r3
 800388a:	f003 fec6 	bl	800761a <USB_ReadChInterrupts>
 800388e:	4603      	mov	r3, r0
 8003890:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003894:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003898:	d111      	bne.n	80038be <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800389a:	78fb      	ldrb	r3, [r7, #3]
 800389c:	015a      	lsls	r2, r3, #5
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	4413      	add	r3, r2
 80038a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038a6:	461a      	mov	r2, r3
 80038a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80038ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	4611      	mov	r1, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f004 fc59 	bl	800816e <USB_HC_Halt>
 80038bc:	e3da      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	78fa      	ldrb	r2, [r7, #3]
 80038c4:	4611      	mov	r1, r2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f003 fea7 	bl	800761a <USB_ReadChInterrupts>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d168      	bne.n	80039a8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80038d6:	78fa      	ldrb	r2, [r7, #3]
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4613      	mov	r3, r2
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	1a9b      	subs	r3, r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	440b      	add	r3, r1
 80038e4:	3344      	adds	r3, #68	@ 0x44
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	78fa      	ldrb	r2, [r7, #3]
 80038f0:	4611      	mov	r1, r2
 80038f2:	4618      	mov	r0, r3
 80038f4:	f003 fe91 	bl	800761a <USB_ReadChInterrupts>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038fe:	2b40      	cmp	r3, #64	@ 0x40
 8003900:	d112      	bne.n	8003928 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003902:	78fa      	ldrb	r2, [r7, #3]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	3319      	adds	r3, #25
 8003912:	2201      	movs	r2, #1
 8003914:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003916:	78fb      	ldrb	r3, [r7, #3]
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	4413      	add	r3, r2
 800391e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003922:	461a      	mov	r2, r3
 8003924:	2340      	movs	r3, #64	@ 0x40
 8003926:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003928:	78fa      	ldrb	r2, [r7, #3]
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	1a9b      	subs	r3, r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	331b      	adds	r3, #27
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d019      	beq.n	8003972 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800393e:	78fa      	ldrb	r2, [r7, #3]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	331b      	adds	r3, #27
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003952:	78fb      	ldrb	r3, [r7, #3]
 8003954:	015a      	lsls	r2, r3, #5
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4413      	add	r3, r2
 800395a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	0151      	lsls	r1, r2, #5
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	440a      	add	r2, r1
 8003968:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800396c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003970:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003972:	78fb      	ldrb	r3, [r7, #3]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4413      	add	r3, r2
 800397a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800397e:	461a      	mov	r2, r3
 8003980:	2301      	movs	r3, #1
 8003982:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	334d      	adds	r3, #77	@ 0x4d
 8003994:	2201      	movs	r2, #1
 8003996:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	4611      	mov	r1, r2
 80039a0:	4618      	mov	r0, r3
 80039a2:	f004 fbe4 	bl	800816e <USB_HC_Halt>
 80039a6:	e365      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	78fa      	ldrb	r2, [r7, #3]
 80039ae:	4611      	mov	r1, r2
 80039b0:	4618      	mov	r0, r3
 80039b2:	f003 fe32 	bl	800761a <USB_ReadChInterrupts>
 80039b6:	4603      	mov	r3, r0
 80039b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039bc:	2b40      	cmp	r3, #64	@ 0x40
 80039be:	d139      	bne.n	8003a34 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80039c0:	78fa      	ldrb	r2, [r7, #3]
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	4613      	mov	r3, r2
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	1a9b      	subs	r3, r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	334d      	adds	r3, #77	@ 0x4d
 80039d0:	2205      	movs	r2, #5
 80039d2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80039d4:	78fa      	ldrb	r2, [r7, #3]
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	331a      	adds	r3, #26
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80039ea:	78fa      	ldrb	r2, [r7, #3]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	3319      	adds	r3, #25
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80039fe:	78fa      	ldrb	r2, [r7, #3]
 8003a00:	6879      	ldr	r1, [r7, #4]
 8003a02:	4613      	mov	r3, r2
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	3344      	adds	r3, #68	@ 0x44
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	4611      	mov	r1, r2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f004 fba7 	bl	800816e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	015a      	lsls	r2, r3, #5
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4413      	add	r3, r2
 8003a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	2340      	movs	r3, #64	@ 0x40
 8003a30:	6093      	str	r3, [r2, #8]
 8003a32:	e31f      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	78fa      	ldrb	r2, [r7, #3]
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f003 fdec 	bl	800761a <USB_ReadChInterrupts>
 8003a42:	4603      	mov	r3, r0
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d11a      	bne.n	8003a82 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a58:	461a      	mov	r2, r3
 8003a5a:	2308      	movs	r3, #8
 8003a5c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a5e:	78fa      	ldrb	r2, [r7, #3]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	011b      	lsls	r3, r3, #4
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	334d      	adds	r3, #77	@ 0x4d
 8003a6e:	2206      	movs	r2, #6
 8003a70:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	78fa      	ldrb	r2, [r7, #3]
 8003a78:	4611      	mov	r1, r2
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f004 fb77 	bl	800816e <USB_HC_Halt>
 8003a80:	e2f8      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	78fa      	ldrb	r2, [r7, #3]
 8003a88:	4611      	mov	r1, r2
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f003 fdc5 	bl	800761a <USB_ReadChInterrupts>
 8003a90:	4603      	mov	r3, r0
 8003a92:	f003 0310 	and.w	r3, r3, #16
 8003a96:	2b10      	cmp	r3, #16
 8003a98:	d144      	bne.n	8003b24 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	3344      	adds	r3, #68	@ 0x44
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	334d      	adds	r3, #77	@ 0x4d
 8003abe:	2204      	movs	r2, #4
 8003ac0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	440b      	add	r3, r1
 8003ad0:	3319      	adds	r3, #25
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d114      	bne.n	8003b02 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	3318      	adds	r3, #24
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	3319      	adds	r3, #25
 8003afe:	2201      	movs	r2, #1
 8003b00:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	4611      	mov	r1, r2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f004 fb2f 	bl	800816e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b10:	78fb      	ldrb	r3, [r7, #3]
 8003b12:	015a      	lsls	r2, r3, #5
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4413      	add	r3, r2
 8003b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	2310      	movs	r3, #16
 8003b20:	6093      	str	r3, [r2, #8]
 8003b22:	e2a7      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f003 fd74 	bl	800761a <USB_ReadChInterrupts>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b38:	2b80      	cmp	r3, #128	@ 0x80
 8003b3a:	f040 8083 	bne.w	8003c44 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	799b      	ldrb	r3, [r3, #6]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d111      	bne.n	8003b6a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	440b      	add	r3, r1
 8003b54:	334d      	adds	r3, #77	@ 0x4d
 8003b56:	2207      	movs	r2, #7
 8003b58:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f004 fb03 	bl	800816e <USB_HC_Halt>
 8003b68:	e062      	b.n	8003c30 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003b6a:	78fa      	ldrb	r2, [r7, #3]
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	1a9b      	subs	r3, r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	440b      	add	r3, r1
 8003b78:	3344      	adds	r3, #68	@ 0x44
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	1c59      	adds	r1, r3, #1
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	4613      	mov	r3, r2
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	1a9b      	subs	r3, r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	4403      	add	r3, r0
 8003b8a:	3344      	adds	r3, #68	@ 0x44
 8003b8c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b8e:	78fa      	ldrb	r2, [r7, #3]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	1a9b      	subs	r3, r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	440b      	add	r3, r1
 8003b9c:	3344      	adds	r3, #68	@ 0x44
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d922      	bls.n	8003bea <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	1a9b      	subs	r3, r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	3344      	adds	r3, #68	@ 0x44
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	334c      	adds	r3, #76	@ 0x4c
 8003bc8:	2204      	movs	r2, #4
 8003bca:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003bcc:	78fa      	ldrb	r2, [r7, #3]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	334c      	adds	r3, #76	@ 0x4c
 8003bdc:	781a      	ldrb	r2, [r3, #0]
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	4619      	mov	r1, r3
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f006 fe22 	bl	800a82c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003be8:	e022      	b.n	8003c30 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	334c      	adds	r3, #76	@ 0x4c
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bfe:	78fb      	ldrb	r3, [r7, #3]
 8003c00:	015a      	lsls	r2, r3, #5
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	4413      	add	r3, r2
 8003c06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c14:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c1c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	015a      	lsls	r2, r3, #5
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	4413      	add	r3, r2
 8003c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	2380      	movs	r3, #128	@ 0x80
 8003c40:	6093      	str	r3, [r2, #8]
 8003c42:	e217      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f003 fce4 	bl	800761a <USB_ReadChInterrupts>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c5c:	d11b      	bne.n	8003c96 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003c5e:	78fa      	ldrb	r2, [r7, #3]
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	4613      	mov	r3, r2
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	1a9b      	subs	r3, r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	440b      	add	r3, r1
 8003c6c:	334d      	adds	r3, #77	@ 0x4d
 8003c6e:	2209      	movs	r2, #9
 8003c70:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	4611      	mov	r1, r2
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f004 fa77 	bl	800816e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003c80:	78fb      	ldrb	r3, [r7, #3]
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c92:	6093      	str	r3, [r2, #8]
 8003c94:	e1ee      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	4611      	mov	r1, r2
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f003 fcbb 	bl	800761a <USB_ReadChInterrupts>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	f040 81df 	bne.w	800406e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003cb0:	78fb      	ldrb	r3, [r7, #3]
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	334d      	adds	r3, #77	@ 0x4d
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	f040 8093 	bne.w	8003e00 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	440b      	add	r3, r1
 8003ce8:	334d      	adds	r3, #77	@ 0x4d
 8003cea:	2202      	movs	r2, #2
 8003cec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	334c      	adds	r3, #76	@ 0x4c
 8003cfe:	2201      	movs	r2, #1
 8003d00:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	3326      	adds	r3, #38	@ 0x26
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d00b      	beq.n	8003d30 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003d18:	78fa      	ldrb	r2, [r7, #3]
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	1a9b      	subs	r3, r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	3326      	adds	r3, #38	@ 0x26
 8003d28:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	f040 8190 	bne.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	799b      	ldrb	r3, [r3, #6]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d115      	bne.n	8003d64 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	333d      	adds	r3, #61	@ 0x3d
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	78fa      	ldrb	r2, [r7, #3]
 8003d4c:	f083 0301 	eor.w	r3, r3, #1
 8003d50:	b2d8      	uxtb	r0, r3
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	4613      	mov	r3, r2
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	1a9b      	subs	r3, r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	333d      	adds	r3, #61	@ 0x3d
 8003d60:	4602      	mov	r2, r0
 8003d62:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	799b      	ldrb	r3, [r3, #6]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	f040 8171 	bne.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	011b      	lsls	r3, r3, #4
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	3334      	adds	r3, #52	@ 0x34
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 8165 	beq.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003d86:	78fa      	ldrb	r2, [r7, #3]
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	3334      	adds	r3, #52	@ 0x34
 8003d96:	6819      	ldr	r1, [r3, #0]
 8003d98:	78fa      	ldrb	r2, [r7, #3]
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	1a9b      	subs	r3, r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4403      	add	r3, r0
 8003da6:	3328      	adds	r3, #40	@ 0x28
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	440b      	add	r3, r1
 8003dac:	1e59      	subs	r1, r3, #1
 8003dae:	78fa      	ldrb	r2, [r7, #3]
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4403      	add	r3, r0
 8003dbc:	3328      	adds	r3, #40	@ 0x28
 8003dbe:	881b      	ldrh	r3, [r3, #0]
 8003dc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dc4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 813f 	beq.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003dd2:	78fa      	ldrb	r2, [r7, #3]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	333d      	adds	r3, #61	@ 0x3d
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	78fa      	ldrb	r2, [r7, #3]
 8003de6:	f083 0301 	eor.w	r3, r3, #1
 8003dea:	b2d8      	uxtb	r0, r3
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	4613      	mov	r3, r2
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	1a9b      	subs	r3, r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	440b      	add	r3, r1
 8003df8:	333d      	adds	r3, #61	@ 0x3d
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	701a      	strb	r2, [r3, #0]
 8003dfe:	e127      	b.n	8004050 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003e00:	78fa      	ldrb	r2, [r7, #3]
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	1a9b      	subs	r3, r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	334d      	adds	r3, #77	@ 0x4d
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	d120      	bne.n	8003e58 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e16:	78fa      	ldrb	r2, [r7, #3]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	334d      	adds	r3, #77	@ 0x4d
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e2a:	78fa      	ldrb	r2, [r7, #3]
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	011b      	lsls	r3, r3, #4
 8003e32:	1a9b      	subs	r3, r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	440b      	add	r3, r1
 8003e38:	331b      	adds	r3, #27
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	f040 8107 	bne.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e42:	78fa      	ldrb	r2, [r7, #3]
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	4613      	mov	r3, r2
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	1a9b      	subs	r3, r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	440b      	add	r3, r1
 8003e50:	334c      	adds	r3, #76	@ 0x4c
 8003e52:	2202      	movs	r2, #2
 8003e54:	701a      	strb	r2, [r3, #0]
 8003e56:	e0fb      	b.n	8004050 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e58:	78fa      	ldrb	r2, [r7, #3]
 8003e5a:	6879      	ldr	r1, [r7, #4]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	1a9b      	subs	r3, r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	334d      	adds	r3, #77	@ 0x4d
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	d13a      	bne.n	8003ee4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e6e:	78fa      	ldrb	r2, [r7, #3]
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	011b      	lsls	r3, r3, #4
 8003e76:	1a9b      	subs	r3, r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	334d      	adds	r3, #77	@ 0x4d
 8003e7e:	2202      	movs	r2, #2
 8003e80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	334c      	adds	r3, #76	@ 0x4c
 8003e92:	2202      	movs	r2, #2
 8003e94:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e96:	78fa      	ldrb	r2, [r7, #3]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	331b      	adds	r3, #27
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	f040 80d1 	bne.w	8004050 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	331b      	adds	r3, #27
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ec2:	78fb      	ldrb	r3, [r7, #3]
 8003ec4:	015a      	lsls	r2, r3, #5
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	4413      	add	r3, r2
 8003eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	0151      	lsls	r1, r2, #5
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	440a      	add	r2, r1
 8003ed8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003edc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee0:	6053      	str	r3, [r2, #4]
 8003ee2:	e0b5      	b.n	8004050 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003ee4:	78fa      	ldrb	r2, [r7, #3]
 8003ee6:	6879      	ldr	r1, [r7, #4]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	1a9b      	subs	r3, r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	334d      	adds	r3, #77	@ 0x4d
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	2b05      	cmp	r3, #5
 8003ef8:	d114      	bne.n	8003f24 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003efa:	78fa      	ldrb	r2, [r7, #3]
 8003efc:	6879      	ldr	r1, [r7, #4]
 8003efe:	4613      	mov	r3, r2
 8003f00:	011b      	lsls	r3, r3, #4
 8003f02:	1a9b      	subs	r3, r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	440b      	add	r3, r1
 8003f08:	334d      	adds	r3, #77	@ 0x4d
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003f0e:	78fa      	ldrb	r2, [r7, #3]
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	334c      	adds	r3, #76	@ 0x4c
 8003f1e:	2202      	movs	r2, #2
 8003f20:	701a      	strb	r2, [r3, #0]
 8003f22:	e095      	b.n	8004050 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003f24:	78fa      	ldrb	r2, [r7, #3]
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	334d      	adds	r3, #77	@ 0x4d
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b06      	cmp	r3, #6
 8003f38:	d114      	bne.n	8003f64 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f3a:	78fa      	ldrb	r2, [r7, #3]
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	1a9b      	subs	r3, r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	440b      	add	r3, r1
 8003f48:	334d      	adds	r3, #77	@ 0x4d
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003f4e:	78fa      	ldrb	r2, [r7, #3]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	1a9b      	subs	r3, r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	334c      	adds	r3, #76	@ 0x4c
 8003f5e:	2205      	movs	r2, #5
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	e075      	b.n	8004050 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	334d      	adds	r3, #77	@ 0x4d
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b07      	cmp	r3, #7
 8003f78:	d00a      	beq.n	8003f90 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	334d      	adds	r3, #77	@ 0x4d
 8003f8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f8c:	2b09      	cmp	r3, #9
 8003f8e:	d170      	bne.n	8004072 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	334d      	adds	r3, #77	@ 0x4d
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	3344      	adds	r3, #68	@ 0x44
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1c59      	adds	r1, r3, #1
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	1a9b      	subs	r3, r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	4403      	add	r3, r0
 8003fc4:	3344      	adds	r3, #68	@ 0x44
 8003fc6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fc8:	78fa      	ldrb	r2, [r7, #3]
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	3344      	adds	r3, #68	@ 0x44
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d914      	bls.n	8004008 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	3344      	adds	r3, #68	@ 0x44
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ff2:	78fa      	ldrb	r2, [r7, #3]
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	011b      	lsls	r3, r3, #4
 8003ffa:	1a9b      	subs	r3, r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	334c      	adds	r3, #76	@ 0x4c
 8004002:	2204      	movs	r2, #4
 8004004:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004006:	e022      	b.n	800404e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	1a9b      	subs	r3, r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	334c      	adds	r3, #76	@ 0x4c
 8004018:	2202      	movs	r2, #2
 800401a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800401c:	78fb      	ldrb	r3, [r7, #3]
 800401e:	015a      	lsls	r2, r3, #5
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4413      	add	r3, r2
 8004024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004032:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800403a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800403c:	78fb      	ldrb	r3, [r7, #3]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004048:	461a      	mov	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800404e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004050:	78fa      	ldrb	r2, [r7, #3]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	334c      	adds	r3, #76	@ 0x4c
 8004060:	781a      	ldrb	r2, [r3, #0]
 8004062:	78fb      	ldrb	r3, [r7, #3]
 8004064:	4619      	mov	r1, r3
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f006 fbe0 	bl	800a82c <HAL_HCD_HC_NotifyURBChange_Callback>
 800406c:	e002      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800406e:	bf00      	nop
 8004070:	e000      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004072:	bf00      	nop
  }
}
 8004074:	3718      	adds	r7, #24
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b08a      	sub	sp, #40	@ 0x28
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	f003 030f 	and.w	r3, r3, #15
 800409a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	0c5b      	lsrs	r3, r3, #17
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040ae:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d004      	beq.n	80040c0 <HCD_RXQLVL_IRQHandler+0x46>
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	2b05      	cmp	r3, #5
 80040ba:	f000 80b6 	beq.w	800422a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80040be:	e0b7      	b.n	8004230 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 80b3 	beq.w	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4613      	mov	r3, r2
 80040ce:	011b      	lsls	r3, r3, #4
 80040d0:	1a9b      	subs	r3, r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	332c      	adds	r3, #44	@ 0x2c
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 80a7 	beq.w	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80040e0:	6879      	ldr	r1, [r7, #4]
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	3338      	adds	r3, #56	@ 0x38
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	18d1      	adds	r1, r2, r3
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	4613      	mov	r3, r2
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	1a9b      	subs	r3, r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4403      	add	r3, r0
 8004104:	3334      	adds	r3, #52	@ 0x34
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4299      	cmp	r1, r3
 800410a:	f200 8083 	bhi.w	8004214 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6818      	ldr	r0, [r3, #0]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	4613      	mov	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	332c      	adds	r3, #44	@ 0x2c
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	b292      	uxth	r2, r2
 8004128:	4619      	mov	r1, r3
 800412a:	f003 fa0b 	bl	8007544 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800412e:	6879      	ldr	r1, [r7, #4]
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	332c      	adds	r3, #44	@ 0x2c
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	18d1      	adds	r1, r2, r3
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4613      	mov	r3, r2
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4403      	add	r3, r0
 8004152:	332c      	adds	r3, #44	@ 0x2c
 8004154:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4613      	mov	r3, r2
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	3338      	adds	r3, #56	@ 0x38
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	18d1      	adds	r1, r2, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	4613      	mov	r3, r2
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4403      	add	r3, r0
 800417a:	3338      	adds	r3, #56	@ 0x38
 800417c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	4413      	add	r3, r2
 8004186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	0cdb      	lsrs	r3, r3, #19
 800418e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004192:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	3328      	adds	r3, #40	@ 0x28
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d13f      	bne.n	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d03c      	beq.n	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041ca:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041d2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	015a      	lsls	r2, r3, #5
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	4413      	add	r3, r2
 80041dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e0:	461a      	mov	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4613      	mov	r3, r2
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	333c      	adds	r3, #60	@ 0x3c
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	f083 0301 	eor.w	r3, r3, #1
 80041fc:	b2d8      	uxtb	r0, r3
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	4613      	mov	r3, r2
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	1a9b      	subs	r3, r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	440b      	add	r3, r1
 800420c:	333c      	adds	r3, #60	@ 0x3c
 800420e:	4602      	mov	r2, r0
 8004210:	701a      	strb	r2, [r3, #0]
      break;
 8004212:	e00c      	b.n	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	4613      	mov	r3, r2
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	334c      	adds	r3, #76	@ 0x4c
 8004224:	2204      	movs	r2, #4
 8004226:	701a      	strb	r2, [r3, #0]
      break;
 8004228:	e001      	b.n	800422e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800422a:	bf00      	nop
 800422c:	e000      	b.n	8004230 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800422e:	bf00      	nop
  }
}
 8004230:	bf00      	nop
 8004232:	3728      	adds	r7, #40	@ 0x28
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004264:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b02      	cmp	r3, #2
 800426e:	d10b      	bne.n	8004288 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f006 faba 	bl	800a7f4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f043 0302 	orr.w	r3, r3, #2
 8004286:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0308 	and.w	r3, r3, #8
 800428e:	2b08      	cmp	r3, #8
 8004290:	d132      	bne.n	80042f8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f043 0308 	orr.w	r3, r3, #8
 8004298:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d126      	bne.n	80042f2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	7a5b      	ldrb	r3, [r3, #9]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d113      	bne.n	80042d4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80042b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042b6:	d106      	bne.n	80042c6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2102      	movs	r1, #2
 80042be:	4618      	mov	r0, r3
 80042c0:	f003 fad6 	bl	8007870 <USB_InitFSLSPClkSel>
 80042c4:	e011      	b.n	80042ea <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2101      	movs	r1, #1
 80042cc:	4618      	mov	r0, r3
 80042ce:	f003 facf 	bl	8007870 <USB_InitFSLSPClkSel>
 80042d2:	e00a      	b.n	80042ea <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	79db      	ldrb	r3, [r3, #7]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d106      	bne.n	80042ea <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042e2:	461a      	mov	r2, r3
 80042e4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80042e8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f006 faac 	bl	800a848 <HAL_HCD_PortEnabled_Callback>
 80042f0:	e002      	b.n	80042f8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f006 fab6 	bl	800a864 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b20      	cmp	r3, #32
 8004300:	d103      	bne.n	800430a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f043 0320 	orr.w	r3, r3, #32
 8004308:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004310:	461a      	mov	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6013      	str	r3, [r2, #0]
}
 8004316:	bf00      	nop
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e12b      	b.n	800458a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d106      	bne.n	800434c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f7fd f8a0 	bl	800148c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2224      	movs	r2, #36	@ 0x24
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0201 	bic.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004372:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004382:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004384:	f001 fa20 	bl	80057c8 <HAL_RCC_GetPCLK1Freq>
 8004388:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	4a81      	ldr	r2, [pc, #516]	@ (8004594 <HAL_I2C_Init+0x274>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d807      	bhi.n	80043a4 <HAL_I2C_Init+0x84>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	4a80      	ldr	r2, [pc, #512]	@ (8004598 <HAL_I2C_Init+0x278>)
 8004398:	4293      	cmp	r3, r2
 800439a:	bf94      	ite	ls
 800439c:	2301      	movls	r3, #1
 800439e:	2300      	movhi	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	e006      	b.n	80043b2 <HAL_I2C_Init+0x92>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4a7d      	ldr	r2, [pc, #500]	@ (800459c <HAL_I2C_Init+0x27c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	bf94      	ite	ls
 80043ac:	2301      	movls	r3, #1
 80043ae:	2300      	movhi	r3, #0
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e0e7      	b.n	800458a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4a78      	ldr	r2, [pc, #480]	@ (80045a0 <HAL_I2C_Init+0x280>)
 80043be:	fba2 2303 	umull	r2, r3, r2, r3
 80043c2:	0c9b      	lsrs	r3, r3, #18
 80043c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	4a6a      	ldr	r2, [pc, #424]	@ (8004594 <HAL_I2C_Init+0x274>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d802      	bhi.n	80043f4 <HAL_I2C_Init+0xd4>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	3301      	adds	r3, #1
 80043f2:	e009      	b.n	8004408 <HAL_I2C_Init+0xe8>
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043fa:	fb02 f303 	mul.w	r3, r2, r3
 80043fe:	4a69      	ldr	r2, [pc, #420]	@ (80045a4 <HAL_I2C_Init+0x284>)
 8004400:	fba2 2303 	umull	r2, r3, r2, r3
 8004404:	099b      	lsrs	r3, r3, #6
 8004406:	3301      	adds	r3, #1
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6812      	ldr	r2, [r2, #0]
 800440c:	430b      	orrs	r3, r1
 800440e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800441a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	495c      	ldr	r1, [pc, #368]	@ (8004594 <HAL_I2C_Init+0x274>)
 8004424:	428b      	cmp	r3, r1
 8004426:	d819      	bhi.n	800445c <HAL_I2C_Init+0x13c>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	1e59      	subs	r1, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	fbb1 f3f3 	udiv	r3, r1, r3
 8004436:	1c59      	adds	r1, r3, #1
 8004438:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800443c:	400b      	ands	r3, r1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_I2C_Init+0x138>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	1e59      	subs	r1, r3, #1
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004450:	3301      	adds	r3, #1
 8004452:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004456:	e051      	b.n	80044fc <HAL_I2C_Init+0x1dc>
 8004458:	2304      	movs	r3, #4
 800445a:	e04f      	b.n	80044fc <HAL_I2C_Init+0x1dc>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d111      	bne.n	8004488 <HAL_I2C_Init+0x168>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	1e58      	subs	r0, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6859      	ldr	r1, [r3, #4]
 800446c:	460b      	mov	r3, r1
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	440b      	add	r3, r1
 8004472:	fbb0 f3f3 	udiv	r3, r0, r3
 8004476:	3301      	adds	r3, #1
 8004478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800447c:	2b00      	cmp	r3, #0
 800447e:	bf0c      	ite	eq
 8004480:	2301      	moveq	r3, #1
 8004482:	2300      	movne	r3, #0
 8004484:	b2db      	uxtb	r3, r3
 8004486:	e012      	b.n	80044ae <HAL_I2C_Init+0x18e>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	1e58      	subs	r0, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	0099      	lsls	r1, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	fbb0 f3f3 	udiv	r3, r0, r3
 800449e:	3301      	adds	r3, #1
 80044a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_I2C_Init+0x196>
 80044b2:	2301      	movs	r3, #1
 80044b4:	e022      	b.n	80044fc <HAL_I2C_Init+0x1dc>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10e      	bne.n	80044dc <HAL_I2C_Init+0x1bc>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	1e58      	subs	r0, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6859      	ldr	r1, [r3, #4]
 80044c6:	460b      	mov	r3, r1
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	440b      	add	r3, r1
 80044cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80044d0:	3301      	adds	r3, #1
 80044d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044da:	e00f      	b.n	80044fc <HAL_I2C_Init+0x1dc>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	1e58      	subs	r0, r3, #1
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6859      	ldr	r1, [r3, #4]
 80044e4:	460b      	mov	r3, r1
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	0099      	lsls	r1, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80044f2:	3301      	adds	r3, #1
 80044f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	6809      	ldr	r1, [r1, #0]
 8004500:	4313      	orrs	r3, r2
 8004502:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	69da      	ldr	r2, [r3, #28]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	430a      	orrs	r2, r1
 800451e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800452a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6911      	ldr	r1, [r2, #16]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	68d2      	ldr	r2, [r2, #12]
 8004536:	4311      	orrs	r1, r2
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	430b      	orrs	r3, r1
 800453e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	000186a0 	.word	0x000186a0
 8004598:	001e847f 	.word	0x001e847f
 800459c:	003d08ff 	.word	0x003d08ff
 80045a0:	431bde83 	.word	0x431bde83
 80045a4:	10624dd3 	.word	0x10624dd3

080045a8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b088      	sub	sp, #32
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e128      	b.n	800480c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d109      	bne.n	80045da <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a90      	ldr	r2, [pc, #576]	@ (8004814 <HAL_I2S_Init+0x26c>)
 80045d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7fc ffa1 	bl	800151c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2202      	movs	r2, #2
 80045de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6812      	ldr	r2, [r2, #0]
 80045ec:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80045f0:	f023 030f 	bic.w	r3, r3, #15
 80045f4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2202      	movs	r2, #2
 80045fc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d060      	beq.n	80046c8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800460e:	2310      	movs	r3, #16
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	e001      	b.n	8004618 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004614:	2320      	movs	r3, #32
 8004616:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b20      	cmp	r3, #32
 800461e:	d802      	bhi.n	8004626 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004626:	2001      	movs	r0, #1
 8004628:	f001 f9c4 	bl	80059b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800462c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004636:	d125      	bne.n	8004684 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d010      	beq.n	8004662 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	fbb2 f2f3 	udiv	r2, r2, r3
 800464a:	4613      	mov	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	461a      	mov	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	fbb2 f3f3 	udiv	r3, r2, r3
 800465c:	3305      	adds	r3, #5
 800465e:	613b      	str	r3, [r7, #16]
 8004660:	e01f      	b.n	80046a2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	fbb2 f2f3 	udiv	r2, r2, r3
 800466c:	4613      	mov	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	461a      	mov	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	3305      	adds	r3, #5
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	e00e      	b.n	80046a2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	fbb2 f2f3 	udiv	r2, r2, r3
 800468c:	4613      	mov	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4413      	add	r3, r2
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	461a      	mov	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	fbb2 f3f3 	udiv	r3, r2, r3
 800469e:	3305      	adds	r3, #5
 80046a0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	4a5c      	ldr	r2, [pc, #368]	@ (8004818 <HAL_I2S_Init+0x270>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	08db      	lsrs	r3, r3, #3
 80046ac:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	085b      	lsrs	r3, r3, #1
 80046be:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	61bb      	str	r3, [r7, #24]
 80046c6:	e003      	b.n	80046d0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80046c8:	2302      	movs	r3, #2
 80046ca:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80046cc:	2300      	movs	r3, #0
 80046ce:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d902      	bls.n	80046dc <HAL_I2S_Init+0x134>
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	2bff      	cmp	r3, #255	@ 0xff
 80046da:	d907      	bls.n	80046ec <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e0:	f043 0210 	orr.w	r2, r3, #16
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e08f      	b.n	800480c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691a      	ldr	r2, [r3, #16]
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	ea42 0103 	orr.w	r1, r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69fa      	ldr	r2, [r7, #28]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800470a:	f023 030f 	bic.w	r3, r3, #15
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6851      	ldr	r1, [r2, #4]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6892      	ldr	r2, [r2, #8]
 8004716:	4311      	orrs	r1, r2
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	68d2      	ldr	r2, [r2, #12]
 800471c:	4311      	orrs	r1, r2
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6992      	ldr	r2, [r2, #24]
 8004722:	430a      	orrs	r2, r1
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800472e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d161      	bne.n	80047fc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a38      	ldr	r2, [pc, #224]	@ (800481c <HAL_I2S_Init+0x274>)
 800473c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a37      	ldr	r2, [pc, #220]	@ (8004820 <HAL_I2S_Init+0x278>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d101      	bne.n	800474c <HAL_I2S_Init+0x1a4>
 8004748:	4b36      	ldr	r3, [pc, #216]	@ (8004824 <HAL_I2S_Init+0x27c>)
 800474a:	e001      	b.n	8004750 <HAL_I2S_Init+0x1a8>
 800474c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6812      	ldr	r2, [r2, #0]
 8004756:	4932      	ldr	r1, [pc, #200]	@ (8004820 <HAL_I2S_Init+0x278>)
 8004758:	428a      	cmp	r2, r1
 800475a:	d101      	bne.n	8004760 <HAL_I2S_Init+0x1b8>
 800475c:	4a31      	ldr	r2, [pc, #196]	@ (8004824 <HAL_I2S_Init+0x27c>)
 800475e:	e001      	b.n	8004764 <HAL_I2S_Init+0x1bc>
 8004760:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004764:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004768:	f023 030f 	bic.w	r3, r3, #15
 800476c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a2b      	ldr	r2, [pc, #172]	@ (8004820 <HAL_I2S_Init+0x278>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d101      	bne.n	800477c <HAL_I2S_Init+0x1d4>
 8004778:	4b2a      	ldr	r3, [pc, #168]	@ (8004824 <HAL_I2S_Init+0x27c>)
 800477a:	e001      	b.n	8004780 <HAL_I2S_Init+0x1d8>
 800477c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004780:	2202      	movs	r2, #2
 8004782:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a25      	ldr	r2, [pc, #148]	@ (8004820 <HAL_I2S_Init+0x278>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d101      	bne.n	8004792 <HAL_I2S_Init+0x1ea>
 800478e:	4b25      	ldr	r3, [pc, #148]	@ (8004824 <HAL_I2S_Init+0x27c>)
 8004790:	e001      	b.n	8004796 <HAL_I2S_Init+0x1ee>
 8004792:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047a2:	d003      	beq.n	80047ac <HAL_I2S_Init+0x204>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d103      	bne.n	80047b4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80047ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047b0:	613b      	str	r3, [r7, #16]
 80047b2:	e001      	b.n	80047b8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80047b4:	2300      	movs	r3, #0
 80047b6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047c2:	4313      	orrs	r3, r2
 80047c4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047cc:	4313      	orrs	r3, r2
 80047ce:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047d6:	4313      	orrs	r3, r2
 80047d8:	b29a      	uxth	r2, r3
 80047da:	897b      	ldrh	r3, [r7, #10]
 80047dc:	4313      	orrs	r3, r2
 80047de:	b29b      	uxth	r3, r3
 80047e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80047e4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004820 <HAL_I2S_Init+0x278>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d101      	bne.n	80047f4 <HAL_I2S_Init+0x24c>
 80047f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004824 <HAL_I2S_Init+0x27c>)
 80047f2:	e001      	b.n	80047f8 <HAL_I2S_Init+0x250>
 80047f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047f8:	897a      	ldrh	r2, [r7, #10]
 80047fa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3720      	adds	r7, #32
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	0800491f 	.word	0x0800491f
 8004818:	cccccccd 	.word	0xcccccccd
 800481c:	08004a35 	.word	0x08004a35
 8004820:	40003800 	.word	0x40003800
 8004824:	40003400 	.word	0x40003400

08004828 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	881a      	ldrh	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	1c9a      	adds	r2, r3, #2
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004886:	b29b      	uxth	r3, r3
 8004888:	3b01      	subs	r3, #1
 800488a:	b29a      	uxth	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10e      	bne.n	80048b8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048a8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff ffb8 	bl	8004828 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80048b8:	bf00      	nop
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d2:	b292      	uxth	r2, r2
 80048d4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048da:	1c9a      	adds	r2, r3, #2
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10e      	bne.n	8004916 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004906:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f7ff ff93 	bl	800483c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b086      	sub	sp, #24
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b04      	cmp	r3, #4
 8004938:	d13a      	bne.n	80049b0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b01      	cmp	r3, #1
 8004942:	d109      	bne.n	8004958 <I2S_IRQHandler+0x3a>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494e:	2b40      	cmp	r3, #64	@ 0x40
 8004950:	d102      	bne.n	8004958 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff ffb4 	bl	80048c0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d126      	bne.n	80049b0 <I2S_IRQHandler+0x92>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 0320 	and.w	r3, r3, #32
 800496c:	2b20      	cmp	r3, #32
 800496e:	d11f      	bne.n	80049b0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800497e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004980:	2300      	movs	r3, #0
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	613b      	str	r3, [r7, #16]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a2:	f043 0202 	orr.w	r2, r3, #2
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7ff ff50 	bl	8004850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b03      	cmp	r3, #3
 80049ba:	d136      	bne.n	8004a2a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d109      	bne.n	80049da <I2S_IRQHandler+0xbc>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d0:	2b80      	cmp	r3, #128	@ 0x80
 80049d2:	d102      	bne.n	80049da <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7ff ff45 	bl	8004864 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d122      	bne.n	8004a2a <I2S_IRQHandler+0x10c>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d11b      	bne.n	8004a2a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a00:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004a02:	2300      	movs	r3, #0
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1c:	f043 0204 	orr.w	r2, r3, #4
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7ff ff13 	bl	8004850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a2a:	bf00      	nop
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a92      	ldr	r2, [pc, #584]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d101      	bne.n	8004a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004a4e:	4b92      	ldr	r3, [pc, #584]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a50:	e001      	b.n	8004a56 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004a52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a8b      	ldr	r2, [pc, #556]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d101      	bne.n	8004a70 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004a6c:	4b8a      	ldr	r3, [pc, #552]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a6e:	e001      	b.n	8004a74 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004a70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a80:	d004      	beq.n	8004a8c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f040 8099 	bne.w	8004bbe <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d107      	bne.n	8004aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f925 	bl	8004cf0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d107      	bne.n	8004ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 f9c8 	bl	8004e50 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac6:	2b40      	cmp	r3, #64	@ 0x40
 8004ac8:	d13a      	bne.n	8004b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d035      	beq.n	8004b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d101      	bne.n	8004ae2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004ade:	4b6e      	ldr	r3, [pc, #440]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ae0:	e001      	b.n	8004ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004ae2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4969      	ldr	r1, [pc, #420]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004aee:	428b      	cmp	r3, r1
 8004af0:	d101      	bne.n	8004af6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004af2:	4b69      	ldr	r3, [pc, #420]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004af4:	e001      	b.n	8004afa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004af6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004afa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004afe:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b0e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004b10:	2300      	movs	r3, #0
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b32:	f043 0202 	orr.w	r2, r3, #2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff fe88 	bl	8004850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	f040 80c3 	bne.w	8004cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f003 0320 	and.w	r3, r3, #32
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 80bd 	beq.w	8004cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b66:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a49      	ldr	r2, [pc, #292]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d101      	bne.n	8004b76 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004b72:	4b49      	ldr	r3, [pc, #292]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b74:	e001      	b.n	8004b7a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004b76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4944      	ldr	r1, [pc, #272]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b82:	428b      	cmp	r3, r1
 8004b84:	d101      	bne.n	8004b8a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004b86:	4b44      	ldr	r3, [pc, #272]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b88:	e001      	b.n	8004b8e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004b8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b8e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b92:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004b94:	2300      	movs	r3, #0
 8004b96:	60bb      	str	r3, [r7, #8]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bae:	f043 0204 	orr.w	r2, r3, #4
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7ff fe4a 	bl	8004850 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004bbc:	e089      	b.n	8004cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d107      	bne.n	8004bd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f8be 	bl	8004d54 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d107      	bne.n	8004bf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f8fd 	bl	8004dec <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf8:	2b40      	cmp	r3, #64	@ 0x40
 8004bfa:	d12f      	bne.n	8004c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d02a      	beq.n	8004c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004c14:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d101      	bne.n	8004c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004c20:	4b1d      	ldr	r3, [pc, #116]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c22:	e001      	b.n	8004c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004c24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4919      	ldr	r1, [pc, #100]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c30:	428b      	cmp	r3, r1
 8004c32:	d101      	bne.n	8004c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004c34:	4b18      	ldr	r3, [pc, #96]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c36:	e001      	b.n	8004c3c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004c38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c3c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c40:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4e:	f043 0202 	orr.w	r2, r3, #2
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff fdfa 	bl	8004850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d136      	bne.n	8004cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f003 0320 	and.w	r3, r3, #32
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d031      	beq.n	8004cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a07      	ldr	r2, [pc, #28]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d101      	bne.n	8004c7e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004c7a:	4b07      	ldr	r3, [pc, #28]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c7c:	e001      	b.n	8004c82 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004c7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4902      	ldr	r1, [pc, #8]	@ (8004c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c8a:	428b      	cmp	r3, r1
 8004c8c:	d106      	bne.n	8004c9c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004c8e:	4b02      	ldr	r3, [pc, #8]	@ (8004c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c90:	e006      	b.n	8004ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004c92:	bf00      	nop
 8004c94:	40003800 	.word	0x40003800
 8004c98:	40003400 	.word	0x40003400
 8004c9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ca0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ca4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004cb4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc2:	f043 0204 	orr.w	r2, r3, #4
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff fdc0 	bl	8004850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004cd0:	e000      	b.n	8004cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004cd2:	bf00      	nop
}
 8004cd4:	bf00      	nop
 8004cd6:	3720      	adds	r7, #32
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfc:	1c99      	adds	r1, r3, #2
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6251      	str	r1, [r2, #36]	@ 0x24
 8004d02:	881a      	ldrh	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d113      	bne.n	8004d4a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d30:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d106      	bne.n	8004d4a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f7ff ffc9 	bl	8004cdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d60:	1c99      	adds	r1, r3, #2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6251      	str	r1, [r2, #36]	@ 0x24
 8004d66:	8819      	ldrh	r1, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1d      	ldr	r2, [pc, #116]	@ (8004de4 <I2SEx_TxISR_I2SExt+0x90>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d101      	bne.n	8004d76 <I2SEx_TxISR_I2SExt+0x22>
 8004d72:	4b1d      	ldr	r3, [pc, #116]	@ (8004de8 <I2SEx_TxISR_I2SExt+0x94>)
 8004d74:	e001      	b.n	8004d7a <I2SEx_TxISR_I2SExt+0x26>
 8004d76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d7a:	460a      	mov	r2, r1
 8004d7c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d121      	bne.n	8004dda <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a12      	ldr	r2, [pc, #72]	@ (8004de4 <I2SEx_TxISR_I2SExt+0x90>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d101      	bne.n	8004da4 <I2SEx_TxISR_I2SExt+0x50>
 8004da0:	4b11      	ldr	r3, [pc, #68]	@ (8004de8 <I2SEx_TxISR_I2SExt+0x94>)
 8004da2:	e001      	b.n	8004da8 <I2SEx_TxISR_I2SExt+0x54>
 8004da4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	490d      	ldr	r1, [pc, #52]	@ (8004de4 <I2SEx_TxISR_I2SExt+0x90>)
 8004db0:	428b      	cmp	r3, r1
 8004db2:	d101      	bne.n	8004db8 <I2SEx_TxISR_I2SExt+0x64>
 8004db4:	4b0c      	ldr	r3, [pc, #48]	@ (8004de8 <I2SEx_TxISR_I2SExt+0x94>)
 8004db6:	e001      	b.n	8004dbc <I2SEx_TxISR_I2SExt+0x68>
 8004db8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004dbc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004dc0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d106      	bne.n	8004dda <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff ff81 	bl	8004cdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004dda:	bf00      	nop
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40003800 	.word	0x40003800
 8004de8:	40003400 	.word	0x40003400

08004dec <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68d8      	ldr	r0, [r3, #12]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfe:	1c99      	adds	r1, r3, #2
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004e04:	b282      	uxth	r2, r0
 8004e06:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d113      	bne.n	8004e48 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e2e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d106      	bne.n	8004e48 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff ff4a 	bl	8004cdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e48:	bf00      	nop
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a20      	ldr	r2, [pc, #128]	@ (8004ee0 <I2SEx_RxISR_I2SExt+0x90>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <I2SEx_RxISR_I2SExt+0x16>
 8004e62:	4b20      	ldr	r3, [pc, #128]	@ (8004ee4 <I2SEx_RxISR_I2SExt+0x94>)
 8004e64:	e001      	b.n	8004e6a <I2SEx_RxISR_I2SExt+0x1a>
 8004e66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e6a:	68d8      	ldr	r0, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e70:	1c99      	adds	r1, r3, #2
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004e76:	b282      	uxth	r2, r0
 8004e78:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d121      	bne.n	8004ed6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a12      	ldr	r2, [pc, #72]	@ (8004ee0 <I2SEx_RxISR_I2SExt+0x90>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d101      	bne.n	8004ea0 <I2SEx_RxISR_I2SExt+0x50>
 8004e9c:	4b11      	ldr	r3, [pc, #68]	@ (8004ee4 <I2SEx_RxISR_I2SExt+0x94>)
 8004e9e:	e001      	b.n	8004ea4 <I2SEx_RxISR_I2SExt+0x54>
 8004ea0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	490d      	ldr	r1, [pc, #52]	@ (8004ee0 <I2SEx_RxISR_I2SExt+0x90>)
 8004eac:	428b      	cmp	r3, r1
 8004eae:	d101      	bne.n	8004eb4 <I2SEx_RxISR_I2SExt+0x64>
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee4 <I2SEx_RxISR_I2SExt+0x94>)
 8004eb2:	e001      	b.n	8004eb8 <I2SEx_RxISR_I2SExt+0x68>
 8004eb4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004eb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ebc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d106      	bne.n	8004ed6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f7ff ff03 	bl	8004cdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ed6:	bf00      	nop
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40003800 	.word	0x40003800
 8004ee4:	40003400 	.word	0x40003400

08004ee8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e267      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d075      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f06:	4b88      	ldr	r3, [pc, #544]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 030c 	and.w	r3, r3, #12
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	d00c      	beq.n	8004f2c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f12:	4b85      	ldr	r3, [pc, #532]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d112      	bne.n	8004f44 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f1e:	4b82      	ldr	r3, [pc, #520]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f2a:	d10b      	bne.n	8004f44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d05b      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x108>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d157      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e242      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f4c:	d106      	bne.n	8004f5c <HAL_RCC_OscConfig+0x74>
 8004f4e:	4b76      	ldr	r3, [pc, #472]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a75      	ldr	r2, [pc, #468]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	e01d      	b.n	8004f98 <HAL_RCC_OscConfig+0xb0>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x98>
 8004f66:	4b70      	ldr	r3, [pc, #448]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a6f      	ldr	r2, [pc, #444]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	4b6d      	ldr	r3, [pc, #436]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a6c      	ldr	r2, [pc, #432]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e00b      	b.n	8004f98 <HAL_RCC_OscConfig+0xb0>
 8004f80:	4b69      	ldr	r3, [pc, #420]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a68      	ldr	r2, [pc, #416]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	4b66      	ldr	r3, [pc, #408]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a65      	ldr	r2, [pc, #404]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d013      	beq.n	8004fc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa0:	f7fc fd92 	bl	8001ac8 <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fa8:	f7fc fd8e 	bl	8001ac8 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	@ 0x64
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e207      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fba:	4b5b      	ldr	r3, [pc, #364]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xc0>
 8004fc6:	e014      	b.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc8:	f7fc fd7e 	bl	8001ac8 <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd0:	f7fc fd7a 	bl	8001ac8 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b64      	cmp	r3, #100	@ 0x64
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e1f3      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fe2:	4b51      	ldr	r3, [pc, #324]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0xe8>
 8004fee:	e000      	b.n	8004ff2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d063      	beq.n	80050c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 030c 	and.w	r3, r3, #12
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800500a:	4b47      	ldr	r3, [pc, #284]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005012:	2b08      	cmp	r3, #8
 8005014:	d11c      	bne.n	8005050 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005016:	4b44      	ldr	r3, [pc, #272]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d116      	bne.n	8005050 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005022:	4b41      	ldr	r3, [pc, #260]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_RCC_OscConfig+0x152>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d001      	beq.n	800503a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e1c7      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503a:	4b3b      	ldr	r3, [pc, #236]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4937      	ldr	r1, [pc, #220]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800504e:	e03a      	b.n	80050c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d020      	beq.n	800509a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005058:	4b34      	ldr	r3, [pc, #208]	@ (800512c <HAL_RCC_OscConfig+0x244>)
 800505a:	2201      	movs	r2, #1
 800505c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800505e:	f7fc fd33 	bl	8001ac8 <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005066:	f7fc fd2f 	bl	8001ac8 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b02      	cmp	r3, #2
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e1a8      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005078:	4b2b      	ldr	r3, [pc, #172]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0f0      	beq.n	8005066 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005084:	4b28      	ldr	r3, [pc, #160]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4925      	ldr	r1, [pc, #148]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]
 8005098:	e015      	b.n	80050c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800509a:	4b24      	ldr	r3, [pc, #144]	@ (800512c <HAL_RCC_OscConfig+0x244>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fc fd12 	bl	8001ac8 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fc fd0e 	bl	8001ac8 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e187      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d036      	beq.n	8005140 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d016      	beq.n	8005108 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050da:	4b15      	ldr	r3, [pc, #84]	@ (8005130 <HAL_RCC_OscConfig+0x248>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e0:	f7fc fcf2 	bl	8001ac8 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e8:	f7fc fcee 	bl	8001ac8 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e167      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <HAL_RCC_OscConfig+0x240>)
 80050fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0x200>
 8005106:	e01b      	b.n	8005140 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005108:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <HAL_RCC_OscConfig+0x248>)
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510e:	f7fc fcdb 	bl	8001ac8 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005114:	e00e      	b.n	8005134 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005116:	f7fc fcd7 	bl	8001ac8 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d907      	bls.n	8005134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e150      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
 8005128:	40023800 	.word	0x40023800
 800512c:	42470000 	.word	0x42470000
 8005130:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005134:	4b88      	ldr	r3, [pc, #544]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1ea      	bne.n	8005116 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 8097 	beq.w	800527c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800514e:	2300      	movs	r3, #0
 8005150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005152:	4b81      	ldr	r3, [pc, #516]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10f      	bne.n	800517e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	4b7d      	ldr	r3, [pc, #500]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	4a7c      	ldr	r2, [pc, #496]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800516c:	6413      	str	r3, [r2, #64]	@ 0x40
 800516e:	4b7a      	ldr	r3, [pc, #488]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800517a:	2301      	movs	r3, #1
 800517c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800517e:	4b77      	ldr	r3, [pc, #476]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005186:	2b00      	cmp	r3, #0
 8005188:	d118      	bne.n	80051bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800518a:	4b74      	ldr	r3, [pc, #464]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a73      	ldr	r2, [pc, #460]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 8005190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005196:	f7fc fc97 	bl	8001ac8 <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519e:	f7fc fc93 	bl	8001ac8 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e10c      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	4b6a      	ldr	r3, [pc, #424]	@ (800535c <HAL_RCC_OscConfig+0x474>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d106      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2ea>
 80051c4:	4b64      	ldr	r3, [pc, #400]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c8:	4a63      	ldr	r2, [pc, #396]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051ca:	f043 0301 	orr.w	r3, r3, #1
 80051ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80051d0:	e01c      	b.n	800520c <HAL_RCC_OscConfig+0x324>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2b05      	cmp	r3, #5
 80051d8:	d10c      	bne.n	80051f4 <HAL_RCC_OscConfig+0x30c>
 80051da:	4b5f      	ldr	r3, [pc, #380]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051de:	4a5e      	ldr	r2, [pc, #376]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051e0:	f043 0304 	orr.w	r3, r3, #4
 80051e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80051e6:	4b5c      	ldr	r3, [pc, #368]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ea:	4a5b      	ldr	r2, [pc, #364]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051ec:	f043 0301 	orr.w	r3, r3, #1
 80051f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f2:	e00b      	b.n	800520c <HAL_RCC_OscConfig+0x324>
 80051f4:	4b58      	ldr	r3, [pc, #352]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f8:	4a57      	ldr	r2, [pc, #348]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005200:	4b55      	ldr	r3, [pc, #340]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005204:	4a54      	ldr	r2, [pc, #336]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005206:	f023 0304 	bic.w	r3, r3, #4
 800520a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d015      	beq.n	8005240 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fc fc58 	bl	8001ac8 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800521a:	e00a      	b.n	8005232 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800521c:	f7fc fc54 	bl	8001ac8 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800522a:	4293      	cmp	r3, r2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e0cb      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005232:	4b49      	ldr	r3, [pc, #292]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0ee      	beq.n	800521c <HAL_RCC_OscConfig+0x334>
 800523e:	e014      	b.n	800526a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005240:	f7fc fc42 	bl	8001ac8 <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005246:	e00a      	b.n	800525e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005248:	f7fc fc3e 	bl	8001ac8 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005256:	4293      	cmp	r3, r2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0b5      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800525e:	4b3e      	ldr	r3, [pc, #248]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1ee      	bne.n	8005248 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800526a:	7dfb      	ldrb	r3, [r7, #23]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d105      	bne.n	800527c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005270:	4b39      	ldr	r3, [pc, #228]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005274:	4a38      	ldr	r2, [pc, #224]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800527a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80a1 	beq.w	80053c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005286:	4b34      	ldr	r3, [pc, #208]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b08      	cmp	r3, #8
 8005290:	d05c      	beq.n	800534c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	2b02      	cmp	r3, #2
 8005298:	d141      	bne.n	800531e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529a:	4b31      	ldr	r3, [pc, #196]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a0:	f7fc fc12 	bl	8001ac8 <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a8:	f7fc fc0e 	bl	8001ac8 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e087      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ba:	4b27      	ldr	r3, [pc, #156]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69da      	ldr	r2, [r3, #28]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	019b      	lsls	r3, r3, #6
 80052d6:	431a      	orrs	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052dc:	085b      	lsrs	r3, r3, #1
 80052de:	3b01      	subs	r3, #1
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e8:	061b      	lsls	r3, r3, #24
 80052ea:	491b      	ldr	r1, [pc, #108]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f6:	f7fc fbe7 	bl	8001ac8 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fe:	f7fc fbe3 	bl	8001ac8 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e05c      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005310:	4b11      	ldr	r3, [pc, #68]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x416>
 800531c:	e054      	b.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800531e:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <HAL_RCC_OscConfig+0x478>)
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005324:	f7fc fbd0 	bl	8001ac8 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fc fbcc 	bl	8001ac8 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e045      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533e:	4b06      	ldr	r3, [pc, #24]	@ (8005358 <HAL_RCC_OscConfig+0x470>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x444>
 800534a:	e03d      	b.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d107      	bne.n	8005364 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e038      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
 8005358:	40023800 	.word	0x40023800
 800535c:	40007000 	.word	0x40007000
 8005360:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005364:	4b1b      	ldr	r3, [pc, #108]	@ (80053d4 <HAL_RCC_OscConfig+0x4ec>)
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d028      	beq.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800537c:	429a      	cmp	r2, r3
 800537e:	d121      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d11a      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005394:	4013      	ands	r3, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800539a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800539c:	4293      	cmp	r3, r2
 800539e:	d111      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	085b      	lsrs	r3, r3, #1
 80053ac:	3b01      	subs	r3, #1
 80053ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d107      	bne.n	80053c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d001      	beq.n	80053c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3718      	adds	r7, #24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800

080053d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0cc      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053ec:	4b68      	ldr	r3, [pc, #416]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d90c      	bls.n	8005414 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053fa:	4b65      	ldr	r3, [pc, #404]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005402:	4b63      	ldr	r3, [pc, #396]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0b8      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d020      	beq.n	8005462 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800542c:	4b59      	ldr	r3, [pc, #356]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	4a58      	ldr	r2, [pc, #352]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005432:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005436:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005444:	4b53      	ldr	r3, [pc, #332]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	4a52      	ldr	r2, [pc, #328]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800544e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005450:	4b50      	ldr	r3, [pc, #320]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	494d      	ldr	r1, [pc, #308]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	4313      	orrs	r3, r2
 8005460:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d044      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d107      	bne.n	8005486 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005476:	4b47      	ldr	r3, [pc, #284]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d119      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e07f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b02      	cmp	r3, #2
 800548c:	d003      	beq.n	8005496 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005492:	2b03      	cmp	r3, #3
 8005494:	d107      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005496:	4b3f      	ldr	r3, [pc, #252]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e06f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e067      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054b6:	4b37      	ldr	r3, [pc, #220]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f023 0203 	bic.w	r2, r3, #3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	4934      	ldr	r1, [pc, #208]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054c8:	f7fc fafe 	bl	8001ac8 <HAL_GetTick>
 80054cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ce:	e00a      	b.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054d0:	f7fc fafa 	bl	8001ac8 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054de:	4293      	cmp	r3, r2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e04f      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f003 020c 	and.w	r2, r3, #12
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d1eb      	bne.n	80054d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054f8:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	429a      	cmp	r2, r3
 8005504:	d20c      	bcs.n	8005520 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005506:	4b22      	ldr	r3, [pc, #136]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800550e:	4b20      	ldr	r3, [pc, #128]	@ (8005590 <HAL_RCC_ClockConfig+0x1b8>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d001      	beq.n	8005520 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e032      	b.n	8005586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	d008      	beq.n	800553e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800552c:	4b19      	ldr	r3, [pc, #100]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	4916      	ldr	r1, [pc, #88]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800553a:	4313      	orrs	r3, r2
 800553c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800554a:	4b12      	ldr	r3, [pc, #72]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	490e      	ldr	r1, [pc, #56]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 800555a:	4313      	orrs	r3, r2
 800555c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800555e:	f000 f821 	bl	80055a4 <HAL_RCC_GetSysClockFreq>
 8005562:	4602      	mov	r2, r0
 8005564:	4b0b      	ldr	r3, [pc, #44]	@ (8005594 <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	091b      	lsrs	r3, r3, #4
 800556a:	f003 030f 	and.w	r3, r3, #15
 800556e:	490a      	ldr	r1, [pc, #40]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005570:	5ccb      	ldrb	r3, [r1, r3]
 8005572:	fa22 f303 	lsr.w	r3, r2, r3
 8005576:	4a09      	ldr	r2, [pc, #36]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800557a:	4b09      	ldr	r3, [pc, #36]	@ (80055a0 <HAL_RCC_ClockConfig+0x1c8>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fc fa5e 	bl	8001a40 <HAL_InitTick>

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40023c00 	.word	0x40023c00
 8005594:	40023800 	.word	0x40023800
 8005598:	0800af20 	.word	0x0800af20
 800559c:	20000000 	.word	0x20000000
 80055a0:	20000004 	.word	0x20000004

080055a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055a8:	b094      	sub	sp, #80	@ 0x50
 80055aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055bc:	4b79      	ldr	r3, [pc, #484]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 030c 	and.w	r3, r3, #12
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d00d      	beq.n	80055e4 <HAL_RCC_GetSysClockFreq+0x40>
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	f200 80e1 	bhi.w	8005790 <HAL_RCC_GetSysClockFreq+0x1ec>
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d002      	beq.n	80055d8 <HAL_RCC_GetSysClockFreq+0x34>
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d003      	beq.n	80055de <HAL_RCC_GetSysClockFreq+0x3a>
 80055d6:	e0db      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055d8:	4b73      	ldr	r3, [pc, #460]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80055da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055dc:	e0db      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055de:	4b73      	ldr	r3, [pc, #460]	@ (80057ac <HAL_RCC_GetSysClockFreq+0x208>)
 80055e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055e2:	e0d8      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055e4:	4b6f      	ldr	r3, [pc, #444]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055ee:	4b6d      	ldr	r3, [pc, #436]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d063      	beq.n	80056c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055fa:	4b6a      	ldr	r3, [pc, #424]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	099b      	lsrs	r3, r3, #6
 8005600:	2200      	movs	r2, #0
 8005602:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005604:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800560c:	633b      	str	r3, [r7, #48]	@ 0x30
 800560e:	2300      	movs	r3, #0
 8005610:	637b      	str	r3, [r7, #52]	@ 0x34
 8005612:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005616:	4622      	mov	r2, r4
 8005618:	462b      	mov	r3, r5
 800561a:	f04f 0000 	mov.w	r0, #0
 800561e:	f04f 0100 	mov.w	r1, #0
 8005622:	0159      	lsls	r1, r3, #5
 8005624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005628:	0150      	lsls	r0, r2, #5
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4621      	mov	r1, r4
 8005630:	1a51      	subs	r1, r2, r1
 8005632:	6139      	str	r1, [r7, #16]
 8005634:	4629      	mov	r1, r5
 8005636:	eb63 0301 	sbc.w	r3, r3, r1
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005648:	4659      	mov	r1, fp
 800564a:	018b      	lsls	r3, r1, #6
 800564c:	4651      	mov	r1, sl
 800564e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005652:	4651      	mov	r1, sl
 8005654:	018a      	lsls	r2, r1, #6
 8005656:	4651      	mov	r1, sl
 8005658:	ebb2 0801 	subs.w	r8, r2, r1
 800565c:	4659      	mov	r1, fp
 800565e:	eb63 0901 	sbc.w	r9, r3, r1
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800566e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005676:	4690      	mov	r8, r2
 8005678:	4699      	mov	r9, r3
 800567a:	4623      	mov	r3, r4
 800567c:	eb18 0303 	adds.w	r3, r8, r3
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	462b      	mov	r3, r5
 8005684:	eb49 0303 	adc.w	r3, r9, r3
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005696:	4629      	mov	r1, r5
 8005698:	024b      	lsls	r3, r1, #9
 800569a:	4621      	mov	r1, r4
 800569c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80056a0:	4621      	mov	r1, r4
 80056a2:	024a      	lsls	r2, r1, #9
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056aa:	2200      	movs	r2, #0
 80056ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056b4:	f7fb f976 	bl	80009a4 <__aeabi_uldivmod>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4613      	mov	r3, r2
 80056be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056c0:	e058      	b.n	8005774 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056c2:	4b38      	ldr	r3, [pc, #224]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	099b      	lsrs	r3, r3, #6
 80056c8:	2200      	movs	r2, #0
 80056ca:	4618      	mov	r0, r3
 80056cc:	4611      	mov	r1, r2
 80056ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80056d2:	623b      	str	r3, [r7, #32]
 80056d4:	2300      	movs	r3, #0
 80056d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80056d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80056dc:	4642      	mov	r2, r8
 80056de:	464b      	mov	r3, r9
 80056e0:	f04f 0000 	mov.w	r0, #0
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	0159      	lsls	r1, r3, #5
 80056ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056ee:	0150      	lsls	r0, r2, #5
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	4641      	mov	r1, r8
 80056f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80056fa:	4649      	mov	r1, r9
 80056fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005700:	f04f 0200 	mov.w	r2, #0
 8005704:	f04f 0300 	mov.w	r3, #0
 8005708:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800570c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005710:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005714:	ebb2 040a 	subs.w	r4, r2, sl
 8005718:	eb63 050b 	sbc.w	r5, r3, fp
 800571c:	f04f 0200 	mov.w	r2, #0
 8005720:	f04f 0300 	mov.w	r3, #0
 8005724:	00eb      	lsls	r3, r5, #3
 8005726:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800572a:	00e2      	lsls	r2, r4, #3
 800572c:	4614      	mov	r4, r2
 800572e:	461d      	mov	r5, r3
 8005730:	4643      	mov	r3, r8
 8005732:	18e3      	adds	r3, r4, r3
 8005734:	603b      	str	r3, [r7, #0]
 8005736:	464b      	mov	r3, r9
 8005738:	eb45 0303 	adc.w	r3, r5, r3
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	e9d7 4500 	ldrd	r4, r5, [r7]
 800574a:	4629      	mov	r1, r5
 800574c:	028b      	lsls	r3, r1, #10
 800574e:	4621      	mov	r1, r4
 8005750:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005754:	4621      	mov	r1, r4
 8005756:	028a      	lsls	r2, r1, #10
 8005758:	4610      	mov	r0, r2
 800575a:	4619      	mov	r1, r3
 800575c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800575e:	2200      	movs	r2, #0
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	61fa      	str	r2, [r7, #28]
 8005764:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005768:	f7fb f91c 	bl	80009a4 <__aeabi_uldivmod>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	4613      	mov	r3, r2
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005774:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	0c1b      	lsrs	r3, r3, #16
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	3301      	adds	r3, #1
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005784:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005788:	fbb2 f3f3 	udiv	r3, r2, r3
 800578c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800578e:	e002      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005790:	4b05      	ldr	r3, [pc, #20]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005792:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005794:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005798:	4618      	mov	r0, r3
 800579a:	3750      	adds	r7, #80	@ 0x50
 800579c:	46bd      	mov	sp, r7
 800579e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057a2:	bf00      	nop
 80057a4:	40023800 	.word	0x40023800
 80057a8:	00f42400 	.word	0x00f42400
 80057ac:	007a1200 	.word	0x007a1200

080057b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057b4:	4b03      	ldr	r3, [pc, #12]	@ (80057c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80057b6:	681b      	ldr	r3, [r3, #0]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20000000 	.word	0x20000000

080057c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057cc:	f7ff fff0 	bl	80057b0 <HAL_RCC_GetHCLKFreq>
 80057d0:	4602      	mov	r2, r0
 80057d2:	4b05      	ldr	r3, [pc, #20]	@ (80057e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	0a9b      	lsrs	r3, r3, #10
 80057d8:	f003 0307 	and.w	r3, r3, #7
 80057dc:	4903      	ldr	r1, [pc, #12]	@ (80057ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80057de:	5ccb      	ldrb	r3, [r1, r3]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40023800 	.word	0x40023800
 80057ec:	0800af30 	.word	0x0800af30

080057f0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b00      	cmp	r3, #0
 800580a:	d105      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005814:	2b00      	cmp	r3, #0
 8005816:	d035      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005818:	4b62      	ldr	r3, [pc, #392]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800581e:	f7fc f953 	bl	8001ac8 <HAL_GetTick>
 8005822:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005824:	e008      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005826:	f7fc f94f 	bl	8001ac8 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b02      	cmp	r3, #2
 8005832:	d901      	bls.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e0b0      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005838:	4b5b      	ldr	r3, [pc, #364]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1f0      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	019a      	lsls	r2, r3, #6
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	071b      	lsls	r3, r3, #28
 8005850:	4955      	ldr	r1, [pc, #340]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005858:	4b52      	ldr	r3, [pc, #328]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800585e:	f7fc f933 	bl	8001ac8 <HAL_GetTick>
 8005862:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005866:	f7fc f92f 	bl	8001ac8 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e090      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005878:	4b4b      	ldr	r3, [pc, #300]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 8083 	beq.w	8005998 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	4b44      	ldr	r3, [pc, #272]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	4a43      	ldr	r2, [pc, #268]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800589c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80058a2:	4b41      	ldr	r3, [pc, #260]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058ae:	4b3f      	ldr	r3, [pc, #252]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a3e      	ldr	r2, [pc, #248]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058b8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058ba:	f7fc f905 	bl	8001ac8 <HAL_GetTick>
 80058be:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80058c0:	e008      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058c2:	f7fc f901 	bl	8001ac8 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e062      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80058d4:	4b35      	ldr	r3, [pc, #212]	@ (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0f0      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80058e0:	4b31      	ldr	r3, [pc, #196]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058e8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d02f      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d028      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058fe:	4b2a      	ldr	r3, [pc, #168]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005906:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005908:	4b29      	ldr	r3, [pc, #164]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800590a:	2201      	movs	r2, #1
 800590c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800590e:	4b28      	ldr	r3, [pc, #160]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005914:	4a24      	ldr	r2, [pc, #144]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800591a:	4b23      	ldr	r3, [pc, #140]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b01      	cmp	r3, #1
 8005924:	d114      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005926:	f7fc f8cf 	bl	8001ac8 <HAL_GetTick>
 800592a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800592c:	e00a      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800592e:	f7fc f8cb 	bl	8001ac8 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800593c:	4293      	cmp	r3, r2
 800593e:	d901      	bls.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e02a      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	4b18      	ldr	r3, [pc, #96]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0ee      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005958:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800595c:	d10d      	bne.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800595e:	4b12      	ldr	r3, [pc, #72]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800596e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005972:	490d      	ldr	r1, [pc, #52]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005974:	4313      	orrs	r3, r2
 8005976:	608b      	str	r3, [r1, #8]
 8005978:	e005      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800597a:	4b0b      	ldr	r3, [pc, #44]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	4a0a      	ldr	r2, [pc, #40]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005980:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005984:	6093      	str	r3, [r2, #8]
 8005986:	4b08      	ldr	r3, [pc, #32]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005988:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005992:	4905      	ldr	r1, [pc, #20]	@ (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005994:	4313      	orrs	r3, r2
 8005996:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3718      	adds	r7, #24
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	42470068 	.word	0x42470068
 80059a8:	40023800 	.word	0x40023800
 80059ac:	40007000 	.word	0x40007000
 80059b0:	42470e40 	.word	0x42470e40

080059b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80059bc:	2300      	movs	r3, #0
 80059be:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d13f      	bne.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80059d2:	4b24      	ldr	r3, [pc, #144]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059da:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d006      	beq.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80059e8:	d12f      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80059ea:	4b1f      	ldr	r3, [pc, #124]	@ (8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80059ec:	617b      	str	r3, [r7, #20]
          break;
 80059ee:	e02f      	b.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80059f0:	4b1c      	ldr	r3, [pc, #112]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059fc:	d108      	bne.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80059fe:	4b19      	ldr	r3, [pc, #100]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a06:	4a19      	ldr	r2, [pc, #100]	@ (8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0c:	613b      	str	r3, [r7, #16]
 8005a0e:	e007      	b.n	8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a10:	4b14      	ldr	r3, [pc, #80]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a18:	4a15      	ldr	r2, [pc, #84]	@ (8005a70 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005a20:	4b10      	ldr	r3, [pc, #64]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a26:	099b      	lsrs	r3, r3, #6
 8005a28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	fb02 f303 	mul.w	r3, r2, r3
 8005a32:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005a34:	4b0b      	ldr	r3, [pc, #44]	@ (8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a3a:	0f1b      	lsrs	r3, r3, #28
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a46:	617b      	str	r3, [r7, #20]
          break;
 8005a48:	e002      	b.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	617b      	str	r3, [r7, #20]
          break;
 8005a4e:	bf00      	nop
        }
      }
      break;
 8005a50:	e000      	b.n	8005a54 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005a52:	bf00      	nop
    }
  }
  return frequency;
 8005a54:	697b      	ldr	r3, [r7, #20]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	371c      	adds	r7, #28
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	40023800 	.word	0x40023800
 8005a68:	00bb8000 	.word	0x00bb8000
 8005a6c:	007a1200 	.word	0x007a1200
 8005a70:	00f42400 	.word	0x00f42400

08005a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e07b      	b.n	8005b7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d108      	bne.n	8005aa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a96:	d009      	beq.n	8005aac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	61da      	str	r2, [r3, #28]
 8005a9e:	e005      	b.n	8005aac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d106      	bne.n	8005acc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fb fda8 	bl	800161c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ae2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	431a      	orrs	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b30:	ea42 0103 	orr.w	r1, r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	0c1b      	lsrs	r3, r3, #16
 8005b4a:	f003 0104 	and.w	r1, r3, #4
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b52:	f003 0210 	and.w	r2, r3, #16
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	69da      	ldr	r2, [r3, #28]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e041      	b.n	8005c1c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d106      	bne.n	8005bb2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7fb fd7d 	bl	80016ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	3304      	adds	r3, #4
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	4610      	mov	r0, r2
 8005bc6:	f000 fdb5 	bl	8006734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3708      	adds	r7, #8
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e041      	b.n	8005cba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f839 	bl	8005cc2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f000 fd66 	bl	8006734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b082      	sub	sp, #8
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e041      	b.n	8005d6c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d106      	bne.n	8005d02 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f7fb fd1d 	bl	800173c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2202      	movs	r2, #2
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	3304      	adds	r3, #4
 8005d12:	4619      	mov	r1, r3
 8005d14:	4610      	mov	r0, r2
 8005d16:	f000 fd0d 	bl	8006734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3708      	adds	r7, #8
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d104      	bne.n	8005d92 <HAL_TIM_IC_Start_IT+0x1e>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	e013      	b.n	8005dba <HAL_TIM_IC_Start_IT+0x46>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b04      	cmp	r3, #4
 8005d96:	d104      	bne.n	8005da2 <HAL_TIM_IC_Start_IT+0x2e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	e00b      	b.n	8005dba <HAL_TIM_IC_Start_IT+0x46>
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b08      	cmp	r3, #8
 8005da6:	d104      	bne.n	8005db2 <HAL_TIM_IC_Start_IT+0x3e>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	e003      	b.n	8005dba <HAL_TIM_IC_Start_IT+0x46>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d104      	bne.n	8005dcc <HAL_TIM_IC_Start_IT+0x58>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	e013      	b.n	8005df4 <HAL_TIM_IC_Start_IT+0x80>
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d104      	bne.n	8005ddc <HAL_TIM_IC_Start_IT+0x68>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	e00b      	b.n	8005df4 <HAL_TIM_IC_Start_IT+0x80>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	2b08      	cmp	r3, #8
 8005de0:	d104      	bne.n	8005dec <HAL_TIM_IC_Start_IT+0x78>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	e003      	b.n	8005df4 <HAL_TIM_IC_Start_IT+0x80>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005df6:	7bbb      	ldrb	r3, [r7, #14]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d102      	bne.n	8005e02 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dfc:	7b7b      	ldrb	r3, [r7, #13]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d001      	beq.n	8005e06 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e0cc      	b.n	8005fa0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_TIM_IC_Start_IT+0xa2>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2202      	movs	r2, #2
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e14:	e013      	b.n	8005e3e <HAL_TIM_IC_Start_IT+0xca>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d104      	bne.n	8005e26 <HAL_TIM_IC_Start_IT+0xb2>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e24:	e00b      	b.n	8005e3e <HAL_TIM_IC_Start_IT+0xca>
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d104      	bne.n	8005e36 <HAL_TIM_IC_Start_IT+0xc2>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e34:	e003      	b.n	8005e3e <HAL_TIM_IC_Start_IT+0xca>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d104      	bne.n	8005e4e <HAL_TIM_IC_Start_IT+0xda>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e4c:	e013      	b.n	8005e76 <HAL_TIM_IC_Start_IT+0x102>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b04      	cmp	r3, #4
 8005e52:	d104      	bne.n	8005e5e <HAL_TIM_IC_Start_IT+0xea>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e5c:	e00b      	b.n	8005e76 <HAL_TIM_IC_Start_IT+0x102>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d104      	bne.n	8005e6e <HAL_TIM_IC_Start_IT+0xfa>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e6c:	e003      	b.n	8005e76 <HAL_TIM_IC_Start_IT+0x102>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2202      	movs	r2, #2
 8005e72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b0c      	cmp	r3, #12
 8005e7a:	d841      	bhi.n	8005f00 <HAL_TIM_IC_Start_IT+0x18c>
 8005e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e84 <HAL_TIM_IC_Start_IT+0x110>)
 8005e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e82:	bf00      	nop
 8005e84:	08005eb9 	.word	0x08005eb9
 8005e88:	08005f01 	.word	0x08005f01
 8005e8c:	08005f01 	.word	0x08005f01
 8005e90:	08005f01 	.word	0x08005f01
 8005e94:	08005ecb 	.word	0x08005ecb
 8005e98:	08005f01 	.word	0x08005f01
 8005e9c:	08005f01 	.word	0x08005f01
 8005ea0:	08005f01 	.word	0x08005f01
 8005ea4:	08005edd 	.word	0x08005edd
 8005ea8:	08005f01 	.word	0x08005f01
 8005eac:	08005f01 	.word	0x08005f01
 8005eb0:	08005f01 	.word	0x08005f01
 8005eb4:	08005eef 	.word	0x08005eef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0202 	orr.w	r2, r2, #2
 8005ec6:	60da      	str	r2, [r3, #12]
      break;
 8005ec8:	e01d      	b.n	8005f06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0204 	orr.w	r2, r2, #4
 8005ed8:	60da      	str	r2, [r3, #12]
      break;
 8005eda:	e014      	b.n	8005f06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0208 	orr.w	r2, r2, #8
 8005eea:	60da      	str	r2, [r3, #12]
      break;
 8005eec:	e00b      	b.n	8005f06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68da      	ldr	r2, [r3, #12]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f042 0210 	orr.w	r2, r2, #16
 8005efc:	60da      	str	r2, [r3, #12]
      break;
 8005efe:	e002      	b.n	8005f06 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	73fb      	strb	r3, [r7, #15]
      break;
 8005f04:	bf00      	nop
  }

  if (status == HAL_OK)
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d148      	bne.n	8005f9e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2201      	movs	r2, #1
 8005f12:	6839      	ldr	r1, [r7, #0]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f001 f89e 	bl	8007056 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a22      	ldr	r2, [pc, #136]	@ (8005fa8 <HAL_TIM_IC_Start_IT+0x234>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d022      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2c:	d01d      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1e      	ldr	r2, [pc, #120]	@ (8005fac <HAL_TIM_IC_Start_IT+0x238>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d018      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb0 <HAL_TIM_IC_Start_IT+0x23c>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb4 <HAL_TIM_IC_Start_IT+0x240>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00e      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a19      	ldr	r2, [pc, #100]	@ (8005fb8 <HAL_TIM_IC_Start_IT+0x244>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a18      	ldr	r2, [pc, #96]	@ (8005fbc <HAL_TIM_IC_Start_IT+0x248>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a16      	ldr	r2, [pc, #88]	@ (8005fc0 <HAL_TIM_IC_Start_IT+0x24c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d111      	bne.n	8005f8e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f003 0307 	and.w	r3, r3, #7
 8005f74:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b06      	cmp	r3, #6
 8005f7a:	d010      	beq.n	8005f9e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0201 	orr.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8c:	e007      	b.n	8005f9e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f042 0201 	orr.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40010000 	.word	0x40010000
 8005fac:	40000400 	.word	0x40000400
 8005fb0:	40000800 	.word	0x40000800
 8005fb4:	40000c00 	.word	0x40000c00
 8005fb8:	40010400 	.word	0x40010400
 8005fbc:	40014000 	.word	0x40014000
 8005fc0:	40001800 	.word	0x40001800

08005fc4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e041      	b.n	800605c <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d106      	bne.n	8005ff2 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f839 	bl	8006064 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	3304      	adds	r3, #4
 8006002:	4619      	mov	r1, r3
 8006004:	4610      	mov	r0, r2
 8006006:	f000 fb95 	bl	8006734 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0208 	bic.w	r2, r2, #8
 8006018:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6819      	ldr	r1, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3708      	adds	r7, #8
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006088:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006090:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006098:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80060a0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d108      	bne.n	80060ba <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80060a8:	7bbb      	ldrb	r3, [r7, #14]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d105      	bne.n	80060ba <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060ae:	7b7b      	ldrb	r3, [r7, #13]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d102      	bne.n	80060ba <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80060b4:	7b3b      	ldrb	r3, [r7, #12]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d001      	beq.n	80060be <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e035      	b.n	800612a <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2202      	movs	r2, #2
 80060c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2202      	movs	r2, #2
 80060ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2202      	movs	r2, #2
 80060da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2201      	movs	r2, #1
 80060e4:	2100      	movs	r1, #0
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 ffb5 	bl	8007056 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2201      	movs	r2, #1
 80060f2:	2104      	movs	r1, #4
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 ffae 	bl	8007056 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006134 <HAL_TIM_OnePulse_Start+0xbc>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d004      	beq.n	800610e <HAL_TIM_OnePulse_Start+0x96>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a0b      	ldr	r2, [pc, #44]	@ (8006138 <HAL_TIM_OnePulse_Start+0xc0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d101      	bne.n	8006112 <HAL_TIM_OnePulse_Start+0x9a>
 800610e:	2301      	movs	r3, #1
 8006110:	e000      	b.n	8006114 <HAL_TIM_OnePulse_Start+0x9c>
 8006112:	2300      	movs	r3, #0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006126:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	40010000 	.word	0x40010000
 8006138:	40010400 	.word	0x40010400

0800613c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d020      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b00      	cmp	r3, #0
 8006166:	d01b      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f06f 0202 	mvn.w	r2, #2
 8006170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	f003 0303 	and.w	r3, r3, #3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fb f8ee 	bl	8001368 <HAL_TIM_IC_CaptureCallback>
 800618c:	e005      	b.n	800619a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fab2 	bl	80066f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fab9 	bl	800670c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	f003 0304 	and.w	r3, r3, #4
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d020      	beq.n	80061ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01b      	beq.n	80061ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0204 	mvn.w	r2, #4
 80061bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2202      	movs	r2, #2
 80061c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fb f8c8 	bl	8001368 <HAL_TIM_IC_CaptureCallback>
 80061d8:	e005      	b.n	80061e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fa8c 	bl	80066f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fa93 	bl	800670c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f003 0308 	and.w	r3, r3, #8
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d020      	beq.n	8006238 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d01b      	beq.n	8006238 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f06f 0208 	mvn.w	r2, #8
 8006208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2204      	movs	r2, #4
 800620e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	f003 0303 	and.w	r3, r3, #3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d003      	beq.n	8006226 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f7fb f8a2 	bl	8001368 <HAL_TIM_IC_CaptureCallback>
 8006224:	e005      	b.n	8006232 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fa66 	bl	80066f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fa6d 	bl	800670c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d020      	beq.n	8006284 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b00      	cmp	r3, #0
 800624a:	d01b      	beq.n	8006284 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0210 	mvn.w	r2, #16
 8006254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2208      	movs	r2, #8
 800625a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fb f87c 	bl	8001368 <HAL_TIM_IC_CaptureCallback>
 8006270:	e005      	b.n	800627e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fa40 	bl	80066f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fa47 	bl	800670c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00c      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d007      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0201 	mvn.w	r2, #1
 80062a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fa1e 	bl	80066e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00c      	beq.n	80062cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 ffc2 	bl	8007250 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00c      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d007      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fa18 	bl	8006720 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 0320 	and.w	r3, r3, #32
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00c      	beq.n	8006314 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f003 0320 	and.w	r3, r3, #32
 8006300:	2b00      	cmp	r3, #0
 8006302:	d007      	beq.n	8006314 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0220 	mvn.w	r2, #32
 800630c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 ff94 	bl	800723c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006314:	bf00      	nop
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006332:	2b01      	cmp	r3, #1
 8006334:	d101      	bne.n	800633a <HAL_TIM_IC_ConfigChannel+0x1e>
 8006336:	2302      	movs	r3, #2
 8006338:	e088      	b.n	800644c <HAL_TIM_IC_ConfigChannel+0x130>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d11b      	bne.n	8006380 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006358:	f000 fcd4 	bl	8006d04 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 020c 	bic.w	r2, r2, #12
 800636a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6999      	ldr	r1, [r3, #24]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	619a      	str	r2, [r3, #24]
 800637e:	e060      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b04      	cmp	r3, #4
 8006384:	d11c      	bne.n	80063c0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006396:	f000 fd58 	bl	8006e4a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	699a      	ldr	r2, [r3, #24]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80063a8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6999      	ldr	r1, [r3, #24]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	021a      	lsls	r2, r3, #8
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	619a      	str	r2, [r3, #24]
 80063be:	e040      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d11b      	bne.n	80063fe <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80063d6:	f000 fda5 	bl	8006f24 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	69da      	ldr	r2, [r3, #28]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 020c 	bic.w	r2, r2, #12
 80063e8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	69d9      	ldr	r1, [r3, #28]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	61da      	str	r2, [r3, #28]
 80063fc:	e021      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b0c      	cmp	r3, #12
 8006402:	d11c      	bne.n	800643e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006414:	f000 fdc2 	bl	8006f9c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69da      	ldr	r2, [r3, #28]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006426:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	69d9      	ldr	r1, [r3, #28]
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	021a      	lsls	r2, r3, #8
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	430a      	orrs	r2, r1
 800643a:	61da      	str	r2, [r3, #28]
 800643c:	e001      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006460:	2300      	movs	r3, #0
 8006462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800646e:	2302      	movs	r3, #2
 8006470:	e0ae      	b.n	80065d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b0c      	cmp	r3, #12
 800647e:	f200 809f 	bhi.w	80065c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006482:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	080064bd 	.word	0x080064bd
 800648c:	080065c1 	.word	0x080065c1
 8006490:	080065c1 	.word	0x080065c1
 8006494:	080065c1 	.word	0x080065c1
 8006498:	080064fd 	.word	0x080064fd
 800649c:	080065c1 	.word	0x080065c1
 80064a0:	080065c1 	.word	0x080065c1
 80064a4:	080065c1 	.word	0x080065c1
 80064a8:	0800653f 	.word	0x0800653f
 80064ac:	080065c1 	.word	0x080065c1
 80064b0:	080065c1 	.word	0x080065c1
 80064b4:	080065c1 	.word	0x080065c1
 80064b8:	0800657f 	.word	0x0800657f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68b9      	ldr	r1, [r7, #8]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 f9dc 	bl	8006880 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0208 	orr.w	r2, r2, #8
 80064d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	699a      	ldr	r2, [r3, #24]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0204 	bic.w	r2, r2, #4
 80064e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6999      	ldr	r1, [r3, #24]
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	691a      	ldr	r2, [r3, #16]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	619a      	str	r2, [r3, #24]
      break;
 80064fa:	e064      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68b9      	ldr	r1, [r7, #8]
 8006502:	4618      	mov	r0, r3
 8006504:	f000 fa2c 	bl	8006960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699a      	ldr	r2, [r3, #24]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6999      	ldr	r1, [r3, #24]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	021a      	lsls	r2, r3, #8
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	619a      	str	r2, [r3, #24]
      break;
 800653c:	e043      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	4618      	mov	r0, r3
 8006546:	f000 fa81 	bl	8006a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0208 	orr.w	r2, r2, #8
 8006558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69da      	ldr	r2, [r3, #28]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0204 	bic.w	r2, r2, #4
 8006568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	69d9      	ldr	r1, [r3, #28]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	691a      	ldr	r2, [r3, #16]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	61da      	str	r2, [r3, #28]
      break;
 800657c:	e023      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	4618      	mov	r0, r3
 8006586:	f000 fad5 	bl	8006b34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69da      	ldr	r2, [r3, #28]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	69d9      	ldr	r1, [r3, #28]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	021a      	lsls	r2, r3, #8
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	61da      	str	r2, [r3, #28]
      break;
 80065be:	e002      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	75fb      	strb	r3, [r7, #23]
      break;
 80065c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d101      	bne.n	80065f0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80065ec:	2302      	movs	r3, #2
 80065ee:	e031      	b.n	8006654 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2202      	movs	r2, #2
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006600:	6839      	ldr	r1, [r7, #0]
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 faec 	bl	8006be0 <TIM_SlaveTimer_SetConfig>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d009      	beq.n	8006622 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e018      	b.n	8006654 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006630:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68da      	ldr	r2, [r3, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006640:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3708      	adds	r7, #8
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006666:	2300      	movs	r3, #0
 8006668:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2b0c      	cmp	r3, #12
 800666e:	d831      	bhi.n	80066d4 <HAL_TIM_ReadCapturedValue+0x78>
 8006670:	a201      	add	r2, pc, #4	@ (adr r2, 8006678 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006676:	bf00      	nop
 8006678:	080066ad 	.word	0x080066ad
 800667c:	080066d5 	.word	0x080066d5
 8006680:	080066d5 	.word	0x080066d5
 8006684:	080066d5 	.word	0x080066d5
 8006688:	080066b7 	.word	0x080066b7
 800668c:	080066d5 	.word	0x080066d5
 8006690:	080066d5 	.word	0x080066d5
 8006694:	080066d5 	.word	0x080066d5
 8006698:	080066c1 	.word	0x080066c1
 800669c:	080066d5 	.word	0x080066d5
 80066a0:	080066d5 	.word	0x080066d5
 80066a4:	080066d5 	.word	0x080066d5
 80066a8:	080066cb 	.word	0x080066cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066b2:	60fb      	str	r3, [r7, #12]

      break;
 80066b4:	e00f      	b.n	80066d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066bc:	60fb      	str	r3, [r7, #12]

      break;
 80066be:	e00a      	b.n	80066d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066c6:	60fb      	str	r3, [r7, #12]

      break;
 80066c8:	e005      	b.n	80066d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	60fb      	str	r3, [r7, #12]

      break;
 80066d2:	e000      	b.n	80066d6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80066d4:	bf00      	nop
  }

  return tmpreg;
 80066d6:	68fb      	ldr	r3, [r7, #12]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a43      	ldr	r2, [pc, #268]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d013      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006752:	d00f      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a40      	ldr	r2, [pc, #256]	@ (8006858 <TIM_Base_SetConfig+0x124>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d00b      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	4a3f      	ldr	r2, [pc, #252]	@ (800685c <TIM_Base_SetConfig+0x128>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d007      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a3e      	ldr	r2, [pc, #248]	@ (8006860 <TIM_Base_SetConfig+0x12c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d003      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a3d      	ldr	r2, [pc, #244]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d108      	bne.n	8006786 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a32      	ldr	r2, [pc, #200]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d02b      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006794:	d027      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a2f      	ldr	r2, [pc, #188]	@ (8006858 <TIM_Base_SetConfig+0x124>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d023      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a2e      	ldr	r2, [pc, #184]	@ (800685c <TIM_Base_SetConfig+0x128>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d01f      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006860 <TIM_Base_SetConfig+0x12c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d01b      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d017      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006868 <TIM_Base_SetConfig+0x134>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d013      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a2a      	ldr	r2, [pc, #168]	@ (800686c <TIM_Base_SetConfig+0x138>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d00f      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a29      	ldr	r2, [pc, #164]	@ (8006870 <TIM_Base_SetConfig+0x13c>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d00b      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a28      	ldr	r2, [pc, #160]	@ (8006874 <TIM_Base_SetConfig+0x140>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d007      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a27      	ldr	r2, [pc, #156]	@ (8006878 <TIM_Base_SetConfig+0x144>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d003      	beq.n	80067e6 <TIM_Base_SetConfig+0xb2>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a26      	ldr	r2, [pc, #152]	@ (800687c <TIM_Base_SetConfig+0x148>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d108      	bne.n	80067f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	689a      	ldr	r2, [r3, #8]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a0e      	ldr	r2, [pc, #56]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_Base_SetConfig+0xf2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a10      	ldr	r2, [pc, #64]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d103      	bne.n	800682e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	691a      	ldr	r2, [r3, #16]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f043 0204 	orr.w	r2, r3, #4
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	601a      	str	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	40010000 	.word	0x40010000
 8006858:	40000400 	.word	0x40000400
 800685c:	40000800 	.word	0x40000800
 8006860:	40000c00 	.word	0x40000c00
 8006864:	40010400 	.word	0x40010400
 8006868:	40014000 	.word	0x40014000
 800686c:	40014400 	.word	0x40014400
 8006870:	40014800 	.word	0x40014800
 8006874:	40001800 	.word	0x40001800
 8006878:	40001c00 	.word	0x40001c00
 800687c:	40002000 	.word	0x40002000

08006880 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	f023 0201 	bic.w	r2, r3, #1
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0303 	bic.w	r3, r3, #3
 80068b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f023 0302 	bic.w	r3, r3, #2
 80068c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a20      	ldr	r2, [pc, #128]	@ (8006958 <TIM_OC1_SetConfig+0xd8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d003      	beq.n	80068e4 <TIM_OC1_SetConfig+0x64>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a1f      	ldr	r2, [pc, #124]	@ (800695c <TIM_OC1_SetConfig+0xdc>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d10c      	bne.n	80068fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f023 0308 	bic.w	r3, r3, #8
 80068ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	f023 0304 	bic.w	r3, r3, #4
 80068fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a15      	ldr	r2, [pc, #84]	@ (8006958 <TIM_OC1_SetConfig+0xd8>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d003      	beq.n	800690e <TIM_OC1_SetConfig+0x8e>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a14      	ldr	r2, [pc, #80]	@ (800695c <TIM_OC1_SetConfig+0xdc>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d111      	bne.n	8006932 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800691c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	621a      	str	r2, [r3, #32]
}
 800694c:	bf00      	nop
 800694e:	371c      	adds	r7, #28
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr
 8006958:	40010000 	.word	0x40010000
 800695c:	40010400 	.word	0x40010400

08006960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	f023 0210 	bic.w	r2, r3, #16
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800698e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	021b      	lsls	r3, r3, #8
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f023 0320 	bic.w	r3, r3, #32
 80069aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	011b      	lsls	r3, r3, #4
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a22      	ldr	r2, [pc, #136]	@ (8006a44 <TIM_OC2_SetConfig+0xe4>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d003      	beq.n	80069c8 <TIM_OC2_SetConfig+0x68>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a21      	ldr	r2, [pc, #132]	@ (8006a48 <TIM_OC2_SetConfig+0xe8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d10d      	bne.n	80069e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a17      	ldr	r2, [pc, #92]	@ (8006a44 <TIM_OC2_SetConfig+0xe4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d003      	beq.n	80069f4 <TIM_OC2_SetConfig+0x94>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a16      	ldr	r2, [pc, #88]	@ (8006a48 <TIM_OC2_SetConfig+0xe8>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d113      	bne.n	8006a1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80069fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	697a      	ldr	r2, [r7, #20]
 8006a34:	621a      	str	r2, [r3, #32]
}
 8006a36:	bf00      	nop
 8006a38:	371c      	adds	r7, #28
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	40010000 	.word	0x40010000
 8006a48:	40010400 	.word	0x40010400

08006a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0303 	bic.w	r3, r3, #3
 8006a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	697a      	ldr	r2, [r7, #20]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a21      	ldr	r2, [pc, #132]	@ (8006b2c <TIM_OC3_SetConfig+0xe0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d003      	beq.n	8006ab2 <TIM_OC3_SetConfig+0x66>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a20      	ldr	r2, [pc, #128]	@ (8006b30 <TIM_OC3_SetConfig+0xe4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d10d      	bne.n	8006ace <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	021b      	lsls	r3, r3, #8
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a16      	ldr	r2, [pc, #88]	@ (8006b2c <TIM_OC3_SetConfig+0xe0>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d003      	beq.n	8006ade <TIM_OC3_SetConfig+0x92>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a15      	ldr	r2, [pc, #84]	@ (8006b30 <TIM_OC3_SetConfig+0xe4>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d113      	bne.n	8006b06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	011b      	lsls	r3, r3, #4
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	011b      	lsls	r3, r3, #4
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	621a      	str	r2, [r3, #32]
}
 8006b20:	bf00      	nop
 8006b22:	371c      	adds	r7, #28
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	40010000 	.word	0x40010000
 8006b30:	40010400 	.word	0x40010400

08006b34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	021b      	lsls	r3, r3, #8
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	031b      	lsls	r3, r3, #12
 8006b86:	693a      	ldr	r2, [r7, #16]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a12      	ldr	r2, [pc, #72]	@ (8006bd8 <TIM_OC4_SetConfig+0xa4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d003      	beq.n	8006b9c <TIM_OC4_SetConfig+0x68>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a11      	ldr	r2, [pc, #68]	@ (8006bdc <TIM_OC4_SetConfig+0xa8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d109      	bne.n	8006bb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	019b      	lsls	r3, r3, #6
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	621a      	str	r2, [r3, #32]
}
 8006bca:	bf00      	nop
 8006bcc:	371c      	adds	r7, #28
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	40010000 	.word	0x40010000
 8006bdc:	40010400 	.word	0x40010400

08006be0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	f023 0307 	bic.w	r3, r3, #7
 8006c0e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	2b70      	cmp	r3, #112	@ 0x70
 8006c28:	d01a      	beq.n	8006c60 <TIM_SlaveTimer_SetConfig+0x80>
 8006c2a:	2b70      	cmp	r3, #112	@ 0x70
 8006c2c:	d860      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c2e:	2b60      	cmp	r3, #96	@ 0x60
 8006c30:	d054      	beq.n	8006cdc <TIM_SlaveTimer_SetConfig+0xfc>
 8006c32:	2b60      	cmp	r3, #96	@ 0x60
 8006c34:	d85c      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c36:	2b50      	cmp	r3, #80	@ 0x50
 8006c38:	d046      	beq.n	8006cc8 <TIM_SlaveTimer_SetConfig+0xe8>
 8006c3a:	2b50      	cmp	r3, #80	@ 0x50
 8006c3c:	d858      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c3e:	2b40      	cmp	r3, #64	@ 0x40
 8006c40:	d019      	beq.n	8006c76 <TIM_SlaveTimer_SetConfig+0x96>
 8006c42:	2b40      	cmp	r3, #64	@ 0x40
 8006c44:	d854      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c46:	2b30      	cmp	r3, #48	@ 0x30
 8006c48:	d055      	beq.n	8006cf6 <TIM_SlaveTimer_SetConfig+0x116>
 8006c4a:	2b30      	cmp	r3, #48	@ 0x30
 8006c4c:	d850      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d051      	beq.n	8006cf6 <TIM_SlaveTimer_SetConfig+0x116>
 8006c52:	2b20      	cmp	r3, #32
 8006c54:	d84c      	bhi.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d04d      	beq.n	8006cf6 <TIM_SlaveTimer_SetConfig+0x116>
 8006c5a:	2b10      	cmp	r3, #16
 8006c5c:	d04b      	beq.n	8006cf6 <TIM_SlaveTimer_SetConfig+0x116>
 8006c5e:	e047      	b.n	8006cf0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006c70:	f000 f9d1 	bl	8007016 <TIM_ETR_SetConfig>
      break;
 8006c74:	e040      	b.n	8006cf8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2b05      	cmp	r3, #5
 8006c7c:	d101      	bne.n	8006c82 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e03b      	b.n	8006cfa <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6a1b      	ldr	r3, [r3, #32]
 8006c88:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	6a1a      	ldr	r2, [r3, #32]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0201 	bic.w	r2, r2, #1
 8006c98:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ca8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	011b      	lsls	r3, r3, #4
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	621a      	str	r2, [r3, #32]
      break;
 8006cc6:	e017      	b.n	8006cf8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f000 f889 	bl	8006dec <TIM_TI1_ConfigInputStage>
      break;
 8006cda:	e00d      	b.n	8006cf8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f000 f8eb 	bl	8006ec4 <TIM_TI2_ConfigInputStage>
      break;
 8006cee:	e003      	b.n	8006cf8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	75fb      	strb	r3, [r7, #23]
      break;
 8006cf4:	e000      	b.n	8006cf8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006cf6:	bf00      	nop
  }

  return status;
 8006cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a1b      	ldr	r3, [r3, #32]
 8006d1c:	f023 0201 	bic.w	r2, r3, #1
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4a28      	ldr	r2, [pc, #160]	@ (8006dd0 <TIM_TI1_SetConfig+0xcc>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d01b      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d38:	d017      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	4a25      	ldr	r2, [pc, #148]	@ (8006dd4 <TIM_TI1_SetConfig+0xd0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d013      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	4a24      	ldr	r2, [pc, #144]	@ (8006dd8 <TIM_TI1_SetConfig+0xd4>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d00f      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	4a23      	ldr	r2, [pc, #140]	@ (8006ddc <TIM_TI1_SetConfig+0xd8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d00b      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	4a22      	ldr	r2, [pc, #136]	@ (8006de0 <TIM_TI1_SetConfig+0xdc>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d007      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	4a21      	ldr	r2, [pc, #132]	@ (8006de4 <TIM_TI1_SetConfig+0xe0>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d003      	beq.n	8006d6a <TIM_TI1_SetConfig+0x66>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	4a20      	ldr	r2, [pc, #128]	@ (8006de8 <TIM_TI1_SetConfig+0xe4>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d101      	bne.n	8006d6e <TIM_TI1_SetConfig+0x6a>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e000      	b.n	8006d70 <TIM_TI1_SetConfig+0x6c>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d008      	beq.n	8006d86 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	e003      	b.n	8006d8e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f043 0301 	orr.w	r3, r3, #1
 8006d8c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	011b      	lsls	r3, r3, #4
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	f023 030a 	bic.w	r3, r3, #10
 8006da8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	f003 030a 	and.w	r3, r3, #10
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	621a      	str	r2, [r3, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	371c      	adds	r7, #28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	40010000 	.word	0x40010000
 8006dd4:	40000400 	.word	0x40000400
 8006dd8:	40000800 	.word	0x40000800
 8006ddc:	40000c00 	.word	0x40000c00
 8006de0:	40010400 	.word	0x40010400
 8006de4:	40014000 	.word	0x40014000
 8006de8:	40001800 	.word	0x40001800

08006dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6a1b      	ldr	r3, [r3, #32]
 8006dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f023 0201 	bic.w	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	011b      	lsls	r3, r3, #4
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f023 030a 	bic.w	r3, r3, #10
 8006e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	697a      	ldr	r2, [r7, #20]
 8006e3c:	621a      	str	r2, [r3, #32]
}
 8006e3e:	bf00      	nop
 8006e40:	371c      	adds	r7, #28
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b087      	sub	sp, #28
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	607a      	str	r2, [r7, #4]
 8006e56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	f023 0210 	bic.w	r2, r3, #16
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	021b      	lsls	r3, r3, #8
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	031b      	lsls	r3, r3, #12
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	011b      	lsls	r3, r3, #4
 8006ea2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	621a      	str	r2, [r3, #32]
}
 8006eb8:	bf00      	nop
 8006eba:	371c      	adds	r7, #28
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6a1b      	ldr	r3, [r3, #32]
 8006eda:	f023 0210 	bic.w	r2, r3, #16
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	031b      	lsls	r3, r3, #12
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	011b      	lsls	r3, r3, #4
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	697a      	ldr	r2, [r7, #20]
 8006f16:	621a      	str	r2, [r3, #32]
}
 8006f18:	bf00      	nop
 8006f1a:	371c      	adds	r7, #28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b087      	sub	sp, #28
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 8006f30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6a1b      	ldr	r3, [r3, #32]
 8006f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f023 0303 	bic.w	r3, r3, #3
 8006f50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f60:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	011b      	lsls	r3, r3, #4
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006f74:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	021b      	lsls	r3, r3, #8
 8006f7a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	621a      	str	r2, [r3, #32]
}
 8006f90:	bf00      	nop
 8006f92:	371c      	adds	r7, #28
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
 8006fa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	021b      	lsls	r3, r3, #8
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006fda:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	031b      	lsls	r3, r3, #12
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006fee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	031b      	lsls	r3, r3, #12
 8006ff4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006ff8:	697a      	ldr	r2, [r7, #20]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	bf00      	nop
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr

08007016 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007016:	b480      	push	{r7}
 8007018:	b087      	sub	sp, #28
 800701a:	af00      	add	r7, sp, #0
 800701c:	60f8      	str	r0, [r7, #12]
 800701e:	60b9      	str	r1, [r7, #8]
 8007020:	607a      	str	r2, [r7, #4]
 8007022:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007030:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	021a      	lsls	r2, r3, #8
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	431a      	orrs	r2, r3
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	4313      	orrs	r3, r2
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	4313      	orrs	r3, r2
 8007042:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	609a      	str	r2, [r3, #8]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007056:	b480      	push	{r7}
 8007058:	b087      	sub	sp, #28
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	f003 031f 	and.w	r3, r3, #31
 8007068:	2201      	movs	r2, #1
 800706a:	fa02 f303 	lsl.w	r3, r2, r3
 800706e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6a1a      	ldr	r2, [r3, #32]
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	43db      	mvns	r3, r3
 8007078:	401a      	ands	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6a1a      	ldr	r2, [r3, #32]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	f003 031f 	and.w	r3, r3, #31
 8007088:	6879      	ldr	r1, [r7, #4]
 800708a:	fa01 f303 	lsl.w	r3, r1, r3
 800708e:	431a      	orrs	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	621a      	str	r2, [r3, #32]
}
 8007094:	bf00      	nop
 8007096:	371c      	adds	r7, #28
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d101      	bne.n	80070b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070b4:	2302      	movs	r3, #2
 80070b6:	e05a      	b.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2202      	movs	r2, #2
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a21      	ldr	r2, [pc, #132]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d022      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007104:	d01d      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a1d      	ldr	r2, [pc, #116]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d018      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a1b      	ldr	r2, [pc, #108]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d013      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a1a      	ldr	r2, [pc, #104]	@ (8007188 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d00e      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a18      	ldr	r2, [pc, #96]	@ (800718c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d009      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a17      	ldr	r2, [pc, #92]	@ (8007190 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d004      	beq.n	8007142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a15      	ldr	r2, [pc, #84]	@ (8007194 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d10c      	bne.n	800715c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007148:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	4313      	orrs	r3, r2
 8007152:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3714      	adds	r7, #20
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	40010000 	.word	0x40010000
 8007180:	40000400 	.word	0x40000400
 8007184:	40000800 	.word	0x40000800
 8007188:	40000c00 	.word	0x40000c00
 800718c:	40010400 	.word	0x40010400
 8007190:	40014000 	.word	0x40014000
 8007194:	40001800 	.word	0x40001800

08007198 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d101      	bne.n	80071b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071b0:	2302      	movs	r3, #2
 80071b2:	e03d      	b.n	8007230 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	4313      	orrs	r3, r2
 8007200:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	695b      	ldr	r3, [r3, #20]
 800720c:	4313      	orrs	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	4313      	orrs	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3714      	adds	r7, #20
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr

0800723c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007264:	b084      	sub	sp, #16
 8007266:	b580      	push	{r7, lr}
 8007268:	b084      	sub	sp, #16
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	f107 001c 	add.w	r0, r7, #28
 8007272:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007276:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800727a:	2b01      	cmp	r3, #1
 800727c:	d123      	bne.n	80072c6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007282:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d105      	bne.n	80072ba <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f9dc 	bl	8007678 <USB_CoreReset>
 80072c0:	4603      	mov	r3, r0
 80072c2:	73fb      	strb	r3, [r7, #15]
 80072c4:	e01b      	b.n	80072fe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f9d0 	bl	8007678 <USB_CoreReset>
 80072d8:	4603      	mov	r3, r0
 80072da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80072dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d106      	bne.n	80072f2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80072f0:	e005      	b.n	80072fe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80072fe:	7fbb      	ldrb	r3, [r7, #30]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d10b      	bne.n	800731c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f043 0206 	orr.w	r2, r3, #6
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f043 0220 	orr.w	r2, r3, #32
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800731c:	7bfb      	ldrb	r3, [r7, #15]
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007328:	b004      	add	sp, #16
 800732a:	4770      	bx	lr

0800732c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f043 0201 	orr.w	r2, r3, #1
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800734e:	b480      	push	{r7}
 8007350:	b083      	sub	sp, #12
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f023 0201 	bic.w	r2, r3, #1
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800738c:	78fb      	ldrb	r3, [r7, #3]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d115      	bne.n	80073be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800739e:	200a      	movs	r0, #10
 80073a0:	f7fa fb9e 	bl	8001ae0 <HAL_Delay>
      ms += 10U;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	330a      	adds	r3, #10
 80073a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f956 	bl	800765c <USB_GetMode>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d01e      	beq.n	80073f4 <USB_SetCurrentMode+0x84>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80073ba:	d9f0      	bls.n	800739e <USB_SetCurrentMode+0x2e>
 80073bc:	e01a      	b.n	80073f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d115      	bne.n	80073f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80073d0:	200a      	movs	r0, #10
 80073d2:	f7fa fb85 	bl	8001ae0 <HAL_Delay>
      ms += 10U;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	330a      	adds	r3, #10
 80073da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f93d 	bl	800765c <USB_GetMode>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d005      	beq.n	80073f4 <USB_SetCurrentMode+0x84>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2bc7      	cmp	r3, #199	@ 0xc7
 80073ec:	d9f0      	bls.n	80073d0 <USB_SetCurrentMode+0x60>
 80073ee:	e001      	b.n	80073f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e005      	b.n	8007400 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2bc8      	cmp	r3, #200	@ 0xc8
 80073f8:	d101      	bne.n	80073fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e000      	b.n	8007400 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007412:	2300      	movs	r3, #0
 8007414:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3301      	adds	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007422:	d901      	bls.n	8007428 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e01b      	b.n	8007460 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	daf2      	bge.n	8007416 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	019b      	lsls	r3, r3, #6
 8007438:	f043 0220 	orr.w	r2, r3, #32
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	3301      	adds	r3, #1
 8007444:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800744c:	d901      	bls.n	8007452 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e006      	b.n	8007460 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	f003 0320 	and.w	r3, r3, #32
 800745a:	2b20      	cmp	r3, #32
 800745c:	d0f0      	beq.n	8007440 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007474:	2300      	movs	r3, #0
 8007476:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	3301      	adds	r3, #1
 800747c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007484:	d901      	bls.n	800748a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e018      	b.n	80074bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	2b00      	cmp	r3, #0
 8007490:	daf2      	bge.n	8007478 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2210      	movs	r2, #16
 800749a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	3301      	adds	r3, #1
 80074a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074a8:	d901      	bls.n	80074ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e006      	b.n	80074bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f003 0310 	and.w	r3, r3, #16
 80074b6:	2b10      	cmp	r3, #16
 80074b8:	d0f0      	beq.n	800749c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b089      	sub	sp, #36	@ 0x24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	4611      	mov	r1, r2
 80074d4:	461a      	mov	r2, r3
 80074d6:	460b      	mov	r3, r1
 80074d8:	71fb      	strb	r3, [r7, #7]
 80074da:	4613      	mov	r3, r2
 80074dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80074e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d123      	bne.n	8007536 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80074ee:	88bb      	ldrh	r3, [r7, #4]
 80074f0:	3303      	adds	r3, #3
 80074f2:	089b      	lsrs	r3, r3, #2
 80074f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80074f6:	2300      	movs	r3, #0
 80074f8:	61bb      	str	r3, [r7, #24]
 80074fa:	e018      	b.n	800752e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80074fc:	79fb      	ldrb	r3, [r7, #7]
 80074fe:	031a      	lsls	r2, r3, #12
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	4413      	add	r3, r2
 8007504:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007508:	461a      	mov	r2, r3
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	3301      	adds	r3, #1
 8007514:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	3301      	adds	r3, #1
 800751a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	3301      	adds	r3, #1
 8007520:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	3301      	adds	r3, #1
 8007526:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	3301      	adds	r3, #1
 800752c:	61bb      	str	r3, [r7, #24]
 800752e:	69ba      	ldr	r2, [r7, #24]
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	429a      	cmp	r2, r3
 8007534:	d3e2      	bcc.n	80074fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3724      	adds	r7, #36	@ 0x24
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007544:	b480      	push	{r7}
 8007546:	b08b      	sub	sp, #44	@ 0x2c
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800755a:	88fb      	ldrh	r3, [r7, #6]
 800755c:	089b      	lsrs	r3, r3, #2
 800755e:	b29b      	uxth	r3, r3
 8007560:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007562:	88fb      	ldrh	r3, [r7, #6]
 8007564:	f003 0303 	and.w	r3, r3, #3
 8007568:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800756a:	2300      	movs	r3, #0
 800756c:	623b      	str	r3, [r7, #32]
 800756e:	e014      	b.n	800759a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757a:	601a      	str	r2, [r3, #0]
    pDest++;
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	3301      	adds	r3, #1
 8007580:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	3301      	adds	r3, #1
 8007586:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758a:	3301      	adds	r3, #1
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	3301      	adds	r3, #1
 8007592:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	3301      	adds	r3, #1
 8007598:	623b      	str	r3, [r7, #32]
 800759a:	6a3a      	ldr	r2, [r7, #32]
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d3e6      	bcc.n	8007570 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80075a2:	8bfb      	ldrh	r3, [r7, #30]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d01e      	beq.n	80075e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075b2:	461a      	mov	r2, r3
 80075b4:	f107 0310 	add.w	r3, r7, #16
 80075b8:	6812      	ldr	r2, [r2, #0]
 80075ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	00db      	lsls	r3, r3, #3
 80075c4:	fa22 f303 	lsr.w	r3, r2, r3
 80075c8:	b2da      	uxtb	r2, r3
 80075ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075cc:	701a      	strb	r2, [r3, #0]
      i++;
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	3301      	adds	r3, #1
 80075d2:	623b      	str	r3, [r7, #32]
      pDest++;
 80075d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d6:	3301      	adds	r3, #1
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80075da:	8bfb      	ldrh	r3, [r7, #30]
 80075dc:	3b01      	subs	r3, #1
 80075de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80075e0:	8bfb      	ldrh	r3, [r7, #30]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1ea      	bne.n	80075bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80075e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	372c      	adds	r7, #44	@ 0x2c
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	4013      	ands	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800760c:	68fb      	ldr	r3, [r7, #12]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800761a:	b480      	push	{r7}
 800761c:	b085      	sub	sp, #20
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
 8007622:	460b      	mov	r3, r1
 8007624:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800762a:	78fb      	ldrb	r3, [r7, #3]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800763a:	78fb      	ldrb	r3, [r7, #3]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	4413      	add	r3, r2
 8007642:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	4013      	ands	r3, r2
 800764c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800764e:	68bb      	ldr	r3, [r7, #8]
}
 8007650:	4618      	mov	r0, r3
 8007652:	3714      	adds	r7, #20
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	695b      	ldr	r3, [r3, #20]
 8007668:	f003 0301 	and.w	r3, r3, #1
}
 800766c:	4618      	mov	r0, r3
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007680:	2300      	movs	r3, #0
 8007682:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	3301      	adds	r3, #1
 8007688:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007690:	d901      	bls.n	8007696 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e022      	b.n	80076dc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	691b      	ldr	r3, [r3, #16]
 800769a:	2b00      	cmp	r3, #0
 800769c:	daf2      	bge.n	8007684 <USB_CoreReset+0xc>

  count = 10U;
 800769e:	230a      	movs	r3, #10
 80076a0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80076a2:	e002      	b.n	80076aa <USB_CoreReset+0x32>
  {
    count--;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1f9      	bne.n	80076a4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	f043 0201 	orr.w	r2, r3, #1
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	3301      	adds	r3, #1
 80076c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076c8:	d901      	bls.n	80076ce <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e006      	b.n	80076dc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d0f0      	beq.n	80076bc <USB_CoreReset+0x44>

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3714      	adds	r7, #20
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80076e8:	b084      	sub	sp, #16
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b086      	sub	sp, #24
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80076f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007708:	461a      	mov	r2, r3
 800770a:	2300      	movs	r3, #0
 800770c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007712:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800772a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800773a:	2b00      	cmp	r3, #0
 800773c:	d119      	bne.n	8007772 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800773e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007742:	2b01      	cmp	r3, #1
 8007744:	d10a      	bne.n	800775c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007754:	f043 0304 	orr.w	r3, r3, #4
 8007758:	6013      	str	r3, [r2, #0]
 800775a:	e014      	b.n	8007786 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800776a:	f023 0304 	bic.w	r3, r3, #4
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	e009      	b.n	8007786 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007780:	f023 0304 	bic.w	r3, r3, #4
 8007784:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007786:	2110      	movs	r1, #16
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7ff fe3d 	bl	8007408 <USB_FlushTxFifo>
 800778e:	4603      	mov	r3, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	d001      	beq.n	8007798 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7ff fe67 	bl	800746c <USB_FlushRxFifo>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80077a8:	2300      	movs	r3, #0
 80077aa:	613b      	str	r3, [r7, #16]
 80077ac:	e015      	b.n	80077da <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	015a      	lsls	r2, r3, #5
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	4413      	add	r3, r2
 80077b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ba:	461a      	mov	r2, r3
 80077bc:	f04f 33ff 	mov.w	r3, #4294967295
 80077c0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ce:	461a      	mov	r2, r3
 80077d0:	2300      	movs	r3, #0
 80077d2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	3301      	adds	r3, #1
 80077d8:	613b      	str	r3, [r7, #16]
 80077da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80077de:	461a      	mov	r2, r3
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d3e3      	bcc.n	80077ae <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f04f 32ff 	mov.w	r2, #4294967295
 80077f2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a18      	ldr	r2, [pc, #96]	@ (8007858 <USB_HostInit+0x170>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d10b      	bne.n	8007814 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007802:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a15      	ldr	r2, [pc, #84]	@ (800785c <USB_HostInit+0x174>)
 8007808:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a14      	ldr	r2, [pc, #80]	@ (8007860 <USB_HostInit+0x178>)
 800780e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007812:	e009      	b.n	8007828 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2280      	movs	r2, #128	@ 0x80
 8007818:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a11      	ldr	r2, [pc, #68]	@ (8007864 <USB_HostInit+0x17c>)
 800781e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a11      	ldr	r2, [pc, #68]	@ (8007868 <USB_HostInit+0x180>)
 8007824:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007828:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	f043 0210 	orr.w	r2, r3, #16
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	699a      	ldr	r2, [r3, #24]
 8007840:	4b0a      	ldr	r3, [pc, #40]	@ (800786c <USB_HostInit+0x184>)
 8007842:	4313      	orrs	r3, r2
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007848:	7dfb      	ldrb	r3, [r7, #23]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3718      	adds	r7, #24
 800784e:	46bd      	mov	sp, r7
 8007850:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007854:	b004      	add	sp, #16
 8007856:	4770      	bx	lr
 8007858:	40040000 	.word	0x40040000
 800785c:	01000200 	.word	0x01000200
 8007860:	00e00300 	.word	0x00e00300
 8007864:	00600080 	.word	0x00600080
 8007868:	004000e0 	.word	0x004000e0
 800786c:	a3200008 	.word	0xa3200008

08007870 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	460b      	mov	r3, r1
 800787a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800788e:	f023 0303 	bic.w	r3, r3, #3
 8007892:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	78fb      	ldrb	r3, [r7, #3]
 800789e:	f003 0303 	and.w	r3, r3, #3
 80078a2:	68f9      	ldr	r1, [r7, #12]
 80078a4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80078a8:	4313      	orrs	r3, r2
 80078aa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80078ac:	78fb      	ldrb	r3, [r7, #3]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d107      	bne.n	80078c2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078b8:	461a      	mov	r2, r3
 80078ba:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80078be:	6053      	str	r3, [r2, #4]
 80078c0:	e00c      	b.n	80078dc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80078c2:	78fb      	ldrb	r3, [r7, #3]
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	d107      	bne.n	80078d8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078ce:	461a      	mov	r2, r3
 80078d0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80078d4:	6053      	str	r3, [r2, #4]
 80078d6:	e001      	b.n	80078dc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e000      	b.n	80078de <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b084      	sub	sp, #16
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800790a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007918:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800791a:	2064      	movs	r0, #100	@ 0x64
 800791c:	f7fa f8e0 	bl	8001ae0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800792c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800792e:	200a      	movs	r0, #10
 8007930:	f7fa f8d6 	bl	8001ae0 <HAL_Delay>

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800793e:	b480      	push	{r7}
 8007940:	b085      	sub	sp, #20
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	460b      	mov	r3, r1
 8007948:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800794e:	2300      	movs	r3, #0
 8007950:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007962:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d109      	bne.n	8007982 <USB_DriveVbus+0x44>
 800796e:	78fb      	ldrb	r3, [r7, #3]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d106      	bne.n	8007982 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800797c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007980:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800798c:	d109      	bne.n	80079a2 <USB_DriveVbus+0x64>
 800798e:	78fb      	ldrb	r3, [r7, #3]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d106      	bne.n	80079a2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800799c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079a0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3714      	adds	r7, #20
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	0c5b      	lsrs	r3, r3, #17
 80079ce:	f003 0303 	and.w	r3, r3, #3
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr

080079de <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80079de:	b480      	push	{r7}
 80079e0:	b085      	sub	sp, #20
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	b29b      	uxth	r3, r3
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3714      	adds	r7, #20
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b088      	sub	sp, #32
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	4608      	mov	r0, r1
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	4603      	mov	r3, r0
 8007a10:	70fb      	strb	r3, [r7, #3]
 8007a12:	460b      	mov	r3, r1
 8007a14:	70bb      	strb	r3, [r7, #2]
 8007a16:	4613      	mov	r3, r2
 8007a18:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007a22:	78fb      	ldrb	r3, [r7, #3]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f04f 33ff 	mov.w	r3, #4294967295
 8007a34:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007a36:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	d87c      	bhi.n	8007b38 <USB_HC_Init+0x138>
 8007a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a44 <USB_HC_Init+0x44>)
 8007a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a44:	08007a55 	.word	0x08007a55
 8007a48:	08007afb 	.word	0x08007afb
 8007a4c:	08007a55 	.word	0x08007a55
 8007a50:	08007abd 	.word	0x08007abd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007a54:	78fb      	ldrb	r3, [r7, #3]
 8007a56:	015a      	lsls	r2, r3, #5
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a60:	461a      	mov	r2, r3
 8007a62:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007a66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007a68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	da10      	bge.n	8007a92 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007a70:	78fb      	ldrb	r3, [r7, #3]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a8e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007a90:	e055      	b.n	8007b3e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a6f      	ldr	r2, [pc, #444]	@ (8007c54 <USB_HC_Init+0x254>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d151      	bne.n	8007b3e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007a9a:	78fb      	ldrb	r3, [r7, #3]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	78fa      	ldrb	r2, [r7, #3]
 8007aaa:	0151      	lsls	r1, r2, #5
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	440a      	add	r2, r1
 8007ab0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ab4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ab8:	60d3      	str	r3, [r2, #12]
      break;
 8007aba:	e040      	b.n	8007b3e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac8:	461a      	mov	r2, r3
 8007aca:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007ace:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007ad0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	da34      	bge.n	8007b42 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ad8:	78fb      	ldrb	r3, [r7, #3]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	78fa      	ldrb	r2, [r7, #3]
 8007ae8:	0151      	lsls	r1, r2, #5
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	440a      	add	r2, r1
 8007aee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007af2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007af6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007af8:	e023      	b.n	8007b42 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007afa:	78fb      	ldrb	r3, [r7, #3]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b06:	461a      	mov	r2, r3
 8007b08:	f240 2325 	movw	r3, #549	@ 0x225
 8007b0c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	da17      	bge.n	8007b46 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007b16:	78fb      	ldrb	r3, [r7, #3]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	78fa      	ldrb	r2, [r7, #3]
 8007b26:	0151      	lsls	r1, r2, #5
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	440a      	add	r2, r1
 8007b2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b30:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007b34:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007b36:	e006      	b.n	8007b46 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	77fb      	strb	r3, [r7, #31]
      break;
 8007b3c:	e004      	b.n	8007b48 <USB_HC_Init+0x148>
      break;
 8007b3e:	bf00      	nop
 8007b40:	e002      	b.n	8007b48 <USB_HC_Init+0x148>
      break;
 8007b42:	bf00      	nop
 8007b44:	e000      	b.n	8007b48 <USB_HC_Init+0x148>
      break;
 8007b46:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007b48:	78fb      	ldrb	r3, [r7, #3]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b54:	461a      	mov	r2, r3
 8007b56:	2300      	movs	r3, #0
 8007b58:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007b5a:	78fb      	ldrb	r3, [r7, #3]
 8007b5c:	015a      	lsls	r2, r3, #5
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	4413      	add	r3, r2
 8007b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	78fa      	ldrb	r2, [r7, #3]
 8007b6a:	0151      	lsls	r1, r2, #5
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	440a      	add	r2, r1
 8007b70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b74:	f043 0302 	orr.w	r3, r3, #2
 8007b78:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007b80:	699a      	ldr	r2, [r3, #24]
 8007b82:	78fb      	ldrb	r3, [r7, #3]
 8007b84:	f003 030f 	and.w	r3, r3, #15
 8007b88:	2101      	movs	r1, #1
 8007b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b8e:	6939      	ldr	r1, [r7, #16]
 8007b90:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007b94:	4313      	orrs	r3, r2
 8007b96:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007ba4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	da03      	bge.n	8007bb4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007bac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bb0:	61bb      	str	r3, [r7, #24]
 8007bb2:	e001      	b.n	8007bb8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f7ff fef9 	bl	80079b0 <USB_GetHostSpeed>
 8007bbe:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007bc0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d106      	bne.n	8007bd6 <USB_HC_Init+0x1d6>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d003      	beq.n	8007bd6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007bce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007bd2:	617b      	str	r3, [r7, #20]
 8007bd4:	e001      	b.n	8007bda <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007bda:	787b      	ldrb	r3, [r7, #1]
 8007bdc:	059b      	lsls	r3, r3, #22
 8007bde:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007be2:	78bb      	ldrb	r3, [r7, #2]
 8007be4:	02db      	lsls	r3, r3, #11
 8007be6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007bea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007bec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007bf0:	049b      	lsls	r3, r3, #18
 8007bf2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007bf6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007bf8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007bfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007bfe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c08:	78fa      	ldrb	r2, [r7, #3]
 8007c0a:	0151      	lsls	r1, r2, #5
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	440a      	add	r2, r1
 8007c10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c18:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007c1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	d003      	beq.n	8007c2a <USB_HC_Init+0x22a>
 8007c22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d10f      	bne.n	8007c4a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007c2a:	78fb      	ldrb	r3, [r7, #3]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	78fa      	ldrb	r2, [r7, #3]
 8007c3a:	0151      	lsls	r1, r2, #5
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	440a      	add	r2, r1
 8007c40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c48:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007c4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3720      	adds	r7, #32
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	40040000 	.word	0x40040000

08007c58 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b08c      	sub	sp, #48	@ 0x30
 8007c5c:	af02      	add	r7, sp, #8
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	4613      	mov	r3, r2
 8007c64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	785b      	ldrb	r3, [r3, #1]
 8007c6e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007c70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c74:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4a5d      	ldr	r2, [pc, #372]	@ (8007df0 <USB_HC_StartXfer+0x198>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d12f      	bne.n	8007cde <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d11c      	bne.n	8007cbe <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	7c9b      	ldrb	r3, [r3, #18]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <USB_HC_StartXfer+0x3c>
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	7c9b      	ldrb	r3, [r3, #18]
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d124      	bne.n	8007cde <USB_HC_StartXfer+0x86>
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	799b      	ldrb	r3, [r3, #6]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d120      	bne.n	8007cde <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	015a      	lsls	r2, r3, #5
 8007ca0:	6a3b      	ldr	r3, [r7, #32]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	69fa      	ldr	r2, [r7, #28]
 8007cac:	0151      	lsls	r1, r2, #5
 8007cae:	6a3a      	ldr	r2, [r7, #32]
 8007cb0:	440a      	add	r2, r1
 8007cb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cba:	60d3      	str	r3, [r2, #12]
 8007cbc:	e00f      	b.n	8007cde <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	791b      	ldrb	r3, [r3, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10b      	bne.n	8007cde <USB_HC_StartXfer+0x86>
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	795b      	ldrb	r3, [r3, #5]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d107      	bne.n	8007cde <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	785b      	ldrb	r3, [r3, #1]
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fb6b 	bl	80083b0 <USB_DoPing>
        return HAL_OK;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	e232      	b.n	8008144 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	799b      	ldrb	r3, [r3, #6]
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d158      	bne.n	8007d98 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	78db      	ldrb	r3, [r3, #3]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d007      	beq.n	8007d02 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007cf2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	8a92      	ldrh	r2, [r2, #20]
 8007cf8:	fb03 f202 	mul.w	r2, r3, r2
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	61da      	str	r2, [r3, #28]
 8007d00:	e07c      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	7c9b      	ldrb	r3, [r3, #18]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d130      	bne.n	8007d6c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007d10:	d918      	bls.n	8007d44 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	8a9b      	ldrh	r3, [r3, #20]
 8007d16:	461a      	mov	r2, r3
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d003      	beq.n	8007d34 <USB_HC_StartXfer+0xdc>
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	d103      	bne.n	8007d3c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2202      	movs	r2, #2
 8007d38:	60da      	str	r2, [r3, #12]
 8007d3a:	e05f      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	60da      	str	r2, [r3, #12]
 8007d42:	e05b      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	6a1a      	ldr	r2, [r3, #32]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d007      	beq.n	8007d64 <USB_HC_StartXfer+0x10c>
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d003      	beq.n	8007d64 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2204      	movs	r2, #4
 8007d60:	60da      	str	r2, [r3, #12]
 8007d62:	e04b      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2203      	movs	r2, #3
 8007d68:	60da      	str	r2, [r3, #12]
 8007d6a:	e047      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007d6c:	79fb      	ldrb	r3, [r7, #7]
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d10d      	bne.n	8007d8e <USB_HC_StartXfer+0x136>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	8a92      	ldrh	r2, [r2, #20]
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d907      	bls.n	8007d8e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d80:	68ba      	ldr	r2, [r7, #8]
 8007d82:	8a92      	ldrh	r2, [r2, #20]
 8007d84:	fb03 f202 	mul.w	r2, r3, r2
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	61da      	str	r2, [r3, #28]
 8007d8c:	e036      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	6a1a      	ldr	r2, [r3, #32]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	61da      	str	r2, [r3, #28]
 8007d96:	e031      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	6a1b      	ldr	r3, [r3, #32]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d018      	beq.n	8007dd2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	6a1b      	ldr	r3, [r3, #32]
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	8a92      	ldrh	r2, [r2, #20]
 8007da8:	4413      	add	r3, r2
 8007daa:	3b01      	subs	r3, #1
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	8a92      	ldrh	r2, [r2, #20]
 8007db0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007db4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007db6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007db8:	8b7b      	ldrh	r3, [r7, #26]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d90b      	bls.n	8007dd6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007dbe:	8b7b      	ldrh	r3, [r7, #26]
 8007dc0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007dc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	8a92      	ldrh	r2, [r2, #20]
 8007dc8:	fb03 f202 	mul.w	r2, r3, r2
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	61da      	str	r2, [r3, #28]
 8007dd0:	e001      	b.n	8007dd6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	78db      	ldrb	r3, [r3, #3]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00a      	beq.n	8007df4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007dde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	8a92      	ldrh	r2, [r2, #20]
 8007de4:	fb03 f202 	mul.w	r2, r3, r2
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	61da      	str	r2, [r3, #28]
 8007dec:	e006      	b.n	8007dfc <USB_HC_StartXfer+0x1a4>
 8007dee:	bf00      	nop
 8007df0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	6a1a      	ldr	r2, [r3, #32]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	69db      	ldr	r3, [r3, #28]
 8007e00:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e06:	04d9      	lsls	r1, r3, #19
 8007e08:	4ba3      	ldr	r3, [pc, #652]	@ (8008098 <USB_HC_StartXfer+0x440>)
 8007e0a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e0c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	7d9b      	ldrb	r3, [r3, #22]
 8007e12:	075b      	lsls	r3, r3, #29
 8007e14:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e18:	69f9      	ldr	r1, [r7, #28]
 8007e1a:	0148      	lsls	r0, r1, #5
 8007e1c:	6a39      	ldr	r1, [r7, #32]
 8007e1e:	4401      	add	r1, r0
 8007e20:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e24:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e26:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007e28:	79fb      	ldrb	r3, [r7, #7]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d009      	beq.n	8007e42 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	6999      	ldr	r1, [r3, #24]
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e3e:	460a      	mov	r2, r1
 8007e40:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007e42:	6a3b      	ldr	r3, [r7, #32]
 8007e44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f003 0301 	and.w	r3, r3, #1
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	bf0c      	ite	eq
 8007e52:	2301      	moveq	r3, #1
 8007e54:	2300      	movne	r3, #0
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	015a      	lsls	r2, r3, #5
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	4413      	add	r3, r2
 8007e62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	69fa      	ldr	r2, [r7, #28]
 8007e6a:	0151      	lsls	r1, r2, #5
 8007e6c:	6a3a      	ldr	r2, [r7, #32]
 8007e6e:	440a      	add	r2, r1
 8007e70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e78:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	015a      	lsls	r2, r3, #5
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	4413      	add	r3, r2
 8007e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	7e7b      	ldrb	r3, [r7, #25]
 8007e8a:	075b      	lsls	r3, r3, #29
 8007e8c:	69f9      	ldr	r1, [r7, #28]
 8007e8e:	0148      	lsls	r0, r1, #5
 8007e90:	6a39      	ldr	r1, [r7, #32]
 8007e92:	4401      	add	r1, r0
 8007e94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	799b      	ldrb	r3, [r3, #6]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	f040 80c3 	bne.w	800802c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	7c5b      	ldrb	r3, [r3, #17]
 8007eaa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	69fa      	ldr	r2, [r7, #28]
 8007eb4:	0151      	lsls	r1, r2, #5
 8007eb6:	6a3a      	ldr	r2, [r7, #32]
 8007eb8:	440a      	add	r2, r1
 8007eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007ebe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ec2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	6a3b      	ldr	r3, [r7, #32]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	69fa      	ldr	r2, [r7, #28]
 8007ed4:	0151      	lsls	r1, r2, #5
 8007ed6:	6a3a      	ldr	r2, [r7, #32]
 8007ed8:	440a      	add	r2, r1
 8007eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ede:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ee2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	79db      	ldrb	r3, [r3, #7]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d123      	bne.n	8007f34 <USB_HC_StartXfer+0x2dc>
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	78db      	ldrb	r3, [r3, #3]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d11f      	bne.n	8007f34 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	015a      	lsls	r2, r3, #5
 8007ef8:	6a3b      	ldr	r3, [r7, #32]
 8007efa:	4413      	add	r3, r2
 8007efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	69fa      	ldr	r2, [r7, #28]
 8007f04:	0151      	lsls	r1, r2, #5
 8007f06:	6a3a      	ldr	r2, [r7, #32]
 8007f08:	440a      	add	r2, r1
 8007f0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f12:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	69fa      	ldr	r2, [r7, #28]
 8007f24:	0151      	lsls	r1, r2, #5
 8007f26:	6a3a      	ldr	r2, [r7, #32]
 8007f28:	440a      	add	r2, r1
 8007f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f32:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	7c9b      	ldrb	r3, [r3, #18]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d003      	beq.n	8007f44 <USB_HC_StartXfer+0x2ec>
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	7c9b      	ldrb	r3, [r3, #18]
 8007f40:	2b03      	cmp	r3, #3
 8007f42:	d117      	bne.n	8007f74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d113      	bne.n	8007f74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	78db      	ldrb	r3, [r3, #3]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d10f      	bne.n	8007f74 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	015a      	lsls	r2, r3, #5
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	69fa      	ldr	r2, [r7, #28]
 8007f64:	0151      	lsls	r1, r2, #5
 8007f66:	6a3a      	ldr	r2, [r7, #32]
 8007f68:	440a      	add	r2, r1
 8007f6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f72:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	7c9b      	ldrb	r3, [r3, #18]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d162      	bne.n	8008042 <USB_HC_StartXfer+0x3ea>
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	78db      	ldrb	r3, [r3, #3]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d15e      	bne.n	8008042 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	2b03      	cmp	r3, #3
 8007f8c:	d858      	bhi.n	8008040 <USB_HC_StartXfer+0x3e8>
 8007f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f94 <USB_HC_StartXfer+0x33c>)
 8007f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f94:	08007fa5 	.word	0x08007fa5
 8007f98:	08007fc7 	.word	0x08007fc7
 8007f9c:	08007fe9 	.word	0x08007fe9
 8007fa0:	0800800b 	.word	0x0800800b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	015a      	lsls	r2, r3, #5
 8007fa8:	6a3b      	ldr	r3, [r7, #32]
 8007faa:	4413      	add	r3, r2
 8007fac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	69fa      	ldr	r2, [r7, #28]
 8007fb4:	0151      	lsls	r1, r2, #5
 8007fb6:	6a3a      	ldr	r2, [r7, #32]
 8007fb8:	440a      	add	r2, r1
 8007fba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fc2:	6053      	str	r3, [r2, #4]
          break;
 8007fc4:	e03d      	b.n	8008042 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	69fa      	ldr	r2, [r7, #28]
 8007fd6:	0151      	lsls	r1, r2, #5
 8007fd8:	6a3a      	ldr	r2, [r7, #32]
 8007fda:	440a      	add	r2, r1
 8007fdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fe0:	f043 030e 	orr.w	r3, r3, #14
 8007fe4:	6053      	str	r3, [r2, #4]
          break;
 8007fe6:	e02c      	b.n	8008042 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	69fa      	ldr	r2, [r7, #28]
 8007ff8:	0151      	lsls	r1, r2, #5
 8007ffa:	6a3a      	ldr	r2, [r7, #32]
 8007ffc:	440a      	add	r2, r1
 8007ffe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008006:	6053      	str	r3, [r2, #4]
          break;
 8008008:	e01b      	b.n	8008042 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	6a3b      	ldr	r3, [r7, #32]
 8008010:	4413      	add	r3, r2
 8008012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	69fa      	ldr	r2, [r7, #28]
 800801a:	0151      	lsls	r1, r2, #5
 800801c:	6a3a      	ldr	r2, [r7, #32]
 800801e:	440a      	add	r2, r1
 8008020:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008024:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008028:	6053      	str	r3, [r2, #4]
          break;
 800802a:	e00a      	b.n	8008042 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	6a3b      	ldr	r3, [r7, #32]
 8008032:	4413      	add	r3, r2
 8008034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008038:	461a      	mov	r2, r3
 800803a:	2300      	movs	r3, #0
 800803c:	6053      	str	r3, [r2, #4]
 800803e:	e000      	b.n	8008042 <USB_HC_StartXfer+0x3ea>
          break;
 8008040:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	6a3b      	ldr	r3, [r7, #32]
 8008048:	4413      	add	r3, r2
 800804a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008058:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	78db      	ldrb	r3, [r3, #3]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d004      	beq.n	800806c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008068:	613b      	str	r3, [r7, #16]
 800806a:	e003      	b.n	8008074 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008072:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800807a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	4413      	add	r3, r2
 8008084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008088:	461a      	mov	r2, r3
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d003      	beq.n	800809c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008094:	2300      	movs	r3, #0
 8008096:	e055      	b.n	8008144 <USB_HC_StartXfer+0x4ec>
 8008098:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	78db      	ldrb	r3, [r3, #3]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d14e      	bne.n	8008142 <USB_HC_StartXfer+0x4ea>
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d04a      	beq.n	8008142 <USB_HC_StartXfer+0x4ea>
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	79db      	ldrb	r3, [r3, #7]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d146      	bne.n	8008142 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	7c9b      	ldrb	r3, [r3, #18]
 80080b8:	2b03      	cmp	r3, #3
 80080ba:	d831      	bhi.n	8008120 <USB_HC_StartXfer+0x4c8>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <USB_HC_StartXfer+0x46c>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080d5 	.word	0x080080d5
 80080c8:	080080f9 	.word	0x080080f9
 80080cc:	080080d5 	.word	0x080080d5
 80080d0:	080080f9 	.word	0x080080f9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	3303      	adds	r3, #3
 80080da:	089b      	lsrs	r3, r3, #2
 80080dc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80080de:	8afa      	ldrh	r2, [r7, #22]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d91c      	bls.n	8008124 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	f043 0220 	orr.w	r2, r3, #32
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	619a      	str	r2, [r3, #24]
        }
        break;
 80080f6:	e015      	b.n	8008124 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	6a1b      	ldr	r3, [r3, #32]
 80080fc:	3303      	adds	r3, #3
 80080fe:	089b      	lsrs	r3, r3, #2
 8008100:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008102:	8afa      	ldrh	r2, [r7, #22]
 8008104:	6a3b      	ldr	r3, [r7, #32]
 8008106:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	b29b      	uxth	r3, r3
 800810e:	429a      	cmp	r2, r3
 8008110:	d90a      	bls.n	8008128 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	619a      	str	r2, [r3, #24]
        }
        break;
 800811e:	e003      	b.n	8008128 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008120:	bf00      	nop
 8008122:	e002      	b.n	800812a <USB_HC_StartXfer+0x4d2>
        break;
 8008124:	bf00      	nop
 8008126:	e000      	b.n	800812a <USB_HC_StartXfer+0x4d2>
        break;
 8008128:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6999      	ldr	r1, [r3, #24]
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	785a      	ldrb	r2, [r3, #1]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	b29b      	uxth	r3, r3
 8008138:	2000      	movs	r0, #0
 800813a:	9000      	str	r0, [sp, #0]
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f7ff f9c3 	bl	80074c8 <USB_WritePacket>
  }

  return HAL_OK;
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3728      	adds	r7, #40	@ 0x28
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800815e:	695b      	ldr	r3, [r3, #20]
 8008160:	b29b      	uxth	r3, r3
}
 8008162:	4618      	mov	r0, r3
 8008164:	3714      	adds	r7, #20
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800816e:	b480      	push	{r7}
 8008170:	b089      	sub	sp, #36	@ 0x24
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
 8008176:	460b      	mov	r3, r1
 8008178:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800817e:	78fb      	ldrb	r3, [r7, #3]
 8008180:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	4413      	add	r3, r2
 800818e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	0c9b      	lsrs	r3, r3, #18
 8008196:	f003 0303 	and.w	r3, r3, #3
 800819a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	015a      	lsls	r2, r3, #5
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	4413      	add	r3, r2
 80081a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	0fdb      	lsrs	r3, r3, #31
 80081ac:	f003 0301 	and.w	r3, r3, #1
 80081b0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	015a      	lsls	r2, r3, #5
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	4413      	add	r3, r2
 80081ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	0fdb      	lsrs	r3, r3, #31
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	f003 0320 	and.w	r3, r3, #32
 80081d0:	2b20      	cmp	r3, #32
 80081d2:	d10d      	bne.n	80081f0 <USB_HC_Halt+0x82>
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10a      	bne.n	80081f0 <USB_HC_Halt+0x82>
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d005      	beq.n	80081ec <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d002      	beq.n	80081ec <USB_HC_Halt+0x7e>
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	2b03      	cmp	r3, #3
 80081ea:	d101      	bne.n	80081f0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80081ec:	2300      	movs	r3, #0
 80081ee:	e0d8      	b.n	80083a2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <USB_HC_Halt+0x8e>
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d173      	bne.n	80082e4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	015a      	lsls	r2, r3, #5
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	4413      	add	r3, r2
 8008204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	69ba      	ldr	r2, [r7, #24]
 800820c:	0151      	lsls	r1, r2, #5
 800820e:	69fa      	ldr	r2, [r7, #28]
 8008210:	440a      	add	r2, r1
 8008212:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008216:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800821a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f003 0320 	and.w	r3, r3, #32
 8008224:	2b00      	cmp	r3, #0
 8008226:	d14a      	bne.n	80082be <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d133      	bne.n	800829c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	4413      	add	r3, r2
 800823c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	0151      	lsls	r1, r2, #5
 8008246:	69fa      	ldr	r2, [r7, #28]
 8008248:	440a      	add	r2, r1
 800824a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800824e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008252:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	4413      	add	r3, r2
 800825c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	0151      	lsls	r1, r2, #5
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	440a      	add	r2, r1
 800826a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800826e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008272:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	3301      	adds	r3, #1
 8008278:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008280:	d82e      	bhi.n	80082e0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	4413      	add	r3, r2
 800828a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008294:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008298:	d0ec      	beq.n	8008274 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800829a:	e081      	b.n	80083a0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	0151      	lsls	r1, r2, #5
 80082ae:	69fa      	ldr	r2, [r7, #28]
 80082b0:	440a      	add	r2, r1
 80082b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082ba:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082bc:	e070      	b.n	80083a0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	015a      	lsls	r2, r3, #5
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	4413      	add	r3, r2
 80082c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	69ba      	ldr	r2, [r7, #24]
 80082ce:	0151      	lsls	r1, r2, #5
 80082d0:	69fa      	ldr	r2, [r7, #28]
 80082d2:	440a      	add	r2, r1
 80082d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082de:	e05f      	b.n	80083a0 <USB_HC_Halt+0x232>
            break;
 80082e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082e2:	e05d      	b.n	80083a0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	69fa      	ldr	r2, [r7, #28]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008302:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d133      	bne.n	800837c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	015a      	lsls	r2, r3, #5
 8008318:	69fb      	ldr	r3, [r7, #28]
 800831a:	4413      	add	r3, r2
 800831c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	69ba      	ldr	r2, [r7, #24]
 8008324:	0151      	lsls	r1, r2, #5
 8008326:	69fa      	ldr	r2, [r7, #28]
 8008328:	440a      	add	r2, r1
 800832a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800832e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008332:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	015a      	lsls	r2, r3, #5
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	4413      	add	r3, r2
 800833c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	0151      	lsls	r1, r2, #5
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	440a      	add	r2, r1
 800834a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800834e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008352:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	3301      	adds	r3, #1
 8008358:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008360:	d81d      	bhi.n	800839e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	4413      	add	r3, r2
 800836a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008374:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008378:	d0ec      	beq.n	8008354 <USB_HC_Halt+0x1e6>
 800837a:	e011      	b.n	80083a0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	015a      	lsls	r2, r3, #5
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	4413      	add	r3, r2
 8008384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	0151      	lsls	r1, r2, #5
 800838e:	69fa      	ldr	r2, [r7, #28]
 8008390:	440a      	add	r2, r1
 8008392:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008396:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	e000      	b.n	80083a0 <USB_HC_Halt+0x232>
          break;
 800839e:	bf00      	nop
    }
  }

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3724      	adds	r7, #36	@ 0x24
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
	...

080083b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80083c0:	78fb      	ldrb	r3, [r7, #3]
 80083c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80083c4:	2301      	movs	r3, #1
 80083c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	04da      	lsls	r2, r3, #19
 80083cc:	4b15      	ldr	r3, [pc, #84]	@ (8008424 <USB_DoPing+0x74>)
 80083ce:	4013      	ands	r3, r2
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	0151      	lsls	r1, r2, #5
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	440a      	add	r2, r1
 80083d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80083e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	015a      	lsls	r2, r3, #5
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	4413      	add	r3, r2
 80083ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80083f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008400:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	4413      	add	r3, r2
 800840a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800840e:	461a      	mov	r2, r3
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	371c      	adds	r7, #28
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	1ff80000 	.word	0x1ff80000

08008428 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b088      	sub	sp, #32
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008430:	2300      	movs	r3, #0
 8008432:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7fe ff86 	bl	800734e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008442:	2110      	movs	r1, #16
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7fe ffdf 	bl	8007408 <USB_FlushTxFifo>
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f7ff f809 	bl	800746c <USB_FlushRxFifo>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008464:	2300      	movs	r3, #0
 8008466:	61bb      	str	r3, [r7, #24]
 8008468:	e01f      	b.n	80084aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	015a      	lsls	r2, r3, #5
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	4413      	add	r3, r2
 8008472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008480:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008488:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008490:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	015a      	lsls	r2, r3, #5
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	4413      	add	r3, r2
 800849a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800849e:	461a      	mov	r2, r3
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	3301      	adds	r3, #1
 80084a8:	61bb      	str	r3, [r7, #24]
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	2b0f      	cmp	r3, #15
 80084ae:	d9dc      	bls.n	800846a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80084b0:	2300      	movs	r3, #0
 80084b2:	61bb      	str	r3, [r7, #24]
 80084b4:	e034      	b.n	8008520 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80084dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084ea:	461a      	mov	r2, r3
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	3301      	adds	r3, #1
 80084f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80084fc:	d80c      	bhi.n	8008518 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	4413      	add	r3, r2
 8008506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008514:	d0ec      	beq.n	80084f0 <USB_StopHost+0xc8>
 8008516:	e000      	b.n	800851a <USB_StopHost+0xf2>
        break;
 8008518:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	3301      	adds	r3, #1
 800851e:	61bb      	str	r3, [r7, #24]
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	2b0f      	cmp	r3, #15
 8008524:	d9c7      	bls.n	80084b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800852c:	461a      	mov	r2, r3
 800852e:	f04f 33ff 	mov.w	r3, #4294967295
 8008532:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f04f 32ff 	mov.w	r2, #4294967295
 800853a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7fe fef5 	bl	800732c <USB_EnableGlobalInt>

  return ret;
 8008542:	7ffb      	ldrb	r3, [r7, #31]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3720      	adds	r7, #32
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800854c:	b590      	push	{r4, r7, lr}
 800854e:	b089      	sub	sp, #36	@ 0x24
 8008550:	af04      	add	r7, sp, #16
 8008552:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008554:	2301      	movs	r3, #1
 8008556:	2202      	movs	r2, #2
 8008558:	2102      	movs	r1, #2
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fc83 	bl	8008e66 <USBH_FindInterface>
 8008560:	4603      	mov	r3, r0
 8008562:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008564:	7bfb      	ldrb	r3, [r7, #15]
 8008566:	2bff      	cmp	r3, #255	@ 0xff
 8008568:	d002      	beq.n	8008570 <USBH_CDC_InterfaceInit+0x24>
 800856a:	7bfb      	ldrb	r3, [r7, #15]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d901      	bls.n	8008574 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008570:	2302      	movs	r3, #2
 8008572:	e13d      	b.n	80087f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008574:	7bfb      	ldrb	r3, [r7, #15]
 8008576:	4619      	mov	r1, r3
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 fc58 	bl	8008e2e <USBH_SelectInterface>
 800857e:	4603      	mov	r3, r0
 8008580:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008582:	7bbb      	ldrb	r3, [r7, #14]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d001      	beq.n	800858c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008588:	2302      	movs	r3, #2
 800858a:	e131      	b.n	80087f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008592:	2050      	movs	r0, #80	@ 0x50
 8008594:	f002 fb6a 	bl	800ac6c <malloc>
 8008598:	4603      	mov	r3, r0
 800859a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80085ac:	2302      	movs	r3, #2
 80085ae:	e11f      	b.n	80087f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80085b0:	2250      	movs	r2, #80	@ 0x50
 80085b2:	2100      	movs	r1, #0
 80085b4:	68b8      	ldr	r0, [r7, #8]
 80085b6:	f002 fc17 	bl	800ade8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	211a      	movs	r1, #26
 80085c0:	fb01 f303 	mul.w	r3, r1, r3
 80085c4:	4413      	add	r3, r2
 80085c6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	b25b      	sxtb	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	da15      	bge.n	80085fe <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085d2:	7bfb      	ldrb	r3, [r7, #15]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	211a      	movs	r1, #26
 80085d8:	fb01 f303 	mul.w	r3, r1, r3
 80085dc:	4413      	add	r3, r2
 80085de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085e2:	781a      	ldrb	r2, [r3, #0]
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	211a      	movs	r1, #26
 80085ee:	fb01 f303 	mul.w	r3, r1, r3
 80085f2:	4413      	add	r3, r2
 80085f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80085f8:	881a      	ldrh	r2, [r3, #0]
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 ffc4 	bl	800a592 <USBH_AllocPipe>
 800860a:	4603      	mov	r3, r0
 800860c:	461a      	mov	r2, r3
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	7819      	ldrb	r1, [r3, #0]
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	7858      	ldrb	r0, [r3, #1]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	8952      	ldrh	r2, [r2, #10]
 800862a:	9202      	str	r2, [sp, #8]
 800862c:	2203      	movs	r2, #3
 800862e:	9201      	str	r2, [sp, #4]
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	4623      	mov	r3, r4
 8008634:	4602      	mov	r2, r0
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f001 ff7c 	bl	800a534 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	2200      	movs	r2, #0
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f002 fa8b 	bl	800ab60 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800864a:	2300      	movs	r3, #0
 800864c:	2200      	movs	r2, #0
 800864e:	210a      	movs	r1, #10
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 fc08 	bl	8008e66 <USBH_FindInterface>
 8008656:	4603      	mov	r3, r0
 8008658:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800865a:	7bfb      	ldrb	r3, [r7, #15]
 800865c:	2bff      	cmp	r3, #255	@ 0xff
 800865e:	d002      	beq.n	8008666 <USBH_CDC_InterfaceInit+0x11a>
 8008660:	7bfb      	ldrb	r3, [r7, #15]
 8008662:	2b01      	cmp	r3, #1
 8008664:	d901      	bls.n	800866a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008666:	2302      	movs	r3, #2
 8008668:	e0c2      	b.n	80087f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800866a:	7bfb      	ldrb	r3, [r7, #15]
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	211a      	movs	r1, #26
 8008670:	fb01 f303 	mul.w	r3, r1, r3
 8008674:	4413      	add	r3, r2
 8008676:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	b25b      	sxtb	r3, r3
 800867e:	2b00      	cmp	r3, #0
 8008680:	da16      	bge.n	80086b0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	211a      	movs	r1, #26
 8008688:	fb01 f303 	mul.w	r3, r1, r3
 800868c:	4413      	add	r3, r2
 800868e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008692:	781a      	ldrb	r2, [r3, #0]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008698:	7bfb      	ldrb	r3, [r7, #15]
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	211a      	movs	r1, #26
 800869e:	fb01 f303 	mul.w	r3, r1, r3
 80086a2:	4413      	add	r3, r2
 80086a4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80086a8:	881a      	ldrh	r2, [r3, #0]
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	835a      	strh	r2, [r3, #26]
 80086ae:	e015      	b.n	80086dc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	211a      	movs	r1, #26
 80086b6:	fb01 f303 	mul.w	r3, r1, r3
 80086ba:	4413      	add	r3, r2
 80086bc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80086c0:	781a      	ldrb	r2, [r3, #0]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80086c6:	7bfb      	ldrb	r3, [r7, #15]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	211a      	movs	r1, #26
 80086cc:	fb01 f303 	mul.w	r3, r1, r3
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80086d6:	881a      	ldrh	r2, [r3, #0]
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80086dc:	7bfb      	ldrb	r3, [r7, #15]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	211a      	movs	r1, #26
 80086e2:	fb01 f303 	mul.w	r3, r1, r3
 80086e6:	4413      	add	r3, r2
 80086e8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	b25b      	sxtb	r3, r3
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	da16      	bge.n	8008722 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	211a      	movs	r1, #26
 80086fa:	fb01 f303 	mul.w	r3, r1, r3
 80086fe:	4413      	add	r3, r2
 8008700:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008704:	781a      	ldrb	r2, [r3, #0]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800870a:	7bfb      	ldrb	r3, [r7, #15]
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	211a      	movs	r1, #26
 8008710:	fb01 f303 	mul.w	r3, r1, r3
 8008714:	4413      	add	r3, r2
 8008716:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800871a:	881a      	ldrh	r2, [r3, #0]
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	835a      	strh	r2, [r3, #26]
 8008720:	e015      	b.n	800874e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008722:	7bfb      	ldrb	r3, [r7, #15]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	211a      	movs	r1, #26
 8008728:	fb01 f303 	mul.w	r3, r1, r3
 800872c:	4413      	add	r3, r2
 800872e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008732:	781a      	ldrb	r2, [r3, #0]
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	211a      	movs	r1, #26
 800873e:	fb01 f303 	mul.w	r3, r1, r3
 8008742:	4413      	add	r3, r2
 8008744:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008748:	881a      	ldrh	r2, [r3, #0]
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	7b9b      	ldrb	r3, [r3, #14]
 8008752:	4619      	mov	r1, r3
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f001 ff1c 	bl	800a592 <USBH_AllocPipe>
 800875a:	4603      	mov	r3, r0
 800875c:	461a      	mov	r2, r3
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	7bdb      	ldrb	r3, [r3, #15]
 8008766:	4619      	mov	r1, r3
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f001 ff12 	bl	800a592 <USBH_AllocPipe>
 800876e:	4603      	mov	r3, r0
 8008770:	461a      	mov	r2, r3
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	7b59      	ldrb	r1, [r3, #13]
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	7b98      	ldrb	r0, [r3, #14]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800878a:	68ba      	ldr	r2, [r7, #8]
 800878c:	8b12      	ldrh	r2, [r2, #24]
 800878e:	9202      	str	r2, [sp, #8]
 8008790:	2202      	movs	r2, #2
 8008792:	9201      	str	r2, [sp, #4]
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	4623      	mov	r3, r4
 8008798:	4602      	mov	r2, r0
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f001 feca 	bl	800a534 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	7b19      	ldrb	r1, [r3, #12]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	7bd8      	ldrb	r0, [r3, #15]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	8b52      	ldrh	r2, [r2, #26]
 80087b8:	9202      	str	r2, [sp, #8]
 80087ba:	2202      	movs	r2, #2
 80087bc:	9201      	str	r2, [sp, #4]
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	4623      	mov	r3, r4
 80087c2:	4602      	mov	r2, r0
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f001 feb5 	bl	800a534 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	7b5b      	ldrb	r3, [r3, #13]
 80087d6:	2200      	movs	r2, #0
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f002 f9c0 	bl	800ab60 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	7b1b      	ldrb	r3, [r3, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	4619      	mov	r1, r3
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f002 f9b9 	bl	800ab60 <USBH_LL_SetToggle>

  return USBH_OK;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3714      	adds	r7, #20
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd90      	pop	{r4, r7, pc}

080087f8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d00e      	beq.n	8008830 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 feaa 	bl	800a572 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	4619      	mov	r1, r3
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f001 fed5 	bl	800a5d4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	7b1b      	ldrb	r3, [r3, #12]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00e      	beq.n	8008856 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	7b1b      	ldrb	r3, [r3, #12]
 800883c:	4619      	mov	r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f001 fe97 	bl	800a572 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	7b1b      	ldrb	r3, [r3, #12]
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 fec2 	bl	800a5d4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2200      	movs	r2, #0
 8008854:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	7b5b      	ldrb	r3, [r3, #13]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00e      	beq.n	800887c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	7b5b      	ldrb	r3, [r3, #13]
 8008862:	4619      	mov	r1, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f001 fe84 	bl	800a572 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	7b5b      	ldrb	r3, [r3, #13]
 800886e:	4619      	mov	r1, r3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f001 feaf 	bl	800a5d4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800888e:	69db      	ldr	r3, [r3, #28]
 8008890:	4618      	mov	r0, r3
 8008892:	f002 f9f3 	bl	800ac7c <free>
    phost->pActiveClass->pData = 0U;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800889c:	2200      	movs	r2, #0
 800889e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b084      	sub	sp, #16
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088b8:	69db      	ldr	r3, [r3, #28]
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	3340      	adds	r3, #64	@ 0x40
 80088c0:	4619      	mov	r1, r3
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f8b1 	bl	8008a2a <GetLineCoding>
 80088c8:	4603      	mov	r3, r0
 80088ca:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80088cc:	7afb      	ldrb	r3, [r7, #11]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d105      	bne.n	80088de <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088d8:	2102      	movs	r1, #2
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80088de:	7afb      	ldrb	r3, [r7, #11]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3710      	adds	r7, #16
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b084      	sub	sp, #16
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80088f0:	2301      	movs	r3, #1
 80088f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80088f4:	2300      	movs	r3, #0
 80088f6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088fe:	69db      	ldr	r3, [r3, #28]
 8008900:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008908:	2b04      	cmp	r3, #4
 800890a:	d877      	bhi.n	80089fc <USBH_CDC_Process+0x114>
 800890c:	a201      	add	r2, pc, #4	@ (adr r2, 8008914 <USBH_CDC_Process+0x2c>)
 800890e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008912:	bf00      	nop
 8008914:	08008929 	.word	0x08008929
 8008918:	0800892f 	.word	0x0800892f
 800891c:	0800895f 	.word	0x0800895f
 8008920:	080089d3 	.word	0x080089d3
 8008924:	080089e1 	.word	0x080089e1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008928:	2300      	movs	r3, #0
 800892a:	73fb      	strb	r3, [r7, #15]
      break;
 800892c:	e06d      	b.n	8008a0a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008932:	4619      	mov	r1, r3
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f000 f897 	bl	8008a68 <SetLineCoding>
 800893a:	4603      	mov	r3, r0
 800893c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800893e:	7bbb      	ldrb	r3, [r7, #14]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d104      	bne.n	800894e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2202      	movs	r2, #2
 8008948:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800894c:	e058      	b.n	8008a00 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800894e:	7bbb      	ldrb	r3, [r7, #14]
 8008950:	2b01      	cmp	r3, #1
 8008952:	d055      	beq.n	8008a00 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2204      	movs	r2, #4
 8008958:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800895c:	e050      	b.n	8008a00 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	3340      	adds	r3, #64	@ 0x40
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f860 	bl	8008a2a <GetLineCoding>
 800896a:	4603      	mov	r3, r0
 800896c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d126      	bne.n	80089c2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008986:	791b      	ldrb	r3, [r3, #4]
 8008988:	429a      	cmp	r2, r3
 800898a:	d13b      	bne.n	8008a04 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008996:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008998:	429a      	cmp	r2, r3
 800899a:	d133      	bne.n	8008a04 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d12b      	bne.n	8008a04 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089b4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d124      	bne.n	8008a04 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 f958 	bl	8008c70 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80089c0:	e020      	b.n	8008a04 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80089c2:	7bbb      	ldrb	r3, [r7, #14]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d01d      	beq.n	8008a04 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	2204      	movs	r2, #4
 80089cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80089d0:	e018      	b.n	8008a04 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 f867 	bl	8008aa6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f8da 	bl	8008b92 <CDC_ProcessReception>
      break;
 80089de:	e014      	b.n	8008a0a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80089e0:	2100      	movs	r1, #0
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f001 f81e 	bl	8009a24 <USBH_ClrFeature>
 80089e8:	4603      	mov	r3, r0
 80089ea:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80089ec:	7bbb      	ldrb	r3, [r7, #14]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10a      	bne.n	8008a08 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80089fa:	e005      	b.n	8008a08 <USBH_CDC_Process+0x120>

    default:
      break;
 80089fc:	bf00      	nop
 80089fe:	e004      	b.n	8008a0a <USBH_CDC_Process+0x122>
      break;
 8008a00:	bf00      	nop
 8008a02:	e002      	b.n	8008a0a <USBH_CDC_Process+0x122>
      break;
 8008a04:	bf00      	nop
 8008a06:	e000      	b.n	8008a0a <USBH_CDC_Process+0x122>
      break;
 8008a08:	bf00      	nop

  }

  return status;
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008a1c:	2300      	movs	r3, #0
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b082      	sub	sp, #8
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	22a1      	movs	r2, #161	@ 0xa1
 8008a38:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2221      	movs	r2, #33	@ 0x21
 8008a3e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2207      	movs	r2, #7
 8008a50:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	2207      	movs	r2, #7
 8008a56:	4619      	mov	r1, r3
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 fb17 	bl	800a08c <USBH_CtlReq>
 8008a5e:	4603      	mov	r3, r0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2221      	movs	r2, #33	@ 0x21
 8008a76:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2220      	movs	r2, #32
 8008a7c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2207      	movs	r2, #7
 8008a8e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	2207      	movs	r2, #7
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f001 faf8 	bl	800a08c <USBH_CtlReq>
 8008a9c:	4603      	mov	r3, r0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b086      	sub	sp, #24
 8008aaa:	af02      	add	r7, sp, #8
 8008aac:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ab4:	69db      	ldr	r3, [r3, #28]
 8008ab6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d002      	beq.n	8008acc <CDC_ProcessTransmission+0x26>
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d023      	beq.n	8008b12 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008aca:	e05e      	b.n	8008b8a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	8b12      	ldrh	r2, [r2, #24]
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d90b      	bls.n	8008af0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	69d9      	ldr	r1, [r3, #28]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	8b1a      	ldrh	r2, [r3, #24]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	7b5b      	ldrb	r3, [r3, #13]
 8008ae4:	2001      	movs	r0, #1
 8008ae6:	9000      	str	r0, [sp, #0]
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f001 fce0 	bl	800a4ae <USBH_BulkSendData>
 8008aee:	e00b      	b.n	8008b08 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008af8:	b29a      	uxth	r2, r3
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	7b5b      	ldrb	r3, [r3, #13]
 8008afe:	2001      	movs	r0, #1
 8008b00:	9000      	str	r0, [sp, #0]
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f001 fcd3 	bl	800a4ae <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008b10:	e03b      	b.n	8008b8a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	7b5b      	ldrb	r3, [r3, #13]
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f001 fff7 	bl	800ab0c <USBH_LL_GetURBState>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008b22:	7afb      	ldrb	r3, [r7, #11]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d128      	bne.n	8008b7a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	8b12      	ldrh	r2, [r2, #24]
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d90e      	bls.n	8008b52 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	8b12      	ldrh	r2, [r2, #24]
 8008b3c:	1a9a      	subs	r2, r3, r2
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	69db      	ldr	r3, [r3, #28]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	8b12      	ldrh	r2, [r2, #24]
 8008b4a:	441a      	add	r2, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	61da      	str	r2, [r3, #28]
 8008b50:	e002      	b.n	8008b58 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d004      	beq.n	8008b6a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2201      	movs	r2, #1
 8008b64:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008b68:	e00e      	b.n	8008b88 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f868 	bl	8008c48 <USBH_CDC_TransmitCallback>
      break;
 8008b78:	e006      	b.n	8008b88 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008b7a:	7afb      	ldrb	r3, [r7, #11]
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d103      	bne.n	8008b88 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008b88:	bf00      	nop
  }
}
 8008b8a:	bf00      	nop
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b086      	sub	sp, #24
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008bae:	2b03      	cmp	r3, #3
 8008bb0:	d002      	beq.n	8008bb8 <CDC_ProcessReception+0x26>
 8008bb2:	2b04      	cmp	r3, #4
 8008bb4:	d00e      	beq.n	8008bd4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008bb6:	e043      	b.n	8008c40 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	6a19      	ldr	r1, [r3, #32]
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	8b5a      	ldrh	r2, [r3, #26]
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	7b1b      	ldrb	r3, [r3, #12]
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f001 fc97 	bl	800a4f8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	2204      	movs	r2, #4
 8008bce:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008bd2:	e035      	b.n	8008c40 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	7b1b      	ldrb	r3, [r3, #12]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f001 ff96 	bl	800ab0c <USBH_LL_GetURBState>
 8008be0:	4603      	mov	r3, r0
 8008be2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008be4:	7cfb      	ldrb	r3, [r7, #19]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d129      	bne.n	8008c3e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	7b1b      	ldrb	r3, [r3, #12]
 8008bee:	4619      	mov	r1, r3
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f001 fef9 	bl	800a9e8 <USBH_LL_GetLastXferSize>
 8008bf6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d016      	beq.n	8008c30 <CDC_ProcessReception+0x9e>
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	8b5b      	ldrh	r3, [r3, #26]
 8008c06:	461a      	mov	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d110      	bne.n	8008c30 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	1ad2      	subs	r2, r2, r3
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	6a1a      	ldr	r2, [r3, #32]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	441a      	add	r2, r3
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	2203      	movs	r2, #3
 8008c2a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008c2e:	e006      	b.n	8008c3e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 f80f 	bl	8008c5c <USBH_CDC_ReceiveCallback>
      break;
 8008c3e:	bf00      	nop
  }
}
 8008c40:	bf00      	nop
 8008c42:	3718      	adds	r7, #24
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008c64:	bf00      	nop
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008c78:	bf00      	nop
 8008c7a:	370c      	adds	r7, #12
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d101      	bne.n	8008c9c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008c98:	2302      	movs	r3, #2
 8008c9a:	e029      	b.n	8008cf0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	79fa      	ldrb	r2, [r7, #7]
 8008ca0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	f000 f81f 	bl	8008cf8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d003      	beq.n	8008ce8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	68ba      	ldr	r2, [r7, #8]
 8008ce4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	f001 fdc9 	bl	800a880 <USBH_LL_Init>

  return USBH_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3710      	adds	r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008d00:	2300      	movs	r3, #0
 8008d02:	60fb      	str	r3, [r7, #12]
 8008d04:	e009      	b.n	8008d1a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	33e0      	adds	r3, #224	@ 0xe0
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	4413      	add	r3, r2
 8008d10:	2200      	movs	r2, #0
 8008d12:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	3301      	adds	r3, #1
 8008d18:	60fb      	str	r3, [r7, #12]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2b0f      	cmp	r3, #15
 8008d1e:	d9f2      	bls.n	8008d06 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008d20:	2300      	movs	r3, #0
 8008d22:	60fb      	str	r3, [r7, #12]
 8008d24:	e009      	b.n	8008d3a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008d30:	2200      	movs	r2, #0
 8008d32:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	3301      	adds	r3, #1
 8008d38:	60fb      	str	r3, [r7, #12]
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d40:	d3f1      	bcc.n	8008d26 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2240      	movs	r2, #64	@ 0x40
 8008d66:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	331c      	adds	r3, #28
 8008d92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d96:	2100      	movs	r1, #0
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f002 f825 	bl	800ade8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008da4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008da8:	2100      	movs	r1, #0
 8008daa:	4618      	mov	r0, r3
 8008dac:	f002 f81c 	bl	800ade8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008db6:	2212      	movs	r2, #18
 8008db8:	2100      	movs	r1, #0
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f002 f814 	bl	800ade8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008dc6:	223e      	movs	r2, #62	@ 0x3e
 8008dc8:	2100      	movs	r1, #0
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f002 f80c 	bl	800ade8 <memset>

  return USBH_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b085      	sub	sp, #20
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008de4:	2300      	movs	r3, #0
 8008de6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d016      	beq.n	8008e1c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10e      	bne.n	8008e16 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008dfe:	1c59      	adds	r1, r3, #1
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008e06:	687a      	ldr	r2, [r7, #4]
 8008e08:	33de      	adds	r3, #222	@ 0xde
 8008e0a:	6839      	ldr	r1, [r7, #0]
 8008e0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008e10:	2300      	movs	r3, #0
 8008e12:	73fb      	strb	r3, [r7, #15]
 8008e14:	e004      	b.n	8008e20 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008e16:	2302      	movs	r3, #2
 8008e18:	73fb      	strb	r3, [r7, #15]
 8008e1a:	e001      	b.n	8008e20 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3714      	adds	r7, #20
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr

08008e2e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008e2e:	b480      	push	{r7}
 8008e30:	b085      	sub	sp, #20
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
 8008e36:	460b      	mov	r3, r1
 8008e38:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008e44:	78fa      	ldrb	r2, [r7, #3]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d204      	bcs.n	8008e54 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	78fa      	ldrb	r2, [r7, #3]
 8008e4e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008e52:	e001      	b.n	8008e58 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008e54:	2302      	movs	r3, #2
 8008e56:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008e66:	b480      	push	{r7}
 8008e68:	b087      	sub	sp, #28
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
 8008e6e:	4608      	mov	r0, r1
 8008e70:	4611      	mov	r1, r2
 8008e72:	461a      	mov	r2, r3
 8008e74:	4603      	mov	r3, r0
 8008e76:	70fb      	strb	r3, [r7, #3]
 8008e78:	460b      	mov	r3, r1
 8008e7a:	70bb      	strb	r3, [r7, #2]
 8008e7c:	4613      	mov	r3, r2
 8008e7e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008e80:	2300      	movs	r3, #0
 8008e82:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008e84:	2300      	movs	r3, #0
 8008e86:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008e8e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008e90:	e025      	b.n	8008ede <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008e92:	7dfb      	ldrb	r3, [r7, #23]
 8008e94:	221a      	movs	r2, #26
 8008e96:	fb02 f303 	mul.w	r3, r2, r3
 8008e9a:	3308      	adds	r3, #8
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	4413      	add	r3, r2
 8008ea0:	3302      	adds	r3, #2
 8008ea2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	795b      	ldrb	r3, [r3, #5]
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d002      	beq.n	8008eb4 <USBH_FindInterface+0x4e>
 8008eae:	78fb      	ldrb	r3, [r7, #3]
 8008eb0:	2bff      	cmp	r3, #255	@ 0xff
 8008eb2:	d111      	bne.n	8008ed8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008eb8:	78ba      	ldrb	r2, [r7, #2]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d002      	beq.n	8008ec4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008ebe:	78bb      	ldrb	r3, [r7, #2]
 8008ec0:	2bff      	cmp	r3, #255	@ 0xff
 8008ec2:	d109      	bne.n	8008ed8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008ec8:	787a      	ldrb	r2, [r7, #1]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d002      	beq.n	8008ed4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008ece:	787b      	ldrb	r3, [r7, #1]
 8008ed0:	2bff      	cmp	r3, #255	@ 0xff
 8008ed2:	d101      	bne.n	8008ed8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008ed4:	7dfb      	ldrb	r3, [r7, #23]
 8008ed6:	e006      	b.n	8008ee6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008ed8:	7dfb      	ldrb	r3, [r7, #23]
 8008eda:	3301      	adds	r3, #1
 8008edc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008ede:	7dfb      	ldrb	r3, [r7, #23]
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d9d6      	bls.n	8008e92 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008ee4:	23ff      	movs	r3, #255	@ 0xff
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	371c      	adds	r7, #28
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b082      	sub	sp, #8
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f001 fcfc 	bl	800a8f8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008f00:	2101      	movs	r1, #1
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f001 fe15 	bl	800ab32 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008f08:	2300      	movs	r3, #0
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3708      	adds	r7, #8
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
	...

08008f14 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b088      	sub	sp, #32
 8008f18:	af04      	add	r7, sp, #16
 8008f1a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008f20:	2300      	movs	r3, #0
 8008f22:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d102      	bne.n	8008f36 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2203      	movs	r2, #3
 8008f34:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2b0b      	cmp	r3, #11
 8008f3e:	f200 81bc 	bhi.w	80092ba <USBH_Process+0x3a6>
 8008f42:	a201      	add	r2, pc, #4	@ (adr r2, 8008f48 <USBH_Process+0x34>)
 8008f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f48:	08008f79 	.word	0x08008f79
 8008f4c:	08008fab 	.word	0x08008fab
 8008f50:	08009015 	.word	0x08009015
 8008f54:	08009255 	.word	0x08009255
 8008f58:	080092bb 	.word	0x080092bb
 8008f5c:	080090b5 	.word	0x080090b5
 8008f60:	080091fb 	.word	0x080091fb
 8008f64:	080090eb 	.word	0x080090eb
 8008f68:	0800910b 	.word	0x0800910b
 8008f6c:	08009129 	.word	0x08009129
 8008f70:	0800916d 	.word	0x0800916d
 8008f74:	0800923d 	.word	0x0800923d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 819c 	beq.w	80092be <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008f8c:	20c8      	movs	r0, #200	@ 0xc8
 8008f8e:	f001 fe1a 	bl	800abc6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f001 fd0d 	bl	800a9b2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008fa8:	e189      	b.n	80092be <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d107      	bne.n	8008fc6 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2202      	movs	r2, #2
 8008fc2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008fc4:	e18a      	b.n	80092dc <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008fcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008fd0:	d914      	bls.n	8008ffc <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008fd8:	3301      	adds	r3, #1
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008fe8:	2b03      	cmp	r3, #3
 8008fea:	d903      	bls.n	8008ff4 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	220d      	movs	r2, #13
 8008ff0:	701a      	strb	r2, [r3, #0]
      break;
 8008ff2:	e173      	b.n	80092dc <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	701a      	strb	r2, [r3, #0]
      break;
 8008ffa:	e16f      	b.n	80092dc <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009002:	f103 020a 	add.w	r2, r3, #10
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800900c:	200a      	movs	r0, #10
 800900e:	f001 fdda 	bl	800abc6 <USBH_Delay>
      break;
 8009012:	e163      	b.n	80092dc <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800901a:	2b00      	cmp	r3, #0
 800901c:	d005      	beq.n	800902a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009024:	2104      	movs	r1, #4
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800902a:	2064      	movs	r0, #100	@ 0x64
 800902c:	f001 fdcb 	bl	800abc6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f001 fc97 	bl	800a964 <USBH_LL_GetSpeed>
 8009036:	4603      	mov	r3, r0
 8009038:	461a      	mov	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2205      	movs	r2, #5
 8009044:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009046:	2100      	movs	r1, #0
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f001 faa2 	bl	800a592 <USBH_AllocPipe>
 800904e:	4603      	mov	r3, r0
 8009050:	461a      	mov	r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009056:	2180      	movs	r1, #128	@ 0x80
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f001 fa9a 	bl	800a592 <USBH_AllocPipe>
 800905e:	4603      	mov	r3, r0
 8009060:	461a      	mov	r2, r3
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	7919      	ldrb	r1, [r3, #4]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800907a:	9202      	str	r2, [sp, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	9201      	str	r2, [sp, #4]
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	4603      	mov	r3, r0
 8009084:	2280      	movs	r2, #128	@ 0x80
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f001 fa54 	bl	800a534 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	7959      	ldrb	r1, [r3, #5]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80090a0:	9202      	str	r2, [sp, #8]
 80090a2:	2200      	movs	r2, #0
 80090a4:	9201      	str	r2, [sp, #4]
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	4603      	mov	r3, r0
 80090aa:	2200      	movs	r2, #0
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f001 fa41 	bl	800a534 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80090b2:	e113      	b.n	80092dc <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 f917 	bl	80092e8 <USBH_HandleEnum>
 80090ba:	4603      	mov	r3, r0
 80090bc:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80090be:	7bbb      	ldrb	r3, [r7, #14]
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f040 80fd 	bne.w	80092c2 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d103      	bne.n	80090e2 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2208      	movs	r2, #8
 80090de:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80090e0:	e0ef      	b.n	80092c2 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2207      	movs	r2, #7
 80090e6:	701a      	strb	r2, [r3, #0]
      break;
 80090e8:	e0eb      	b.n	80092c2 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 80e8 	beq.w	80092c6 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090fc:	2101      	movs	r1, #1
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2208      	movs	r2, #8
 8009106:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009108:	e0dd      	b.n	80092c6 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009110:	4619      	mov	r1, r3
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 fc3f 	bl	8009996 <USBH_SetCfg>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	f040 80d5 	bne.w	80092ca <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2209      	movs	r2, #9
 8009124:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009126:	e0d0      	b.n	80092ca <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800912e:	f003 0320 	and.w	r3, r3, #32
 8009132:	2b00      	cmp	r3, #0
 8009134:	d016      	beq.n	8009164 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009136:	2101      	movs	r1, #1
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fc4f 	bl	80099dc <USBH_SetFeature>
 800913e:	4603      	mov	r3, r0
 8009140:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009142:	7bbb      	ldrb	r3, [r7, #14]
 8009144:	b2db      	uxtb	r3, r3
 8009146:	2b00      	cmp	r3, #0
 8009148:	d103      	bne.n	8009152 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	220a      	movs	r2, #10
 800914e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009150:	e0bd      	b.n	80092ce <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8009152:	7bbb      	ldrb	r3, [r7, #14]
 8009154:	b2db      	uxtb	r3, r3
 8009156:	2b03      	cmp	r3, #3
 8009158:	f040 80b9 	bne.w	80092ce <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	220a      	movs	r2, #10
 8009160:	701a      	strb	r2, [r3, #0]
      break;
 8009162:	e0b4      	b.n	80092ce <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	220a      	movs	r2, #10
 8009168:	701a      	strb	r2, [r3, #0]
      break;
 800916a:	e0b0      	b.n	80092ce <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 80ad 	beq.w	80092d2 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009180:	2300      	movs	r3, #0
 8009182:	73fb      	strb	r3, [r7, #15]
 8009184:	e016      	b.n	80091b4 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009186:	7bfa      	ldrb	r2, [r7, #15]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	32de      	adds	r2, #222	@ 0xde
 800918c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009190:	791a      	ldrb	r2, [r3, #4]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009198:	429a      	cmp	r2, r3
 800919a:	d108      	bne.n	80091ae <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800919c:	7bfa      	ldrb	r2, [r7, #15]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	32de      	adds	r2, #222	@ 0xde
 80091a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80091ac:	e005      	b.n	80091ba <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80091ae:	7bfb      	ldrb	r3, [r7, #15]
 80091b0:	3301      	adds	r3, #1
 80091b2:	73fb      	strb	r3, [r7, #15]
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d0e5      	beq.n	8009186 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d016      	beq.n	80091f2 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	4798      	blx	r3
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d109      	bne.n	80091ea <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2206      	movs	r2, #6
 80091da:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091e2:	2103      	movs	r1, #3
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80091e8:	e073      	b.n	80092d2 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	220d      	movs	r2, #13
 80091ee:	701a      	strb	r2, [r3, #0]
      break;
 80091f0:	e06f      	b.n	80092d2 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	220d      	movs	r2, #13
 80091f6:	701a      	strb	r2, [r3, #0]
      break;
 80091f8:	e06b      	b.n	80092d2 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009200:	2b00      	cmp	r3, #0
 8009202:	d017      	beq.n	8009234 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800920a:	691b      	ldr	r3, [r3, #16]
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	4798      	blx	r3
 8009210:	4603      	mov	r3, r0
 8009212:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009214:	7bbb      	ldrb	r3, [r7, #14]
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b00      	cmp	r3, #0
 800921a:	d103      	bne.n	8009224 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	220b      	movs	r2, #11
 8009220:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009222:	e058      	b.n	80092d6 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009224:	7bbb      	ldrb	r3, [r7, #14]
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b02      	cmp	r3, #2
 800922a:	d154      	bne.n	80092d6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	220d      	movs	r2, #13
 8009230:	701a      	strb	r2, [r3, #0]
      break;
 8009232:	e050      	b.n	80092d6 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	220d      	movs	r2, #13
 8009238:	701a      	strb	r2, [r3, #0]
      break;
 800923a:	e04c      	b.n	80092d6 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009242:	2b00      	cmp	r3, #0
 8009244:	d049      	beq.n	80092da <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	4798      	blx	r3
      }
      break;
 8009252:	e042      	b.n	80092da <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7ff fd4b 	bl	8008cf8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009268:	2b00      	cmp	r3, #0
 800926a:	d009      	beq.n	8009280 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009290:	2105      	movs	r1, #5
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800929c:	b2db      	uxtb	r3, r3
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d107      	bne.n	80092b2 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7ff fe21 	bl	8008ef2 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80092b0:	e014      	b.n	80092dc <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f001 fb20 	bl	800a8f8 <USBH_LL_Start>
      break;
 80092b8:	e010      	b.n	80092dc <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 80092ba:	bf00      	nop
 80092bc:	e00e      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092be:	bf00      	nop
 80092c0:	e00c      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092c2:	bf00      	nop
 80092c4:	e00a      	b.n	80092dc <USBH_Process+0x3c8>
    break;
 80092c6:	bf00      	nop
 80092c8:	e008      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092ca:	bf00      	nop
 80092cc:	e006      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092ce:	bf00      	nop
 80092d0:	e004      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092d2:	bf00      	nop
 80092d4:	e002      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092d6:	bf00      	nop
 80092d8:	e000      	b.n	80092dc <USBH_Process+0x3c8>
      break;
 80092da:	bf00      	nop
  }
  return USBH_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop

080092e8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b088      	sub	sp, #32
 80092ec:	af04      	add	r7, sp, #16
 80092ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80092f0:	2301      	movs	r3, #1
 80092f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80092f4:	2301      	movs	r3, #1
 80092f6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	785b      	ldrb	r3, [r3, #1]
 80092fc:	2b07      	cmp	r3, #7
 80092fe:	f200 81bd 	bhi.w	800967c <USBH_HandleEnum+0x394>
 8009302:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <USBH_HandleEnum+0x20>)
 8009304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009308:	08009329 	.word	0x08009329
 800930c:	080093e3 	.word	0x080093e3
 8009310:	0800944d 	.word	0x0800944d
 8009314:	080094d7 	.word	0x080094d7
 8009318:	08009541 	.word	0x08009541
 800931c:	080095b1 	.word	0x080095b1
 8009320:	080095f7 	.word	0x080095f7
 8009324:	0800963d 	.word	0x0800963d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009328:	2108      	movs	r1, #8
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fa50 	bl	80097d0 <USBH_Get_DevDesc>
 8009330:	4603      	mov	r3, r0
 8009332:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009334:	7bbb      	ldrb	r3, [r7, #14]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d12e      	bne.n	8009398 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	7919      	ldrb	r1, [r3, #4]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800935e:	9202      	str	r2, [sp, #8]
 8009360:	2200      	movs	r2, #0
 8009362:	9201      	str	r2, [sp, #4]
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	4603      	mov	r3, r0
 8009368:	2280      	movs	r2, #128	@ 0x80
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f001 f8e2 	bl	800a534 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	7959      	ldrb	r1, [r3, #5]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009384:	9202      	str	r2, [sp, #8]
 8009386:	2200      	movs	r2, #0
 8009388:	9201      	str	r2, [sp, #4]
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	4603      	mov	r3, r0
 800938e:	2200      	movs	r2, #0
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f001 f8cf 	bl	800a534 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009396:	e173      	b.n	8009680 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009398:	7bbb      	ldrb	r3, [r7, #14]
 800939a:	2b03      	cmp	r3, #3
 800939c:	f040 8170 	bne.w	8009680 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093a6:	3301      	adds	r3, #1
 80093a8:	b2da      	uxtb	r2, r3
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093b6:	2b03      	cmp	r3, #3
 80093b8:	d903      	bls.n	80093c2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	220d      	movs	r2, #13
 80093be:	701a      	strb	r2, [r3, #0]
      break;
 80093c0:	e15e      	b.n	8009680 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	795b      	ldrb	r3, [r3, #5]
 80093c6:	4619      	mov	r1, r3
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f001 f903 	bl	800a5d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	791b      	ldrb	r3, [r3, #4]
 80093d2:	4619      	mov	r1, r3
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 f8fd 	bl	800a5d4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	701a      	strb	r2, [r3, #0]
      break;
 80093e0:	e14e      	b.n	8009680 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80093e2:	2112      	movs	r1, #18
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f000 f9f3 	bl	80097d0 <USBH_Get_DevDesc>
 80093ea:	4603      	mov	r3, r0
 80093ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093ee:	7bbb      	ldrb	r3, [r7, #14]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d103      	bne.n	80093fc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2202      	movs	r2, #2
 80093f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80093fa:	e143      	b.n	8009684 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093fc:	7bbb      	ldrb	r3, [r7, #14]
 80093fe:	2b03      	cmp	r3, #3
 8009400:	f040 8140 	bne.w	8009684 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800940a:	3301      	adds	r3, #1
 800940c:	b2da      	uxtb	r2, r3
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800941a:	2b03      	cmp	r3, #3
 800941c:	d903      	bls.n	8009426 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	220d      	movs	r2, #13
 8009422:	701a      	strb	r2, [r3, #0]
      break;
 8009424:	e12e      	b.n	8009684 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	795b      	ldrb	r3, [r3, #5]
 800942a:	4619      	mov	r1, r3
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 f8d1 	bl	800a5d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	791b      	ldrb	r3, [r3, #4]
 8009436:	4619      	mov	r1, r3
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f001 f8cb 	bl	800a5d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	701a      	strb	r2, [r3, #0]
      break;
 800944a:	e11b      	b.n	8009684 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800944c:	2101      	movs	r1, #1
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fa7d 	bl	800994e <USBH_SetAddress>
 8009454:	4603      	mov	r3, r0
 8009456:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009458:	7bbb      	ldrb	r3, [r7, #14]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d130      	bne.n	80094c0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800945e:	2002      	movs	r0, #2
 8009460:	f001 fbb1 	bl	800abc6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2203      	movs	r2, #3
 8009470:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	7919      	ldrb	r1, [r3, #4]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009486:	9202      	str	r2, [sp, #8]
 8009488:	2200      	movs	r2, #0
 800948a:	9201      	str	r2, [sp, #4]
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	4603      	mov	r3, r0
 8009490:	2280      	movs	r2, #128	@ 0x80
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f001 f84e 	bl	800a534 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	7959      	ldrb	r1, [r3, #5]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80094ac:	9202      	str	r2, [sp, #8]
 80094ae:	2200      	movs	r2, #0
 80094b0:	9201      	str	r2, [sp, #4]
 80094b2:	9300      	str	r3, [sp, #0]
 80094b4:	4603      	mov	r3, r0
 80094b6:	2200      	movs	r2, #0
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f001 f83b 	bl	800a534 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80094be:	e0e3      	b.n	8009688 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094c0:	7bbb      	ldrb	r3, [r7, #14]
 80094c2:	2b03      	cmp	r3, #3
 80094c4:	f040 80e0 	bne.w	8009688 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	220d      	movs	r2, #13
 80094cc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	705a      	strb	r2, [r3, #1]
      break;
 80094d4:	e0d8      	b.n	8009688 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80094d6:	2109      	movs	r1, #9
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 f9a5 	bl	8009828 <USBH_Get_CfgDesc>
 80094de:	4603      	mov	r3, r0
 80094e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094e2:	7bbb      	ldrb	r3, [r7, #14]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d103      	bne.n	80094f0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2204      	movs	r2, #4
 80094ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80094ee:	e0cd      	b.n	800968c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094f0:	7bbb      	ldrb	r3, [r7, #14]
 80094f2:	2b03      	cmp	r3, #3
 80094f4:	f040 80ca 	bne.w	800968c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094fe:	3301      	adds	r3, #1
 8009500:	b2da      	uxtb	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800950e:	2b03      	cmp	r3, #3
 8009510:	d903      	bls.n	800951a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	220d      	movs	r2, #13
 8009516:	701a      	strb	r2, [r3, #0]
      break;
 8009518:	e0b8      	b.n	800968c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	795b      	ldrb	r3, [r3, #5]
 800951e:	4619      	mov	r1, r3
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f001 f857 	bl	800a5d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	791b      	ldrb	r3, [r3, #4]
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 f851 	bl	800a5d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	701a      	strb	r2, [r3, #0]
      break;
 800953e:	e0a5      	b.n	800968c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009546:	4619      	mov	r1, r3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f96d 	bl	8009828 <USBH_Get_CfgDesc>
 800954e:	4603      	mov	r3, r0
 8009550:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009552:	7bbb      	ldrb	r3, [r7, #14]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d103      	bne.n	8009560 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2205      	movs	r2, #5
 800955c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800955e:	e097      	b.n	8009690 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009560:	7bbb      	ldrb	r3, [r7, #14]
 8009562:	2b03      	cmp	r3, #3
 8009564:	f040 8094 	bne.w	8009690 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800956e:	3301      	adds	r3, #1
 8009570:	b2da      	uxtb	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800957e:	2b03      	cmp	r3, #3
 8009580:	d903      	bls.n	800958a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	220d      	movs	r2, #13
 8009586:	701a      	strb	r2, [r3, #0]
      break;
 8009588:	e082      	b.n	8009690 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	795b      	ldrb	r3, [r3, #5]
 800958e:	4619      	mov	r1, r3
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f001 f81f 	bl	800a5d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	791b      	ldrb	r3, [r3, #4]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 f819 	bl	800a5d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
      break;
 80095ae:	e06f      	b.n	8009690 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d019      	beq.n	80095ee <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80095c6:	23ff      	movs	r3, #255	@ 0xff
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 f957 	bl	800987c <USBH_Get_StringDesc>
 80095ce:	4603      	mov	r3, r0
 80095d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80095d2:	7bbb      	ldrb	r3, [r7, #14]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d103      	bne.n	80095e0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2206      	movs	r2, #6
 80095dc:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80095de:	e059      	b.n	8009694 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d156      	bne.n	8009694 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2206      	movs	r2, #6
 80095ea:	705a      	strb	r2, [r3, #1]
      break;
 80095ec:	e052      	b.n	8009694 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2206      	movs	r2, #6
 80095f2:	705a      	strb	r2, [r3, #1]
      break;
 80095f4:	e04e      	b.n	8009694 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d019      	beq.n	8009634 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800960c:	23ff      	movs	r3, #255	@ 0xff
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f934 	bl	800987c <USBH_Get_StringDesc>
 8009614:	4603      	mov	r3, r0
 8009616:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009618:	7bbb      	ldrb	r3, [r7, #14]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d103      	bne.n	8009626 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2207      	movs	r2, #7
 8009622:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009624:	e038      	b.n	8009698 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009626:	7bbb      	ldrb	r3, [r7, #14]
 8009628:	2b03      	cmp	r3, #3
 800962a:	d135      	bne.n	8009698 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2207      	movs	r2, #7
 8009630:	705a      	strb	r2, [r3, #1]
      break;
 8009632:	e031      	b.n	8009698 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2207      	movs	r2, #7
 8009638:	705a      	strb	r2, [r3, #1]
      break;
 800963a:	e02d      	b.n	8009698 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009642:	2b00      	cmp	r3, #0
 8009644:	d017      	beq.n	8009676 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009652:	23ff      	movs	r3, #255	@ 0xff
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 f911 	bl	800987c <USBH_Get_StringDesc>
 800965a:	4603      	mov	r3, r0
 800965c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800965e:	7bbb      	ldrb	r3, [r7, #14]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d102      	bne.n	800966a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009664:	2300      	movs	r3, #0
 8009666:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009668:	e018      	b.n	800969c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800966a:	7bbb      	ldrb	r3, [r7, #14]
 800966c:	2b03      	cmp	r3, #3
 800966e:	d115      	bne.n	800969c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	73fb      	strb	r3, [r7, #15]
      break;
 8009674:	e012      	b.n	800969c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009676:	2300      	movs	r3, #0
 8009678:	73fb      	strb	r3, [r7, #15]
      break;
 800967a:	e00f      	b.n	800969c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800967c:	bf00      	nop
 800967e:	e00e      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009680:	bf00      	nop
 8009682:	e00c      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009684:	bf00      	nop
 8009686:	e00a      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009688:	bf00      	nop
 800968a:	e008      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 800968c:	bf00      	nop
 800968e:	e006      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009690:	bf00      	nop
 8009692:	e004      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009694:	bf00      	nop
 8009696:	e002      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 8009698:	bf00      	nop
 800969a:	e000      	b.n	800969e <USBH_HandleEnum+0x3b6>
      break;
 800969c:	bf00      	nop
  }
  return Status;
 800969e:	7bfb      	ldrb	r3, [r7, #15]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80096ba:	bf00      	nop
 80096bc:	370c      	adds	r7, #12
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr

080096c6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80096d4:	1c5a      	adds	r2, r3, #1
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 f804 	bl	80096ea <USBH_HandleSof>
}
 80096e2:	bf00      	nop
 80096e4:	3708      	adds	r7, #8
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b082      	sub	sp, #8
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	b2db      	uxtb	r3, r3
 80096f8:	2b0b      	cmp	r3, #11
 80096fa:	d10a      	bne.n	8009712 <USBH_HandleSof+0x28>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009702:	2b00      	cmp	r3, #0
 8009704:	d005      	beq.n	8009712 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800970c:	699b      	ldr	r3, [r3, #24]
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	4798      	blx	r3
  }
}
 8009712:	bf00      	nop
 8009714:	3708      	adds	r7, #8
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800971a:	b480      	push	{r7}
 800971c:	b083      	sub	sp, #12
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800972a:	bf00      	nop
}
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr

08009736 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009736:	b480      	push	{r7}
 8009738:	b083      	sub	sp, #12
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2201      	movs	r2, #1
 800974a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800974e:	bf00      	nop
}
 8009750:	370c      	adds	r7, #12
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr

0800975a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800975a:	b480      	push	{r7}
 800975c:	b083      	sub	sp, #12
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	370c      	adds	r7, #12
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2201      	movs	r2, #1
 8009794:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f001 f8c0 	bl	800a92e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	791b      	ldrb	r3, [r3, #4]
 80097b2:	4619      	mov	r1, r3
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 ff0d 	bl	800a5d4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	795b      	ldrb	r3, [r3, #5]
 80097be:	4619      	mov	r1, r3
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 ff07 	bl	800a5d4 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3708      	adds	r7, #8
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af02      	add	r7, sp, #8
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80097dc:	887b      	ldrh	r3, [r7, #2]
 80097de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097e2:	d901      	bls.n	80097e8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e01b      	b.n	8009820 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80097ee:	887b      	ldrh	r3, [r7, #2]
 80097f0:	9300      	str	r3, [sp, #0]
 80097f2:	4613      	mov	r3, r2
 80097f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80097f8:	2100      	movs	r1, #0
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f872 	bl	80098e4 <USBH_GetDescriptor>
 8009800:	4603      	mov	r3, r0
 8009802:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009804:	7bfb      	ldrb	r3, [r7, #15]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d109      	bne.n	800981e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009810:	887a      	ldrh	r2, [r7, #2]
 8009812:	4619      	mov	r1, r3
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f929 	bl	8009a6c <USBH_ParseDevDesc>
 800981a:	4603      	mov	r3, r0
 800981c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800981e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3710      	adds	r7, #16
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b086      	sub	sp, #24
 800982c:	af02      	add	r7, sp, #8
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	331c      	adds	r3, #28
 8009838:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800983a:	887b      	ldrh	r3, [r7, #2]
 800983c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009840:	d901      	bls.n	8009846 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009842:	2303      	movs	r3, #3
 8009844:	e016      	b.n	8009874 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009846:	887b      	ldrh	r3, [r7, #2]
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009850:	2100      	movs	r1, #0
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 f846 	bl	80098e4 <USBH_GetDescriptor>
 8009858:	4603      	mov	r3, r0
 800985a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800985c:	7bfb      	ldrb	r3, [r7, #15]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d107      	bne.n	8009872 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009862:	887b      	ldrh	r3, [r7, #2]
 8009864:	461a      	mov	r2, r3
 8009866:	68b9      	ldr	r1, [r7, #8]
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f9af 	bl	8009bcc <USBH_ParseCfgDesc>
 800986e:	4603      	mov	r3, r0
 8009870:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009872:	7bfb      	ldrb	r3, [r7, #15]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af02      	add	r7, sp, #8
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	607a      	str	r2, [r7, #4]
 8009886:	461a      	mov	r2, r3
 8009888:	460b      	mov	r3, r1
 800988a:	72fb      	strb	r3, [r7, #11]
 800988c:	4613      	mov	r3, r2
 800988e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009890:	893b      	ldrh	r3, [r7, #8]
 8009892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009896:	d802      	bhi.n	800989e <USBH_Get_StringDesc+0x22>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d101      	bne.n	80098a2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800989e:	2303      	movs	r3, #3
 80098a0:	e01c      	b.n	80098dc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80098a2:	7afb      	ldrb	r3, [r7, #11]
 80098a4:	b29b      	uxth	r3, r3
 80098a6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80098aa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80098b2:	893b      	ldrh	r3, [r7, #8]
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	460b      	mov	r3, r1
 80098b8:	2100      	movs	r1, #0
 80098ba:	68f8      	ldr	r0, [r7, #12]
 80098bc:	f000 f812 	bl	80098e4 <USBH_GetDescriptor>
 80098c0:	4603      	mov	r3, r0
 80098c2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80098c4:	7dfb      	ldrb	r3, [r7, #23]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d107      	bne.n	80098da <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80098d0:	893a      	ldrh	r2, [r7, #8]
 80098d2:	6879      	ldr	r1, [r7, #4]
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 fb8c 	bl	8009ff2 <USBH_ParseStringDesc>
  }

  return status;
 80098da:	7dfb      	ldrb	r3, [r7, #23]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3718      	adds	r7, #24
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	607b      	str	r3, [r7, #4]
 80098ee:	460b      	mov	r3, r1
 80098f0:	72fb      	strb	r3, [r7, #11]
 80098f2:	4613      	mov	r3, r2
 80098f4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	789b      	ldrb	r3, [r3, #2]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d11c      	bne.n	8009938 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80098fe:	7afb      	ldrb	r3, [r7, #11]
 8009900:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009904:	b2da      	uxtb	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2206      	movs	r2, #6
 800990e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	893a      	ldrh	r2, [r7, #8]
 8009914:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009916:	893b      	ldrh	r3, [r7, #8]
 8009918:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800991c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009920:	d104      	bne.n	800992c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f240 4209 	movw	r2, #1033	@ 0x409
 8009928:	829a      	strh	r2, [r3, #20]
 800992a:	e002      	b.n	8009932 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2200      	movs	r2, #0
 8009930:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	8b3a      	ldrh	r2, [r7, #24]
 8009936:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009938:	8b3b      	ldrh	r3, [r7, #24]
 800993a:	461a      	mov	r2, r3
 800993c:	6879      	ldr	r1, [r7, #4]
 800993e:	68f8      	ldr	r0, [r7, #12]
 8009940:	f000 fba4 	bl	800a08c <USBH_CtlReq>
 8009944:	4603      	mov	r3, r0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b082      	sub	sp, #8
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
 8009956:	460b      	mov	r3, r1
 8009958:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	789b      	ldrb	r3, [r3, #2]
 800995e:	2b01      	cmp	r3, #1
 8009960:	d10f      	bne.n	8009982 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2205      	movs	r2, #5
 800996c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800996e:	78fb      	ldrb	r3, [r7, #3]
 8009970:	b29a      	uxth	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009982:	2200      	movs	r2, #0
 8009984:	2100      	movs	r1, #0
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 fb80 	bl	800a08c <USBH_CtlReq>
 800998c:	4603      	mov	r3, r0
}
 800998e:	4618      	mov	r0, r3
 8009990:	3708      	adds	r7, #8
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009996:	b580      	push	{r7, lr}
 8009998:	b082      	sub	sp, #8
 800999a:	af00      	add	r7, sp, #0
 800999c:	6078      	str	r0, [r7, #4]
 800999e:	460b      	mov	r3, r1
 80099a0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	789b      	ldrb	r3, [r3, #2]
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d10e      	bne.n	80099c8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2209      	movs	r2, #9
 80099b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	887a      	ldrh	r2, [r7, #2]
 80099ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80099c8:	2200      	movs	r2, #0
 80099ca:	2100      	movs	r1, #0
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 fb5d 	bl	800a08c <USBH_CtlReq>
 80099d2:	4603      	mov	r3, r0
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3708      	adds	r7, #8
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	460b      	mov	r3, r1
 80099e6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	789b      	ldrb	r3, [r3, #2]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d10f      	bne.n	8009a10 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2203      	movs	r2, #3
 80099fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80099fc:	78fb      	ldrb	r3, [r7, #3]
 80099fe:	b29a      	uxth	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a10:	2200      	movs	r2, #0
 8009a12:	2100      	movs	r1, #0
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fb39 	bl	800a08c <USBH_CtlReq>
 8009a1a:	4603      	mov	r3, r0
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	789b      	ldrb	r3, [r3, #2]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d10f      	bne.n	8009a58 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2201      	movs	r2, #1
 8009a42:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009a4a:	78fb      	ldrb	r3, [r7, #3]
 8009a4c:	b29a      	uxth	r2, r3
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a58:	2200      	movs	r2, #0
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fb15 	bl	800a08c <USBH_CtlReq>
 8009a62:	4603      	mov	r3, r0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3708      	adds	r7, #8
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	4613      	mov	r3, r2
 8009a78:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009a80:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d101      	bne.n	8009a90 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	e094      	b.n	8009bba <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	781a      	ldrb	r2, [r3, #0]
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	785a      	ldrb	r2, [r3, #1]
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	3302      	adds	r3, #2
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	3303      	adds	r3, #3
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	021b      	lsls	r3, r3, #8
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	b29a      	uxth	r2, r3
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	791a      	ldrb	r2, [r3, #4]
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	795a      	ldrb	r2, [r3, #5]
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	799a      	ldrb	r2, [r3, #6]
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	79da      	ldrb	r2, [r3, #7]
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d004      	beq.n	8009aee <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d11b      	bne.n	8009b26 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	79db      	ldrb	r3, [r3, #7]
 8009af2:	2b20      	cmp	r3, #32
 8009af4:	dc0f      	bgt.n	8009b16 <USBH_ParseDevDesc+0xaa>
 8009af6:	2b08      	cmp	r3, #8
 8009af8:	db0f      	blt.n	8009b1a <USBH_ParseDevDesc+0xae>
 8009afa:	3b08      	subs	r3, #8
 8009afc:	4a32      	ldr	r2, [pc, #200]	@ (8009bc8 <USBH_ParseDevDesc+0x15c>)
 8009afe:	fa22 f303 	lsr.w	r3, r2, r3
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	bf14      	ite	ne
 8009b0a:	2301      	movne	r3, #1
 8009b0c:	2300      	moveq	r3, #0
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d106      	bne.n	8009b22 <USBH_ParseDevDesc+0xb6>
 8009b14:	e001      	b.n	8009b1a <USBH_ParseDevDesc+0xae>
 8009b16:	2b40      	cmp	r3, #64	@ 0x40
 8009b18:	d003      	beq.n	8009b22 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	71da      	strb	r2, [r3, #7]
        break;
 8009b20:	e000      	b.n	8009b24 <USBH_ParseDevDesc+0xb8>
        break;
 8009b22:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009b24:	e00e      	b.n	8009b44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b2c:	2b02      	cmp	r3, #2
 8009b2e:	d107      	bne.n	8009b40 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	79db      	ldrb	r3, [r3, #7]
 8009b34:	2b08      	cmp	r3, #8
 8009b36:	d005      	beq.n	8009b44 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	2208      	movs	r2, #8
 8009b3c:	71da      	strb	r2, [r3, #7]
 8009b3e:	e001      	b.n	8009b44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009b40:	2303      	movs	r3, #3
 8009b42:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009b44:	88fb      	ldrh	r3, [r7, #6]
 8009b46:	2b08      	cmp	r3, #8
 8009b48:	d936      	bls.n	8009bb8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	3308      	adds	r3, #8
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	461a      	mov	r2, r3
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	3309      	adds	r3, #9
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	021b      	lsls	r3, r3, #8
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	b29a      	uxth	r2, r3
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	330a      	adds	r3, #10
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	330b      	adds	r3, #11
 8009b70:	781b      	ldrb	r3, [r3, #0]
 8009b72:	021b      	lsls	r3, r3, #8
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	4313      	orrs	r3, r2
 8009b78:	b29a      	uxth	r2, r3
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	330c      	adds	r3, #12
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	461a      	mov	r2, r3
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	330d      	adds	r3, #13
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	021b      	lsls	r3, r3, #8
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	4313      	orrs	r3, r2
 8009b92:	b29a      	uxth	r2, r3
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	7b9a      	ldrb	r2, [r3, #14]
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	7bda      	ldrb	r2, [r3, #15]
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	7c1a      	ldrb	r2, [r3, #16]
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	7c5a      	ldrb	r2, [r3, #17]
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	371c      	adds	r7, #28
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	01000101 	.word	0x01000101

08009bcc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b08c      	sub	sp, #48	@ 0x30
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	4613      	mov	r3, r2
 8009bd8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009be0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009be8:	2300      	movs	r3, #0
 8009bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d101      	bne.n	8009bfe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009bfa:	2302      	movs	r3, #2
 8009bfc:	e0de      	b.n	8009dbc <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	2b09      	cmp	r3, #9
 8009c08:	d002      	beq.n	8009c10 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0c:	2209      	movs	r2, #9
 8009c0e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	781a      	ldrb	r2, [r3, #0]
 8009c14:	6a3b      	ldr	r3, [r7, #32]
 8009c16:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	785a      	ldrb	r2, [r3, #1]
 8009c1c:	6a3b      	ldr	r3, [r7, #32]
 8009c1e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	3302      	adds	r3, #2
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	3303      	adds	r3, #3
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	021b      	lsls	r3, r3, #8
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	4313      	orrs	r3, r2
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c3a:	bf28      	it	cs
 8009c3c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	6a3b      	ldr	r3, [r7, #32]
 8009c44:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	791a      	ldrb	r2, [r3, #4]
 8009c4a:	6a3b      	ldr	r3, [r7, #32]
 8009c4c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	795a      	ldrb	r2, [r3, #5]
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	799a      	ldrb	r2, [r3, #6]
 8009c5a:	6a3b      	ldr	r3, [r7, #32]
 8009c5c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	79da      	ldrb	r2, [r3, #7]
 8009c62:	6a3b      	ldr	r3, [r7, #32]
 8009c64:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	7a1a      	ldrb	r2, [r3, #8]
 8009c6a:	6a3b      	ldr	r3, [r7, #32]
 8009c6c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009c6e:	88fb      	ldrh	r3, [r7, #6]
 8009c70:	2b09      	cmp	r3, #9
 8009c72:	f240 80a1 	bls.w	8009db8 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009c76:	2309      	movs	r3, #9
 8009c78:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009c7e:	e085      	b.n	8009d8c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009c80:	f107 0316 	add.w	r3, r7, #22
 8009c84:	4619      	mov	r1, r3
 8009c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c88:	f000 f9e6 	bl	800a058 <USBH_GetNextDesc>
 8009c8c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	785b      	ldrb	r3, [r3, #1]
 8009c92:	2b04      	cmp	r3, #4
 8009c94:	d17a      	bne.n	8009d8c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	2b09      	cmp	r3, #9
 8009c9c:	d002      	beq.n	8009ca4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca0:	2209      	movs	r2, #9
 8009ca2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ca8:	221a      	movs	r2, #26
 8009caa:	fb02 f303 	mul.w	r3, r2, r3
 8009cae:	3308      	adds	r3, #8
 8009cb0:	6a3a      	ldr	r2, [r7, #32]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	3302      	adds	r3, #2
 8009cb6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cba:	69f8      	ldr	r0, [r7, #28]
 8009cbc:	f000 f882 	bl	8009dc4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009cca:	e043      	b.n	8009d54 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009ccc:	f107 0316 	add.w	r3, r7, #22
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cd4:	f000 f9c0 	bl	800a058 <USBH_GetNextDesc>
 8009cd8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cdc:	785b      	ldrb	r3, [r3, #1]
 8009cde:	2b05      	cmp	r3, #5
 8009ce0:	d138      	bne.n	8009d54 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	795b      	ldrb	r3, [r3, #5]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d113      	bne.n	8009d12 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009cea:	69fb      	ldr	r3, [r7, #28]
 8009cec:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009cee:	2b02      	cmp	r3, #2
 8009cf0:	d003      	beq.n	8009cfa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009cf2:	69fb      	ldr	r3, [r7, #28]
 8009cf4:	799b      	ldrb	r3, [r3, #6]
 8009cf6:	2b03      	cmp	r3, #3
 8009cf8:	d10b      	bne.n	8009d12 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	79db      	ldrb	r3, [r3, #7]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d10b      	bne.n	8009d1a <USBH_ParseCfgDesc+0x14e>
 8009d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	2b09      	cmp	r3, #9
 8009d08:	d007      	beq.n	8009d1a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	2209      	movs	r2, #9
 8009d0e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d10:	e003      	b.n	8009d1a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d14:	2207      	movs	r2, #7
 8009d16:	701a      	strb	r2, [r3, #0]
 8009d18:	e000      	b.n	8009d1c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d1a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d24:	3201      	adds	r2, #1
 8009d26:	00d2      	lsls	r2, r2, #3
 8009d28:	211a      	movs	r1, #26
 8009d2a:	fb01 f303 	mul.w	r3, r1, r3
 8009d2e:	4413      	add	r3, r2
 8009d30:	3308      	adds	r3, #8
 8009d32:	6a3a      	ldr	r2, [r7, #32]
 8009d34:	4413      	add	r3, r2
 8009d36:	3304      	adds	r3, #4
 8009d38:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d3c:	69b9      	ldr	r1, [r7, #24]
 8009d3e:	68f8      	ldr	r0, [r7, #12]
 8009d40:	f000 f86f 	bl	8009e22 <USBH_ParseEPDesc>
 8009d44:	4603      	mov	r3, r0
 8009d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009d4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009d4e:	3301      	adds	r3, #1
 8009d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d80a      	bhi.n	8009d72 <USBH_ParseCfgDesc+0x1a6>
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	791b      	ldrb	r3, [r3, #4]
 8009d60:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d204      	bcs.n	8009d72 <USBH_ParseCfgDesc+0x1a6>
 8009d68:	6a3b      	ldr	r3, [r7, #32]
 8009d6a:	885a      	ldrh	r2, [r3, #2]
 8009d6c:	8afb      	ldrh	r3, [r7, #22]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d8ac      	bhi.n	8009ccc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	791b      	ldrb	r3, [r3, #4]
 8009d76:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d201      	bcs.n	8009d82 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e01c      	b.n	8009dbc <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d86:	3301      	adds	r3, #1
 8009d88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d805      	bhi.n	8009da0 <USBH_ParseCfgDesc+0x1d4>
 8009d94:	6a3b      	ldr	r3, [r7, #32]
 8009d96:	885a      	ldrh	r2, [r3, #2]
 8009d98:	8afb      	ldrh	r3, [r7, #22]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	f63f af70 	bhi.w	8009c80 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009da0:	6a3b      	ldr	r3, [r7, #32]
 8009da2:	791b      	ldrb	r3, [r3, #4]
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	bf28      	it	cs
 8009da8:	2302      	movcs	r3, #2
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d201      	bcs.n	8009db8 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009db4:	2303      	movs	r3, #3
 8009db6:	e001      	b.n	8009dbc <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009db8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3730      	adds	r7, #48	@ 0x30
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	781a      	ldrb	r2, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	785a      	ldrb	r2, [r3, #1]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	789a      	ldrb	r2, [r3, #2]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	78da      	ldrb	r2, [r3, #3]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	791a      	ldrb	r2, [r3, #4]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	795a      	ldrb	r2, [r3, #5]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	799a      	ldrb	r2, [r3, #6]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	79da      	ldrb	r2, [r3, #7]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	7a1a      	ldrb	r2, [r3, #8]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	721a      	strb	r2, [r3, #8]
}
 8009e16:	bf00      	nop
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr

08009e22 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b087      	sub	sp, #28
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	60f8      	str	r0, [r7, #12]
 8009e2a:	60b9      	str	r1, [r7, #8]
 8009e2c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	781a      	ldrb	r2, [r3, #0]
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	785a      	ldrb	r2, [r3, #1]
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	789a      	ldrb	r2, [r3, #2]
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	78da      	ldrb	r2, [r3, #3]
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	3304      	adds	r3, #4
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	461a      	mov	r2, r3
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	3305      	adds	r3, #5
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	021b      	lsls	r3, r3, #8
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	4313      	orrs	r3, r2
 8009e66:	b29a      	uxth	r2, r3
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	799a      	ldrb	r2, [r3, #6]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	889b      	ldrh	r3, [r3, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d009      	beq.n	8009e90 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009e80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e84:	d804      	bhi.n	8009e90 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e8e:	d901      	bls.n	8009e94 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009e90:	2303      	movs	r3, #3
 8009e92:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d136      	bne.n	8009f0c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	78db      	ldrb	r3, [r3, #3]
 8009ea2:	f003 0303 	and.w	r3, r3, #3
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	d108      	bne.n	8009ebc <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	889b      	ldrh	r3, [r3, #4]
 8009eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009eb2:	f240 8097 	bls.w	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	75fb      	strb	r3, [r7, #23]
 8009eba:	e093      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	78db      	ldrb	r3, [r3, #3]
 8009ec0:	f003 0303 	and.w	r3, r3, #3
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d107      	bne.n	8009ed8 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	889b      	ldrh	r3, [r3, #4]
 8009ecc:	2b40      	cmp	r3, #64	@ 0x40
 8009ece:	f240 8089 	bls.w	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	75fb      	strb	r3, [r7, #23]
 8009ed6:	e085      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	78db      	ldrb	r3, [r3, #3]
 8009edc:	f003 0303 	and.w	r3, r3, #3
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d005      	beq.n	8009ef0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	78db      	ldrb	r3, [r3, #3]
 8009ee8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009eec:	2b03      	cmp	r3, #3
 8009eee:	d10a      	bne.n	8009f06 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	799b      	ldrb	r3, [r3, #6]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d003      	beq.n	8009f00 <USBH_ParseEPDesc+0xde>
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	799b      	ldrb	r3, [r3, #6]
 8009efc:	2b10      	cmp	r3, #16
 8009efe:	d970      	bls.n	8009fe2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009f00:	2303      	movs	r3, #3
 8009f02:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f04:	e06d      	b.n	8009fe2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f06:	2303      	movs	r3, #3
 8009f08:	75fb      	strb	r3, [r7, #23]
 8009f0a:	e06b      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d13c      	bne.n	8009f90 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	78db      	ldrb	r3, [r3, #3]
 8009f1a:	f003 0303 	and.w	r3, r3, #3
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d005      	beq.n	8009f2e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	78db      	ldrb	r3, [r3, #3]
 8009f26:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d106      	bne.n	8009f3c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	889b      	ldrh	r3, [r3, #4]
 8009f32:	2b40      	cmp	r3, #64	@ 0x40
 8009f34:	d956      	bls.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f36:	2303      	movs	r3, #3
 8009f38:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f3a:	e053      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	78db      	ldrb	r3, [r3, #3]
 8009f40:	f003 0303 	and.w	r3, r3, #3
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d10e      	bne.n	8009f66 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	799b      	ldrb	r3, [r3, #6]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d007      	beq.n	8009f60 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009f54:	2b10      	cmp	r3, #16
 8009f56:	d803      	bhi.n	8009f60 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009f5c:	2b40      	cmp	r3, #64	@ 0x40
 8009f5e:	d941      	bls.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f60:	2303      	movs	r3, #3
 8009f62:	75fb      	strb	r3, [r7, #23]
 8009f64:	e03e      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	78db      	ldrb	r3, [r3, #3]
 8009f6a:	f003 0303 	and.w	r3, r3, #3
 8009f6e:	2b03      	cmp	r3, #3
 8009f70:	d10b      	bne.n	8009f8a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	799b      	ldrb	r3, [r3, #6]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d004      	beq.n	8009f84 <USBH_ParseEPDesc+0x162>
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	889b      	ldrh	r3, [r3, #4]
 8009f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f82:	d32f      	bcc.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f84:	2303      	movs	r3, #3
 8009f86:	75fb      	strb	r3, [r7, #23]
 8009f88:	e02c      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	75fb      	strb	r3, [r7, #23]
 8009f8e:	e029      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d120      	bne.n	8009fdc <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	78db      	ldrb	r3, [r3, #3]
 8009f9e:	f003 0303 	and.w	r3, r3, #3
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d106      	bne.n	8009fb4 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	889b      	ldrh	r3, [r3, #4]
 8009faa:	2b08      	cmp	r3, #8
 8009fac:	d01a      	beq.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	75fb      	strb	r3, [r7, #23]
 8009fb2:	e017      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	78db      	ldrb	r3, [r3, #3]
 8009fb8:	f003 0303 	and.w	r3, r3, #3
 8009fbc:	2b03      	cmp	r3, #3
 8009fbe:	d10a      	bne.n	8009fd6 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	799b      	ldrb	r3, [r3, #6]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d003      	beq.n	8009fd0 <USBH_ParseEPDesc+0x1ae>
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	889b      	ldrh	r3, [r3, #4]
 8009fcc:	2b08      	cmp	r3, #8
 8009fce:	d909      	bls.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	75fb      	strb	r3, [r7, #23]
 8009fd4:	e006      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	75fb      	strb	r3, [r7, #23]
 8009fda:	e003      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	75fb      	strb	r3, [r7, #23]
 8009fe0:	e000      	b.n	8009fe4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009fe2:	bf00      	nop
  }

  return status;
 8009fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	371c      	adds	r7, #28
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr

08009ff2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009ff2:	b480      	push	{r7}
 8009ff4:	b087      	sub	sp, #28
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	60f8      	str	r0, [r7, #12]
 8009ffa:	60b9      	str	r1, [r7, #8]
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	3301      	adds	r3, #1
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	2b03      	cmp	r3, #3
 800a008:	d120      	bne.n	800a04c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	1e9a      	subs	r2, r3, #2
 800a010:	88fb      	ldrh	r3, [r7, #6]
 800a012:	4293      	cmp	r3, r2
 800a014:	bf28      	it	cs
 800a016:	4613      	movcs	r3, r2
 800a018:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	3302      	adds	r3, #2
 800a01e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a020:	2300      	movs	r3, #0
 800a022:	82fb      	strh	r3, [r7, #22]
 800a024:	e00b      	b.n	800a03e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a026:	8afb      	ldrh	r3, [r7, #22]
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	4413      	add	r3, r2
 800a02c:	781a      	ldrb	r2, [r3, #0]
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	3301      	adds	r3, #1
 800a036:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a038:	8afb      	ldrh	r3, [r7, #22]
 800a03a:	3302      	adds	r3, #2
 800a03c:	82fb      	strh	r3, [r7, #22]
 800a03e:	8afa      	ldrh	r2, [r7, #22]
 800a040:	8abb      	ldrh	r3, [r7, #20]
 800a042:	429a      	cmp	r2, r3
 800a044:	d3ef      	bcc.n	800a026 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	2200      	movs	r2, #0
 800a04a:	701a      	strb	r2, [r3, #0]
  }
}
 800a04c:	bf00      	nop
 800a04e:	371c      	adds	r7, #28
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a058:	b480      	push	{r7}
 800a05a:	b085      	sub	sp, #20
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	881b      	ldrh	r3, [r3, #0]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	7812      	ldrb	r2, [r2, #0]
 800a06a:	4413      	add	r3, r2
 800a06c:	b29a      	uxth	r2, r3
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4413      	add	r3, r2
 800a07c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a07e:	68fb      	ldr	r3, [r7, #12]
}
 800a080:	4618      	mov	r0, r3
 800a082:	3714      	adds	r7, #20
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr

0800a08c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
 800a092:	60f8      	str	r0, [r7, #12]
 800a094:	60b9      	str	r1, [r7, #8]
 800a096:	4613      	mov	r3, r2
 800a098:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a09a:	2301      	movs	r3, #1
 800a09c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	789b      	ldrb	r3, [r3, #2]
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	d002      	beq.n	800a0ac <USBH_CtlReq+0x20>
 800a0a6:	2b02      	cmp	r3, #2
 800a0a8:	d00f      	beq.n	800a0ca <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a0aa:	e027      	b.n	800a0fc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	68ba      	ldr	r2, [r7, #8]
 800a0b0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	88fa      	ldrh	r2, [r7, #6]
 800a0b6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	75fb      	strb	r3, [r7, #23]
      break;
 800a0c8:	e018      	b.n	800a0fc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f000 f81c 	bl	800a108 <USBH_HandleControl>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a0d4:	7dfb      	ldrb	r3, [r7, #23]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d002      	beq.n	800a0e0 <USBH_CtlReq+0x54>
 800a0da:	7dfb      	ldrb	r3, [r7, #23]
 800a0dc:	2b03      	cmp	r3, #3
 800a0de:	d106      	bne.n	800a0ee <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	761a      	strb	r2, [r3, #24]
      break;
 800a0ec:	e005      	b.n	800a0fa <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a0ee:	7dfb      	ldrb	r3, [r7, #23]
 800a0f0:	2b02      	cmp	r3, #2
 800a0f2:	d102      	bne.n	800a0fa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	709a      	strb	r2, [r3, #2]
      break;
 800a0fa:	bf00      	nop
  }
  return status;
 800a0fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3718      	adds	r7, #24
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b086      	sub	sp, #24
 800a10c:	af02      	add	r7, sp, #8
 800a10e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a110:	2301      	movs	r3, #1
 800a112:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a114:	2300      	movs	r3, #0
 800a116:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	7e1b      	ldrb	r3, [r3, #24]
 800a11c:	3b01      	subs	r3, #1
 800a11e:	2b0a      	cmp	r3, #10
 800a120:	f200 8157 	bhi.w	800a3d2 <USBH_HandleControl+0x2ca>
 800a124:	a201      	add	r2, pc, #4	@ (adr r2, 800a12c <USBH_HandleControl+0x24>)
 800a126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a12a:	bf00      	nop
 800a12c:	0800a159 	.word	0x0800a159
 800a130:	0800a173 	.word	0x0800a173
 800a134:	0800a1dd 	.word	0x0800a1dd
 800a138:	0800a203 	.word	0x0800a203
 800a13c:	0800a23d 	.word	0x0800a23d
 800a140:	0800a267 	.word	0x0800a267
 800a144:	0800a2b9 	.word	0x0800a2b9
 800a148:	0800a2db 	.word	0x0800a2db
 800a14c:	0800a317 	.word	0x0800a317
 800a150:	0800a33d 	.word	0x0800a33d
 800a154:	0800a37b 	.word	0x0800a37b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f103 0110 	add.w	r1, r3, #16
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	795b      	ldrb	r3, [r3, #5]
 800a162:	461a      	mov	r2, r3
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f945 	bl	800a3f4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2202      	movs	r2, #2
 800a16e:	761a      	strb	r2, [r3, #24]
      break;
 800a170:	e13a      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	795b      	ldrb	r3, [r3, #5]
 800a176:	4619      	mov	r1, r3
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fcc7 	bl	800ab0c <USBH_LL_GetURBState>
 800a17e:	4603      	mov	r3, r0
 800a180:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a182:	7bbb      	ldrb	r3, [r7, #14]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d11e      	bne.n	800a1c6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	7c1b      	ldrb	r3, [r3, #16]
 800a18c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a190:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	8adb      	ldrh	r3, [r3, #22]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d00a      	beq.n	800a1b0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a19a:	7b7b      	ldrb	r3, [r7, #13]
 800a19c:	2b80      	cmp	r3, #128	@ 0x80
 800a19e:	d103      	bne.n	800a1a8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2203      	movs	r2, #3
 800a1a4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a1a6:	e116      	b.n	800a3d6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2205      	movs	r2, #5
 800a1ac:	761a      	strb	r2, [r3, #24]
      break;
 800a1ae:	e112      	b.n	800a3d6 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a1b0:	7b7b      	ldrb	r3, [r7, #13]
 800a1b2:	2b80      	cmp	r3, #128	@ 0x80
 800a1b4:	d103      	bne.n	800a1be <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2209      	movs	r2, #9
 800a1ba:	761a      	strb	r2, [r3, #24]
      break;
 800a1bc:	e10b      	b.n	800a3d6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2207      	movs	r2, #7
 800a1c2:	761a      	strb	r2, [r3, #24]
      break;
 800a1c4:	e107      	b.n	800a3d6 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a1c6:	7bbb      	ldrb	r3, [r7, #14]
 800a1c8:	2b04      	cmp	r3, #4
 800a1ca:	d003      	beq.n	800a1d4 <USBH_HandleControl+0xcc>
 800a1cc:	7bbb      	ldrb	r3, [r7, #14]
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	f040 8101 	bne.w	800a3d6 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	220b      	movs	r2, #11
 800a1d8:	761a      	strb	r2, [r3, #24]
      break;
 800a1da:	e0fc      	b.n	800a3d6 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6899      	ldr	r1, [r3, #8]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	899a      	ldrh	r2, [r3, #12]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	791b      	ldrb	r3, [r3, #4]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 f93c 	bl	800a472 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2204      	movs	r2, #4
 800a1fe:	761a      	strb	r2, [r3, #24]
      break;
 800a200:	e0f2      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	791b      	ldrb	r3, [r3, #4]
 800a206:	4619      	mov	r1, r3
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fc7f 	bl	800ab0c <USBH_LL_GetURBState>
 800a20e:	4603      	mov	r3, r0
 800a210:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a212:	7bbb      	ldrb	r3, [r7, #14]
 800a214:	2b01      	cmp	r3, #1
 800a216:	d103      	bne.n	800a220 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2209      	movs	r2, #9
 800a21c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a21e:	e0dc      	b.n	800a3da <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a220:	7bbb      	ldrb	r3, [r7, #14]
 800a222:	2b05      	cmp	r3, #5
 800a224:	d102      	bne.n	800a22c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a226:	2303      	movs	r3, #3
 800a228:	73fb      	strb	r3, [r7, #15]
      break;
 800a22a:	e0d6      	b.n	800a3da <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a22c:	7bbb      	ldrb	r3, [r7, #14]
 800a22e:	2b04      	cmp	r3, #4
 800a230:	f040 80d3 	bne.w	800a3da <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	220b      	movs	r2, #11
 800a238:	761a      	strb	r2, [r3, #24]
      break;
 800a23a:	e0ce      	b.n	800a3da <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6899      	ldr	r1, [r3, #8]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	899a      	ldrh	r2, [r3, #12]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	795b      	ldrb	r3, [r3, #5]
 800a248:	2001      	movs	r0, #1
 800a24a:	9000      	str	r0, [sp, #0]
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 f8eb 	bl	800a428 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a258:	b29a      	uxth	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2206      	movs	r2, #6
 800a262:	761a      	strb	r2, [r3, #24]
      break;
 800a264:	e0c0      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	795b      	ldrb	r3, [r3, #5]
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 fc4d 	bl	800ab0c <USBH_LL_GetURBState>
 800a272:	4603      	mov	r3, r0
 800a274:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a276:	7bbb      	ldrb	r3, [r7, #14]
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d103      	bne.n	800a284 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2207      	movs	r2, #7
 800a280:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a282:	e0ac      	b.n	800a3de <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a284:	7bbb      	ldrb	r3, [r7, #14]
 800a286:	2b05      	cmp	r3, #5
 800a288:	d105      	bne.n	800a296 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	220c      	movs	r2, #12
 800a28e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a290:	2303      	movs	r3, #3
 800a292:	73fb      	strb	r3, [r7, #15]
      break;
 800a294:	e0a3      	b.n	800a3de <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a296:	7bbb      	ldrb	r3, [r7, #14]
 800a298:	2b02      	cmp	r3, #2
 800a29a:	d103      	bne.n	800a2a4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2205      	movs	r2, #5
 800a2a0:	761a      	strb	r2, [r3, #24]
      break;
 800a2a2:	e09c      	b.n	800a3de <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a2a4:	7bbb      	ldrb	r3, [r7, #14]
 800a2a6:	2b04      	cmp	r3, #4
 800a2a8:	f040 8099 	bne.w	800a3de <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	220b      	movs	r2, #11
 800a2b0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a2b2:	2302      	movs	r3, #2
 800a2b4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2b6:	e092      	b.n	800a3de <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	791b      	ldrb	r3, [r3, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	2100      	movs	r1, #0
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f000 f8d6 	bl	800a472 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a2cc:	b29a      	uxth	r2, r3
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2208      	movs	r2, #8
 800a2d6:	761a      	strb	r2, [r3, #24]

      break;
 800a2d8:	e086      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	791b      	ldrb	r3, [r3, #4]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f000 fc13 	bl	800ab0c <USBH_LL_GetURBState>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a2ea:	7bbb      	ldrb	r3, [r7, #14]
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d105      	bne.n	800a2fc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	220d      	movs	r2, #13
 800a2f4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a2fa:	e072      	b.n	800a3e2 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a2fc:	7bbb      	ldrb	r3, [r7, #14]
 800a2fe:	2b04      	cmp	r3, #4
 800a300:	d103      	bne.n	800a30a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	220b      	movs	r2, #11
 800a306:	761a      	strb	r2, [r3, #24]
      break;
 800a308:	e06b      	b.n	800a3e2 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a30a:	7bbb      	ldrb	r3, [r7, #14]
 800a30c:	2b05      	cmp	r3, #5
 800a30e:	d168      	bne.n	800a3e2 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a310:	2303      	movs	r3, #3
 800a312:	73fb      	strb	r3, [r7, #15]
      break;
 800a314:	e065      	b.n	800a3e2 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	795b      	ldrb	r3, [r3, #5]
 800a31a:	2201      	movs	r2, #1
 800a31c:	9200      	str	r2, [sp, #0]
 800a31e:	2200      	movs	r2, #0
 800a320:	2100      	movs	r1, #0
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f880 	bl	800a428 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a32e:	b29a      	uxth	r2, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	220a      	movs	r2, #10
 800a338:	761a      	strb	r2, [r3, #24]
      break;
 800a33a:	e055      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	795b      	ldrb	r3, [r3, #5]
 800a340:	4619      	mov	r1, r3
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fbe2 	bl	800ab0c <USBH_LL_GetURBState>
 800a348:	4603      	mov	r3, r0
 800a34a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d105      	bne.n	800a35e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	220d      	movs	r2, #13
 800a35a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a35c:	e043      	b.n	800a3e6 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b02      	cmp	r3, #2
 800a362:	d103      	bne.n	800a36c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2209      	movs	r2, #9
 800a368:	761a      	strb	r2, [r3, #24]
      break;
 800a36a:	e03c      	b.n	800a3e6 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a36c:	7bbb      	ldrb	r3, [r7, #14]
 800a36e:	2b04      	cmp	r3, #4
 800a370:	d139      	bne.n	800a3e6 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	220b      	movs	r2, #11
 800a376:	761a      	strb	r2, [r3, #24]
      break;
 800a378:	e035      	b.n	800a3e6 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	7e5b      	ldrb	r3, [r3, #25]
 800a37e:	3301      	adds	r3, #1
 800a380:	b2da      	uxtb	r2, r3
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	765a      	strb	r2, [r3, #25]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	7e5b      	ldrb	r3, [r3, #25]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d806      	bhi.n	800a39c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2201      	movs	r2, #1
 800a392:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a39a:	e025      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a3a2:	2106      	movs	r1, #6
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	795b      	ldrb	r3, [r3, #5]
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f90d 	bl	800a5d4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	791b      	ldrb	r3, [r3, #4]
 800a3be:	4619      	mov	r1, r3
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f907 	bl	800a5d4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a3cc:	2302      	movs	r3, #2
 800a3ce:	73fb      	strb	r3, [r7, #15]
      break;
 800a3d0:	e00a      	b.n	800a3e8 <USBH_HandleControl+0x2e0>

    default:
      break;
 800a3d2:	bf00      	nop
 800a3d4:	e008      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
      break;
 800a3d6:	bf00      	nop
 800a3d8:	e006      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
      break;
 800a3da:	bf00      	nop
 800a3dc:	e004      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
      break;
 800a3de:	bf00      	nop
 800a3e0:	e002      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
      break;
 800a3e2:	bf00      	nop
 800a3e4:	e000      	b.n	800a3e8 <USBH_HandleControl+0x2e0>
      break;
 800a3e6:	bf00      	nop
  }

  return status;
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3710      	adds	r7, #16
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop

0800a3f4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b088      	sub	sp, #32
 800a3f8:	af04      	add	r7, sp, #16
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	4613      	mov	r3, r2
 800a400:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a402:	79f9      	ldrb	r1, [r7, #7]
 800a404:	2300      	movs	r3, #0
 800a406:	9303      	str	r3, [sp, #12]
 800a408:	2308      	movs	r3, #8
 800a40a:	9302      	str	r3, [sp, #8]
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	9301      	str	r3, [sp, #4]
 800a410:	2300      	movs	r3, #0
 800a412:	9300      	str	r3, [sp, #0]
 800a414:	2300      	movs	r3, #0
 800a416:	2200      	movs	r2, #0
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 fb46 	bl	800aaaa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3710      	adds	r7, #16
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b088      	sub	sp, #32
 800a42c:	af04      	add	r7, sp, #16
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	4611      	mov	r1, r2
 800a434:	461a      	mov	r2, r3
 800a436:	460b      	mov	r3, r1
 800a438:	80fb      	strh	r3, [r7, #6]
 800a43a:	4613      	mov	r3, r2
 800a43c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a444:	2b00      	cmp	r3, #0
 800a446:	d001      	beq.n	800a44c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a44c:	7979      	ldrb	r1, [r7, #5]
 800a44e:	7e3b      	ldrb	r3, [r7, #24]
 800a450:	9303      	str	r3, [sp, #12]
 800a452:	88fb      	ldrh	r3, [r7, #6]
 800a454:	9302      	str	r3, [sp, #8]
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	2301      	movs	r3, #1
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	2300      	movs	r3, #0
 800a460:	2200      	movs	r2, #0
 800a462:	68f8      	ldr	r0, [r7, #12]
 800a464:	f000 fb21 	bl	800aaaa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3710      	adds	r7, #16
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a472:	b580      	push	{r7, lr}
 800a474:	b088      	sub	sp, #32
 800a476:	af04      	add	r7, sp, #16
 800a478:	60f8      	str	r0, [r7, #12]
 800a47a:	60b9      	str	r1, [r7, #8]
 800a47c:	4611      	mov	r1, r2
 800a47e:	461a      	mov	r2, r3
 800a480:	460b      	mov	r3, r1
 800a482:	80fb      	strh	r3, [r7, #6]
 800a484:	4613      	mov	r3, r2
 800a486:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a488:	7979      	ldrb	r1, [r7, #5]
 800a48a:	2300      	movs	r3, #0
 800a48c:	9303      	str	r3, [sp, #12]
 800a48e:	88fb      	ldrh	r3, [r7, #6]
 800a490:	9302      	str	r3, [sp, #8]
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	9301      	str	r3, [sp, #4]
 800a496:	2301      	movs	r3, #1
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	2300      	movs	r3, #0
 800a49c:	2201      	movs	r2, #1
 800a49e:	68f8      	ldr	r0, [r7, #12]
 800a4a0:	f000 fb03 	bl	800aaaa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a4a4:	2300      	movs	r3, #0

}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b088      	sub	sp, #32
 800a4b2:	af04      	add	r7, sp, #16
 800a4b4:	60f8      	str	r0, [r7, #12]
 800a4b6:	60b9      	str	r1, [r7, #8]
 800a4b8:	4611      	mov	r1, r2
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	460b      	mov	r3, r1
 800a4be:	80fb      	strh	r3, [r7, #6]
 800a4c0:	4613      	mov	r3, r2
 800a4c2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d001      	beq.n	800a4d2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a4d2:	7979      	ldrb	r1, [r7, #5]
 800a4d4:	7e3b      	ldrb	r3, [r7, #24]
 800a4d6:	9303      	str	r3, [sp, #12]
 800a4d8:	88fb      	ldrh	r3, [r7, #6]
 800a4da:	9302      	str	r3, [sp, #8]
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	9301      	str	r3, [sp, #4]
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	68f8      	ldr	r0, [r7, #12]
 800a4ea:	f000 fade 	bl	800aaaa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a4ee:	2300      	movs	r3, #0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3710      	adds	r7, #16
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b088      	sub	sp, #32
 800a4fc:	af04      	add	r7, sp, #16
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	4611      	mov	r1, r2
 800a504:	461a      	mov	r2, r3
 800a506:	460b      	mov	r3, r1
 800a508:	80fb      	strh	r3, [r7, #6]
 800a50a:	4613      	mov	r3, r2
 800a50c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a50e:	7979      	ldrb	r1, [r7, #5]
 800a510:	2300      	movs	r3, #0
 800a512:	9303      	str	r3, [sp, #12]
 800a514:	88fb      	ldrh	r3, [r7, #6]
 800a516:	9302      	str	r3, [sp, #8]
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	9301      	str	r3, [sp, #4]
 800a51c:	2301      	movs	r3, #1
 800a51e:	9300      	str	r3, [sp, #0]
 800a520:	2302      	movs	r3, #2
 800a522:	2201      	movs	r2, #1
 800a524:	68f8      	ldr	r0, [r7, #12]
 800a526:	f000 fac0 	bl	800aaaa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3710      	adds	r7, #16
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b086      	sub	sp, #24
 800a538:	af04      	add	r7, sp, #16
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	4608      	mov	r0, r1
 800a53e:	4611      	mov	r1, r2
 800a540:	461a      	mov	r2, r3
 800a542:	4603      	mov	r3, r0
 800a544:	70fb      	strb	r3, [r7, #3]
 800a546:	460b      	mov	r3, r1
 800a548:	70bb      	strb	r3, [r7, #2]
 800a54a:	4613      	mov	r3, r2
 800a54c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a54e:	7878      	ldrb	r0, [r7, #1]
 800a550:	78ba      	ldrb	r2, [r7, #2]
 800a552:	78f9      	ldrb	r1, [r7, #3]
 800a554:	8b3b      	ldrh	r3, [r7, #24]
 800a556:	9302      	str	r3, [sp, #8]
 800a558:	7d3b      	ldrb	r3, [r7, #20]
 800a55a:	9301      	str	r3, [sp, #4]
 800a55c:	7c3b      	ldrb	r3, [r7, #16]
 800a55e:	9300      	str	r3, [sp, #0]
 800a560:	4603      	mov	r3, r0
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fa53 	bl	800aa0e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3708      	adds	r7, #8
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b082      	sub	sp, #8
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	460b      	mov	r3, r1
 800a57c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a57e:	78fb      	ldrb	r3, [r7, #3]
 800a580:	4619      	mov	r1, r3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 fa72 	bl	800aa6c <USBH_LL_ClosePipe>

  return USBH_OK;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}

0800a592 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b084      	sub	sp, #16
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	460b      	mov	r3, r1
 800a59c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 f836 	bl	800a610 <USBH_GetFreePipe>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a5a8:	89fb      	ldrh	r3, [r7, #14]
 800a5aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d00a      	beq.n	800a5c8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a5b2:	78fa      	ldrb	r2, [r7, #3]
 800a5b4:	89fb      	ldrh	r3, [r7, #14]
 800a5b6:	f003 030f 	and.w	r3, r3, #15
 800a5ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a5be:	6879      	ldr	r1, [r7, #4]
 800a5c0:	33e0      	adds	r3, #224	@ 0xe0
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	440b      	add	r3, r1
 800a5c6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a5c8:	89fb      	ldrh	r3, [r7, #14]
 800a5ca:	b2db      	uxtb	r3, r3
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3710      	adds	r7, #16
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b083      	sub	sp, #12
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a5e0:	78fb      	ldrb	r3, [r7, #3]
 800a5e2:	2b0f      	cmp	r3, #15
 800a5e4:	d80d      	bhi.n	800a602 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a5e6:	78fb      	ldrb	r3, [r7, #3]
 800a5e8:	687a      	ldr	r2, [r7, #4]
 800a5ea:	33e0      	adds	r3, #224	@ 0xe0
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	4413      	add	r3, r2
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	78fb      	ldrb	r3, [r7, #3]
 800a5f4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a5f8:	6879      	ldr	r1, [r7, #4]
 800a5fa:	33e0      	adds	r3, #224	@ 0xe0
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	440b      	add	r3, r1
 800a600:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a602:	2300      	movs	r3, #0
}
 800a604:	4618      	mov	r0, r3
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a610:	b480      	push	{r7}
 800a612:	b085      	sub	sp, #20
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a618:	2300      	movs	r3, #0
 800a61a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a61c:	2300      	movs	r3, #0
 800a61e:	73fb      	strb	r3, [r7, #15]
 800a620:	e00f      	b.n	800a642 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a622:	7bfb      	ldrb	r3, [r7, #15]
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	33e0      	adds	r3, #224	@ 0xe0
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4413      	add	r3, r2
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a632:	2b00      	cmp	r3, #0
 800a634:	d102      	bne.n	800a63c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a636:	7bfb      	ldrb	r3, [r7, #15]
 800a638:	b29b      	uxth	r3, r3
 800a63a:	e007      	b.n	800a64c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a63c:	7bfb      	ldrb	r3, [r7, #15]
 800a63e:	3301      	adds	r3, #1
 800a640:	73fb      	strb	r3, [r7, #15]
 800a642:	7bfb      	ldrb	r3, [r7, #15]
 800a644:	2b0f      	cmp	r3, #15
 800a646:	d9ec      	bls.n	800a622 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a648:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3714      	adds	r7, #20
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a65c:	2201      	movs	r2, #1
 800a65e:	490e      	ldr	r1, [pc, #56]	@ (800a698 <MX_USB_HOST_Init+0x40>)
 800a660:	480e      	ldr	r0, [pc, #56]	@ (800a69c <MX_USB_HOST_Init+0x44>)
 800a662:	f7fe fb0f 	bl	8008c84 <USBH_Init>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a66c:	f7f6 fee0 	bl	8001430 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a670:	490b      	ldr	r1, [pc, #44]	@ (800a6a0 <MX_USB_HOST_Init+0x48>)
 800a672:	480a      	ldr	r0, [pc, #40]	@ (800a69c <MX_USB_HOST_Init+0x44>)
 800a674:	f7fe fbb1 	bl	8008dda <USBH_RegisterClass>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d001      	beq.n	800a682 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a67e:	f7f6 fed7 	bl	8001430 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a682:	4806      	ldr	r0, [pc, #24]	@ (800a69c <MX_USB_HOST_Init+0x44>)
 800a684:	f7fe fc35 	bl	8008ef2 <USBH_Start>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a68e:	f7f6 fecf 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a692:	bf00      	nop
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	0800a6b9 	.word	0x0800a6b9
 800a69c:	20000238 	.word	0x20000238
 800a6a0:	2000000c 	.word	0x2000000c

0800a6a4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a6a8:	4802      	ldr	r0, [pc, #8]	@ (800a6b4 <MX_USB_HOST_Process+0x10>)
 800a6aa:	f7fe fc33 	bl	8008f14 <USBH_Process>
}
 800a6ae:	bf00      	nop
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20000238 	.word	0x20000238

0800a6b8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a6c4:	78fb      	ldrb	r3, [r7, #3]
 800a6c6:	3b01      	subs	r3, #1
 800a6c8:	2b04      	cmp	r3, #4
 800a6ca:	d819      	bhi.n	800a700 <USBH_UserProcess+0x48>
 800a6cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a6d4 <USBH_UserProcess+0x1c>)
 800a6ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d2:	bf00      	nop
 800a6d4:	0800a701 	.word	0x0800a701
 800a6d8:	0800a6f1 	.word	0x0800a6f1
 800a6dc:	0800a701 	.word	0x0800a701
 800a6e0:	0800a6f9 	.word	0x0800a6f9
 800a6e4:	0800a6e9 	.word	0x0800a6e9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a6e8:	4b09      	ldr	r3, [pc, #36]	@ (800a710 <USBH_UserProcess+0x58>)
 800a6ea:	2203      	movs	r2, #3
 800a6ec:	701a      	strb	r2, [r3, #0]
  break;
 800a6ee:	e008      	b.n	800a702 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a6f0:	4b07      	ldr	r3, [pc, #28]	@ (800a710 <USBH_UserProcess+0x58>)
 800a6f2:	2202      	movs	r2, #2
 800a6f4:	701a      	strb	r2, [r3, #0]
  break;
 800a6f6:	e004      	b.n	800a702 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a6f8:	4b05      	ldr	r3, [pc, #20]	@ (800a710 <USBH_UserProcess+0x58>)
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	701a      	strb	r2, [r3, #0]
  break;
 800a6fe:	e000      	b.n	800a702 <USBH_UserProcess+0x4a>

  default:
  break;
 800a700:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a702:	bf00      	nop
 800a704:	370c      	adds	r7, #12
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
 800a70e:	bf00      	nop
 800a710:	20000610 	.word	0x20000610

0800a714 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b08a      	sub	sp, #40	@ 0x28
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a71c:	f107 0314 	add.w	r3, r7, #20
 800a720:	2200      	movs	r2, #0
 800a722:	601a      	str	r2, [r3, #0]
 800a724:	605a      	str	r2, [r3, #4]
 800a726:	609a      	str	r2, [r3, #8]
 800a728:	60da      	str	r2, [r3, #12]
 800a72a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a734:	d147      	bne.n	800a7c6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a736:	2300      	movs	r3, #0
 800a738:	613b      	str	r3, [r7, #16]
 800a73a:	4b25      	ldr	r3, [pc, #148]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a73e:	4a24      	ldr	r2, [pc, #144]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a740:	f043 0301 	orr.w	r3, r3, #1
 800a744:	6313      	str	r3, [r2, #48]	@ 0x30
 800a746:	4b22      	ldr	r3, [pc, #136]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a74a:	f003 0301 	and.w	r3, r3, #1
 800a74e:	613b      	str	r3, [r7, #16]
 800a750:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a752:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a758:	2300      	movs	r3, #0
 800a75a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a75c:	2300      	movs	r3, #0
 800a75e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a760:	f107 0314 	add.w	r3, r7, #20
 800a764:	4619      	mov	r1, r3
 800a766:	481b      	ldr	r0, [pc, #108]	@ (800a7d4 <HAL_HCD_MspInit+0xc0>)
 800a768:	f7f7 faf0 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a76c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a772:	2302      	movs	r3, #2
 800a774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a776:	2300      	movs	r3, #0
 800a778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a77a:	2300      	movs	r3, #0
 800a77c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a77e:	230a      	movs	r3, #10
 800a780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a782:	f107 0314 	add.w	r3, r7, #20
 800a786:	4619      	mov	r1, r3
 800a788:	4812      	ldr	r0, [pc, #72]	@ (800a7d4 <HAL_HCD_MspInit+0xc0>)
 800a78a:	f7f7 fadf 	bl	8001d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a78e:	4b10      	ldr	r3, [pc, #64]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a792:	4a0f      	ldr	r2, [pc, #60]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a798:	6353      	str	r3, [r2, #52]	@ 0x34
 800a79a:	2300      	movs	r3, #0
 800a79c:	60fb      	str	r3, [r7, #12]
 800a79e:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a7a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7a2:	4a0b      	ldr	r2, [pc, #44]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a7a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a7a8:	6453      	str	r3, [r2, #68]	@ 0x44
 800a7aa:	4b09      	ldr	r3, [pc, #36]	@ (800a7d0 <HAL_HCD_MspInit+0xbc>)
 800a7ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7b2:	60fb      	str	r3, [r7, #12]
 800a7b4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	2100      	movs	r1, #0
 800a7ba:	2043      	movs	r0, #67	@ 0x43
 800a7bc:	f7f7 fa8f 	bl	8001cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a7c0:	2043      	movs	r0, #67	@ 0x43
 800a7c2:	f7f7 faa8 	bl	8001d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a7c6:	bf00      	nop
 800a7c8:	3728      	adds	r7, #40	@ 0x28
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
 800a7ce:	bf00      	nop
 800a7d0:	40023800 	.word	0x40023800
 800a7d4:	40020000 	.word	0x40020000

0800a7d8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b082      	sub	sp, #8
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fe ff6d 	bl	80096c6 <USBH_LL_IncTimer>
}
 800a7ec:	bf00      	nop
 800a7ee:	3708      	adds	r7, #8
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a802:	4618      	mov	r0, r3
 800a804:	f7fe ffa9 	bl	800975a <USBH_LL_Connect>
}
 800a808:	bf00      	nop
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a81e:	4618      	mov	r0, r3
 800a820:	f7fe ffb2 	bl	8009788 <USBH_LL_Disconnect>
}
 800a824:	bf00      	nop
 800a826:	3708      	adds	r7, #8
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	460b      	mov	r3, r1
 800a836:	70fb      	strb	r3, [r7, #3]
 800a838:	4613      	mov	r3, r2
 800a83a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a83c:	bf00      	nop
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a856:	4618      	mov	r0, r3
 800a858:	f7fe ff5f 	bl	800971a <USBH_LL_PortEnabled>
}
 800a85c:	bf00      	nop
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a872:	4618      	mov	r0, r3
 800a874:	f7fe ff5f 	bl	8009736 <USBH_LL_PortDisabled>
}
 800a878:	bf00      	nop
 800a87a:	3708      	adds	r7, #8
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b082      	sub	sp, #8
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d12a      	bne.n	800a8e8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a892:	4a18      	ldr	r2, [pc, #96]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	4a15      	ldr	r2, [pc, #84]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a89e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a8a2:	4b14      	ldr	r3, [pc, #80]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a8a8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a8aa:	4b12      	ldr	r3, [pc, #72]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8ac:	2208      	movs	r2, #8
 800a8ae:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a8b0:	4b10      	ldr	r3, [pc, #64]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a8b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a8bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8be:	2202      	movs	r2, #2
 800a8c0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a8c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a8c8:	480a      	ldr	r0, [pc, #40]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8ca:	f7f7 fbf4 	bl	80020b6 <HAL_HCD_Init>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d001      	beq.n	800a8d8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a8d4:	f7f6 fdac 	bl	8001430 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a8d8:	4806      	ldr	r0, [pc, #24]	@ (800a8f4 <USBH_LL_Init+0x74>)
 800a8da:	f7f8 f855 	bl	8002988 <HAL_HCD_GetCurrentFrame>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7fe fee0 	bl	80096a8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3708      	adds	r7, #8
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	20000614 	.word	0x20000614

0800a8f8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a904:	2300      	movs	r3, #0
 800a906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a90e:	4618      	mov	r0, r3
 800a910:	f7f7 ffc2 	bl	8002898 <HAL_HCD_Start>
 800a914:	4603      	mov	r3, r0
 800a916:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	4618      	mov	r0, r3
 800a91c:	f000 f95e 	bl	800abdc <USBH_Get_USB_Status>
 800a920:	4603      	mov	r3, r0
 800a922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a924:	7bbb      	ldrb	r3, [r7, #14]
}
 800a926:	4618      	mov	r0, r3
 800a928:	3710      	adds	r7, #16
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b084      	sub	sp, #16
 800a932:	af00      	add	r7, sp, #0
 800a934:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a936:	2300      	movs	r3, #0
 800a938:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a944:	4618      	mov	r0, r3
 800a946:	f7f7 ffca 	bl	80028de <HAL_HCD_Stop>
 800a94a:	4603      	mov	r3, r0
 800a94c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a94e:	7bfb      	ldrb	r3, [r7, #15]
 800a950:	4618      	mov	r0, r3
 800a952:	f000 f943 	bl	800abdc <USBH_Get_USB_Status>
 800a956:	4603      	mov	r3, r0
 800a958:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a95a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3710      	adds	r7, #16
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a96c:	2301      	movs	r3, #1
 800a96e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a976:	4618      	mov	r0, r3
 800a978:	f7f8 f814 	bl	80029a4 <HAL_HCD_GetCurrentSpeed>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d00c      	beq.n	800a99c <USBH_LL_GetSpeed+0x38>
 800a982:	2b02      	cmp	r3, #2
 800a984:	d80d      	bhi.n	800a9a2 <USBH_LL_GetSpeed+0x3e>
 800a986:	2b00      	cmp	r3, #0
 800a988:	d002      	beq.n	800a990 <USBH_LL_GetSpeed+0x2c>
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d003      	beq.n	800a996 <USBH_LL_GetSpeed+0x32>
 800a98e:	e008      	b.n	800a9a2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a990:	2300      	movs	r3, #0
 800a992:	73fb      	strb	r3, [r7, #15]
    break;
 800a994:	e008      	b.n	800a9a8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a996:	2301      	movs	r3, #1
 800a998:	73fb      	strb	r3, [r7, #15]
    break;
 800a99a:	e005      	b.n	800a9a8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a99c:	2302      	movs	r3, #2
 800a99e:	73fb      	strb	r3, [r7, #15]
    break;
 800a9a0:	e002      	b.n	800a9a8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	73fb      	strb	r3, [r7, #15]
    break;
 800a9a6:	bf00      	nop
  }
  return  speed;
 800a9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b084      	sub	sp, #16
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7f7 ffa5 	bl	8002918 <HAL_HCD_ResetPort>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9d2:	7bfb      	ldrb	r3, [r7, #15]
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f000 f901 	bl	800abdc <USBH_Get_USB_Status>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9de:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3710      	adds	r7, #16
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b082      	sub	sp, #8
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9fa:	78fa      	ldrb	r2, [r7, #3]
 800a9fc:	4611      	mov	r1, r2
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f7f7 ffad 	bl	800295e <HAL_HCD_HC_GetXferCount>
 800aa04:	4603      	mov	r3, r0
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3708      	adds	r7, #8
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800aa0e:	b590      	push	{r4, r7, lr}
 800aa10:	b089      	sub	sp, #36	@ 0x24
 800aa12:	af04      	add	r7, sp, #16
 800aa14:	6078      	str	r0, [r7, #4]
 800aa16:	4608      	mov	r0, r1
 800aa18:	4611      	mov	r1, r2
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	70fb      	strb	r3, [r7, #3]
 800aa20:	460b      	mov	r3, r1
 800aa22:	70bb      	strb	r3, [r7, #2]
 800aa24:	4613      	mov	r3, r2
 800aa26:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800aa36:	787c      	ldrb	r4, [r7, #1]
 800aa38:	78ba      	ldrb	r2, [r7, #2]
 800aa3a:	78f9      	ldrb	r1, [r7, #3]
 800aa3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aa3e:	9302      	str	r3, [sp, #8]
 800aa40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	4623      	mov	r3, r4
 800aa4e:	f7f7 fb99 	bl	8002184 <HAL_HCD_HC_Init>
 800aa52:	4603      	mov	r3, r0
 800aa54:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa56:	7bfb      	ldrb	r3, [r7, #15]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f000 f8bf 	bl	800abdc <USBH_Get_USB_Status>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa62:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	3714      	adds	r7, #20
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd90      	pop	{r4, r7, pc}

0800aa6c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	460b      	mov	r3, r1
 800aa76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aa86:	78fa      	ldrb	r2, [r7, #3]
 800aa88:	4611      	mov	r1, r2
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7f7 fc32 	bl	80022f4 <HAL_HCD_HC_Halt>
 800aa90:	4603      	mov	r3, r0
 800aa92:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa94:	7bfb      	ldrb	r3, [r7, #15]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 f8a0 	bl	800abdc <USBH_Get_USB_Status>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaa0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800aaaa:	b590      	push	{r4, r7, lr}
 800aaac:	b089      	sub	sp, #36	@ 0x24
 800aaae:	af04      	add	r7, sp, #16
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	4608      	mov	r0, r1
 800aab4:	4611      	mov	r1, r2
 800aab6:	461a      	mov	r2, r3
 800aab8:	4603      	mov	r3, r0
 800aaba:	70fb      	strb	r3, [r7, #3]
 800aabc:	460b      	mov	r3, r1
 800aabe:	70bb      	strb	r3, [r7, #2]
 800aac0:	4613      	mov	r3, r2
 800aac2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aac4:	2300      	movs	r3, #0
 800aac6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aac8:	2300      	movs	r3, #0
 800aaca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800aad2:	787c      	ldrb	r4, [r7, #1]
 800aad4:	78ba      	ldrb	r2, [r7, #2]
 800aad6:	78f9      	ldrb	r1, [r7, #3]
 800aad8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800aadc:	9303      	str	r3, [sp, #12]
 800aade:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aae0:	9302      	str	r3, [sp, #8]
 800aae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae4:	9301      	str	r3, [sp, #4]
 800aae6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aaea:	9300      	str	r3, [sp, #0]
 800aaec:	4623      	mov	r3, r4
 800aaee:	f7f7 fc25 	bl	800233c <HAL_HCD_HC_SubmitRequest>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800aaf6:	7bfb      	ldrb	r3, [r7, #15]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f000 f86f 	bl	800abdc <USBH_Get_USB_Status>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab02:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd90      	pop	{r4, r7, pc}

0800ab0c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	460b      	mov	r3, r1
 800ab16:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ab1e:	78fa      	ldrb	r2, [r7, #3]
 800ab20:	4611      	mov	r1, r2
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7f7 ff06 	bl	8002934 <HAL_HCD_HC_GetURBState>
 800ab28:	4603      	mov	r3, r0
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3708      	adds	r7, #8
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b082      	sub	sp, #8
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d103      	bne.n	800ab50 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ab48:	78fb      	ldrb	r3, [r7, #3]
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f000 f872 	bl	800ac34 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ab50:	20c8      	movs	r0, #200	@ 0xc8
 800ab52:	f7f6 ffc5 	bl	8001ae0 <HAL_Delay>
  return USBH_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3708      	adds	r7, #8
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	70fb      	strb	r3, [r7, #3]
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ab76:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ab78:	78fa      	ldrb	r2, [r7, #3]
 800ab7a:	68f9      	ldr	r1, [r7, #12]
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	011b      	lsls	r3, r3, #4
 800ab80:	1a9b      	subs	r3, r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	440b      	add	r3, r1
 800ab86:	3317      	adds	r3, #23
 800ab88:	781b      	ldrb	r3, [r3, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00a      	beq.n	800aba4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ab8e:	78fa      	ldrb	r2, [r7, #3]
 800ab90:	68f9      	ldr	r1, [r7, #12]
 800ab92:	4613      	mov	r3, r2
 800ab94:	011b      	lsls	r3, r3, #4
 800ab96:	1a9b      	subs	r3, r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	440b      	add	r3, r1
 800ab9c:	333c      	adds	r3, #60	@ 0x3c
 800ab9e:	78ba      	ldrb	r2, [r7, #2]
 800aba0:	701a      	strb	r2, [r3, #0]
 800aba2:	e009      	b.n	800abb8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800aba4:	78fa      	ldrb	r2, [r7, #3]
 800aba6:	68f9      	ldr	r1, [r7, #12]
 800aba8:	4613      	mov	r3, r2
 800abaa:	011b      	lsls	r3, r3, #4
 800abac:	1a9b      	subs	r3, r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	440b      	add	r3, r1
 800abb2:	333d      	adds	r3, #61	@ 0x3d
 800abb4:	78ba      	ldrb	r2, [r7, #2]
 800abb6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800abb8:	2300      	movs	r3, #0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3714      	adds	r7, #20
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr

0800abc6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800abc6:	b580      	push	{r7, lr}
 800abc8:	b082      	sub	sp, #8
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7f6 ff86 	bl	8001ae0 <HAL_Delay>
}
 800abd4:	bf00      	nop
 800abd6:	3708      	adds	r7, #8
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800abdc:	b480      	push	{r7}
 800abde:	b085      	sub	sp, #20
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	4603      	mov	r3, r0
 800abe4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800abe6:	2300      	movs	r3, #0
 800abe8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800abea:	79fb      	ldrb	r3, [r7, #7]
 800abec:	2b03      	cmp	r3, #3
 800abee:	d817      	bhi.n	800ac20 <USBH_Get_USB_Status+0x44>
 800abf0:	a201      	add	r2, pc, #4	@ (adr r2, 800abf8 <USBH_Get_USB_Status+0x1c>)
 800abf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf6:	bf00      	nop
 800abf8:	0800ac09 	.word	0x0800ac09
 800abfc:	0800ac0f 	.word	0x0800ac0f
 800ac00:	0800ac15 	.word	0x0800ac15
 800ac04:	0800ac1b 	.word	0x0800ac1b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	73fb      	strb	r3, [r7, #15]
    break;
 800ac0c:	e00b      	b.n	800ac26 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ac0e:	2302      	movs	r3, #2
 800ac10:	73fb      	strb	r3, [r7, #15]
    break;
 800ac12:	e008      	b.n	800ac26 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ac14:	2301      	movs	r3, #1
 800ac16:	73fb      	strb	r3, [r7, #15]
    break;
 800ac18:	e005      	b.n	800ac26 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac1e:	e002      	b.n	800ac26 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ac20:	2302      	movs	r3, #2
 800ac22:	73fb      	strb	r3, [r7, #15]
    break;
 800ac24:	bf00      	nop
  }
  return usb_status;
 800ac26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3714      	adds	r7, #20
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac32:	4770      	bx	lr

0800ac34 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ac3e:	79fb      	ldrb	r3, [r7, #7]
 800ac40:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ac42:	79fb      	ldrb	r3, [r7, #7]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d102      	bne.n	800ac4e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	73fb      	strb	r3, [r7, #15]
 800ac4c:	e001      	b.n	800ac52 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ac52:	7bfb      	ldrb	r3, [r7, #15]
 800ac54:	461a      	mov	r2, r3
 800ac56:	2101      	movs	r1, #1
 800ac58:	4803      	ldr	r0, [pc, #12]	@ (800ac68 <MX_DriverVbusFS+0x34>)
 800ac5a:	f7f7 fa13 	bl	8002084 <HAL_GPIO_WritePin>
}
 800ac5e:	bf00      	nop
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
 800ac66:	bf00      	nop
 800ac68:	40020800 	.word	0x40020800

0800ac6c <malloc>:
 800ac6c:	4b02      	ldr	r3, [pc, #8]	@ (800ac78 <malloc+0xc>)
 800ac6e:	4601      	mov	r1, r0
 800ac70:	6818      	ldr	r0, [r3, #0]
 800ac72:	f000 b82d 	b.w	800acd0 <_malloc_r>
 800ac76:	bf00      	nop
 800ac78:	2000002c 	.word	0x2000002c

0800ac7c <free>:
 800ac7c:	4b02      	ldr	r3, [pc, #8]	@ (800ac88 <free+0xc>)
 800ac7e:	4601      	mov	r1, r0
 800ac80:	6818      	ldr	r0, [r3, #0]
 800ac82:	f000 b8f5 	b.w	800ae70 <_free_r>
 800ac86:	bf00      	nop
 800ac88:	2000002c 	.word	0x2000002c

0800ac8c <sbrk_aligned>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	4e0f      	ldr	r6, [pc, #60]	@ (800accc <sbrk_aligned+0x40>)
 800ac90:	460c      	mov	r4, r1
 800ac92:	6831      	ldr	r1, [r6, #0]
 800ac94:	4605      	mov	r5, r0
 800ac96:	b911      	cbnz	r1, 800ac9e <sbrk_aligned+0x12>
 800ac98:	f000 f8ae 	bl	800adf8 <_sbrk_r>
 800ac9c:	6030      	str	r0, [r6, #0]
 800ac9e:	4621      	mov	r1, r4
 800aca0:	4628      	mov	r0, r5
 800aca2:	f000 f8a9 	bl	800adf8 <_sbrk_r>
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	d103      	bne.n	800acb2 <sbrk_aligned+0x26>
 800acaa:	f04f 34ff 	mov.w	r4, #4294967295
 800acae:	4620      	mov	r0, r4
 800acb0:	bd70      	pop	{r4, r5, r6, pc}
 800acb2:	1cc4      	adds	r4, r0, #3
 800acb4:	f024 0403 	bic.w	r4, r4, #3
 800acb8:	42a0      	cmp	r0, r4
 800acba:	d0f8      	beq.n	800acae <sbrk_aligned+0x22>
 800acbc:	1a21      	subs	r1, r4, r0
 800acbe:	4628      	mov	r0, r5
 800acc0:	f000 f89a 	bl	800adf8 <_sbrk_r>
 800acc4:	3001      	adds	r0, #1
 800acc6:	d1f2      	bne.n	800acae <sbrk_aligned+0x22>
 800acc8:	e7ef      	b.n	800acaa <sbrk_aligned+0x1e>
 800acca:	bf00      	nop
 800accc:	200009f4 	.word	0x200009f4

0800acd0 <_malloc_r>:
 800acd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acd4:	1ccd      	adds	r5, r1, #3
 800acd6:	f025 0503 	bic.w	r5, r5, #3
 800acda:	3508      	adds	r5, #8
 800acdc:	2d0c      	cmp	r5, #12
 800acde:	bf38      	it	cc
 800ace0:	250c      	movcc	r5, #12
 800ace2:	2d00      	cmp	r5, #0
 800ace4:	4606      	mov	r6, r0
 800ace6:	db01      	blt.n	800acec <_malloc_r+0x1c>
 800ace8:	42a9      	cmp	r1, r5
 800acea:	d904      	bls.n	800acf6 <_malloc_r+0x26>
 800acec:	230c      	movs	r3, #12
 800acee:	6033      	str	r3, [r6, #0]
 800acf0:	2000      	movs	r0, #0
 800acf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800adcc <_malloc_r+0xfc>
 800acfa:	f000 f869 	bl	800add0 <__malloc_lock>
 800acfe:	f8d8 3000 	ldr.w	r3, [r8]
 800ad02:	461c      	mov	r4, r3
 800ad04:	bb44      	cbnz	r4, 800ad58 <_malloc_r+0x88>
 800ad06:	4629      	mov	r1, r5
 800ad08:	4630      	mov	r0, r6
 800ad0a:	f7ff ffbf 	bl	800ac8c <sbrk_aligned>
 800ad0e:	1c43      	adds	r3, r0, #1
 800ad10:	4604      	mov	r4, r0
 800ad12:	d158      	bne.n	800adc6 <_malloc_r+0xf6>
 800ad14:	f8d8 4000 	ldr.w	r4, [r8]
 800ad18:	4627      	mov	r7, r4
 800ad1a:	2f00      	cmp	r7, #0
 800ad1c:	d143      	bne.n	800ada6 <_malloc_r+0xd6>
 800ad1e:	2c00      	cmp	r4, #0
 800ad20:	d04b      	beq.n	800adba <_malloc_r+0xea>
 800ad22:	6823      	ldr	r3, [r4, #0]
 800ad24:	4639      	mov	r1, r7
 800ad26:	4630      	mov	r0, r6
 800ad28:	eb04 0903 	add.w	r9, r4, r3
 800ad2c:	f000 f864 	bl	800adf8 <_sbrk_r>
 800ad30:	4581      	cmp	r9, r0
 800ad32:	d142      	bne.n	800adba <_malloc_r+0xea>
 800ad34:	6821      	ldr	r1, [r4, #0]
 800ad36:	1a6d      	subs	r5, r5, r1
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffa6 	bl	800ac8c <sbrk_aligned>
 800ad40:	3001      	adds	r0, #1
 800ad42:	d03a      	beq.n	800adba <_malloc_r+0xea>
 800ad44:	6823      	ldr	r3, [r4, #0]
 800ad46:	442b      	add	r3, r5
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4e:	685a      	ldr	r2, [r3, #4]
 800ad50:	bb62      	cbnz	r2, 800adac <_malloc_r+0xdc>
 800ad52:	f8c8 7000 	str.w	r7, [r8]
 800ad56:	e00f      	b.n	800ad78 <_malloc_r+0xa8>
 800ad58:	6822      	ldr	r2, [r4, #0]
 800ad5a:	1b52      	subs	r2, r2, r5
 800ad5c:	d420      	bmi.n	800ada0 <_malloc_r+0xd0>
 800ad5e:	2a0b      	cmp	r2, #11
 800ad60:	d917      	bls.n	800ad92 <_malloc_r+0xc2>
 800ad62:	1961      	adds	r1, r4, r5
 800ad64:	42a3      	cmp	r3, r4
 800ad66:	6025      	str	r5, [r4, #0]
 800ad68:	bf18      	it	ne
 800ad6a:	6059      	strne	r1, [r3, #4]
 800ad6c:	6863      	ldr	r3, [r4, #4]
 800ad6e:	bf08      	it	eq
 800ad70:	f8c8 1000 	streq.w	r1, [r8]
 800ad74:	5162      	str	r2, [r4, r5]
 800ad76:	604b      	str	r3, [r1, #4]
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f000 f82f 	bl	800addc <__malloc_unlock>
 800ad7e:	f104 000b 	add.w	r0, r4, #11
 800ad82:	1d23      	adds	r3, r4, #4
 800ad84:	f020 0007 	bic.w	r0, r0, #7
 800ad88:	1ac2      	subs	r2, r0, r3
 800ad8a:	bf1c      	itt	ne
 800ad8c:	1a1b      	subne	r3, r3, r0
 800ad8e:	50a3      	strne	r3, [r4, r2]
 800ad90:	e7af      	b.n	800acf2 <_malloc_r+0x22>
 800ad92:	6862      	ldr	r2, [r4, #4]
 800ad94:	42a3      	cmp	r3, r4
 800ad96:	bf0c      	ite	eq
 800ad98:	f8c8 2000 	streq.w	r2, [r8]
 800ad9c:	605a      	strne	r2, [r3, #4]
 800ad9e:	e7eb      	b.n	800ad78 <_malloc_r+0xa8>
 800ada0:	4623      	mov	r3, r4
 800ada2:	6864      	ldr	r4, [r4, #4]
 800ada4:	e7ae      	b.n	800ad04 <_malloc_r+0x34>
 800ada6:	463c      	mov	r4, r7
 800ada8:	687f      	ldr	r7, [r7, #4]
 800adaa:	e7b6      	b.n	800ad1a <_malloc_r+0x4a>
 800adac:	461a      	mov	r2, r3
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	d1fb      	bne.n	800adac <_malloc_r+0xdc>
 800adb4:	2300      	movs	r3, #0
 800adb6:	6053      	str	r3, [r2, #4]
 800adb8:	e7de      	b.n	800ad78 <_malloc_r+0xa8>
 800adba:	230c      	movs	r3, #12
 800adbc:	6033      	str	r3, [r6, #0]
 800adbe:	4630      	mov	r0, r6
 800adc0:	f000 f80c 	bl	800addc <__malloc_unlock>
 800adc4:	e794      	b.n	800acf0 <_malloc_r+0x20>
 800adc6:	6005      	str	r5, [r0, #0]
 800adc8:	e7d6      	b.n	800ad78 <_malloc_r+0xa8>
 800adca:	bf00      	nop
 800adcc:	200009f8 	.word	0x200009f8

0800add0 <__malloc_lock>:
 800add0:	4801      	ldr	r0, [pc, #4]	@ (800add8 <__malloc_lock+0x8>)
 800add2:	f000 b84b 	b.w	800ae6c <__retarget_lock_acquire_recursive>
 800add6:	bf00      	nop
 800add8:	20000b38 	.word	0x20000b38

0800addc <__malloc_unlock>:
 800addc:	4801      	ldr	r0, [pc, #4]	@ (800ade4 <__malloc_unlock+0x8>)
 800adde:	f000 b846 	b.w	800ae6e <__retarget_lock_release_recursive>
 800ade2:	bf00      	nop
 800ade4:	20000b38 	.word	0x20000b38

0800ade8 <memset>:
 800ade8:	4402      	add	r2, r0
 800adea:	4603      	mov	r3, r0
 800adec:	4293      	cmp	r3, r2
 800adee:	d100      	bne.n	800adf2 <memset+0xa>
 800adf0:	4770      	bx	lr
 800adf2:	f803 1b01 	strb.w	r1, [r3], #1
 800adf6:	e7f9      	b.n	800adec <memset+0x4>

0800adf8 <_sbrk_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4d06      	ldr	r5, [pc, #24]	@ (800ae14 <_sbrk_r+0x1c>)
 800adfc:	2300      	movs	r3, #0
 800adfe:	4604      	mov	r4, r0
 800ae00:	4608      	mov	r0, r1
 800ae02:	602b      	str	r3, [r5, #0]
 800ae04:	f7f6 fd88 	bl	8001918 <_sbrk>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	d102      	bne.n	800ae12 <_sbrk_r+0x1a>
 800ae0c:	682b      	ldr	r3, [r5, #0]
 800ae0e:	b103      	cbz	r3, 800ae12 <_sbrk_r+0x1a>
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	bd38      	pop	{r3, r4, r5, pc}
 800ae14:	20000b34 	.word	0x20000b34

0800ae18 <__errno>:
 800ae18:	4b01      	ldr	r3, [pc, #4]	@ (800ae20 <__errno+0x8>)
 800ae1a:	6818      	ldr	r0, [r3, #0]
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	2000002c 	.word	0x2000002c

0800ae24 <__libc_init_array>:
 800ae24:	b570      	push	{r4, r5, r6, lr}
 800ae26:	4d0d      	ldr	r5, [pc, #52]	@ (800ae5c <__libc_init_array+0x38>)
 800ae28:	4c0d      	ldr	r4, [pc, #52]	@ (800ae60 <__libc_init_array+0x3c>)
 800ae2a:	1b64      	subs	r4, r4, r5
 800ae2c:	10a4      	asrs	r4, r4, #2
 800ae2e:	2600      	movs	r6, #0
 800ae30:	42a6      	cmp	r6, r4
 800ae32:	d109      	bne.n	800ae48 <__libc_init_array+0x24>
 800ae34:	4d0b      	ldr	r5, [pc, #44]	@ (800ae64 <__libc_init_array+0x40>)
 800ae36:	4c0c      	ldr	r4, [pc, #48]	@ (800ae68 <__libc_init_array+0x44>)
 800ae38:	f000 f864 	bl	800af04 <_init>
 800ae3c:	1b64      	subs	r4, r4, r5
 800ae3e:	10a4      	asrs	r4, r4, #2
 800ae40:	2600      	movs	r6, #0
 800ae42:	42a6      	cmp	r6, r4
 800ae44:	d105      	bne.n	800ae52 <__libc_init_array+0x2e>
 800ae46:	bd70      	pop	{r4, r5, r6, pc}
 800ae48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae4c:	4798      	blx	r3
 800ae4e:	3601      	adds	r6, #1
 800ae50:	e7ee      	b.n	800ae30 <__libc_init_array+0xc>
 800ae52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae56:	4798      	blx	r3
 800ae58:	3601      	adds	r6, #1
 800ae5a:	e7f2      	b.n	800ae42 <__libc_init_array+0x1e>
 800ae5c:	0800af40 	.word	0x0800af40
 800ae60:	0800af40 	.word	0x0800af40
 800ae64:	0800af40 	.word	0x0800af40
 800ae68:	0800af44 	.word	0x0800af44

0800ae6c <__retarget_lock_acquire_recursive>:
 800ae6c:	4770      	bx	lr

0800ae6e <__retarget_lock_release_recursive>:
 800ae6e:	4770      	bx	lr

0800ae70 <_free_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4605      	mov	r5, r0
 800ae74:	2900      	cmp	r1, #0
 800ae76:	d041      	beq.n	800aefc <_free_r+0x8c>
 800ae78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae7c:	1f0c      	subs	r4, r1, #4
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	bfb8      	it	lt
 800ae82:	18e4      	addlt	r4, r4, r3
 800ae84:	f7ff ffa4 	bl	800add0 <__malloc_lock>
 800ae88:	4a1d      	ldr	r2, [pc, #116]	@ (800af00 <_free_r+0x90>)
 800ae8a:	6813      	ldr	r3, [r2, #0]
 800ae8c:	b933      	cbnz	r3, 800ae9c <_free_r+0x2c>
 800ae8e:	6063      	str	r3, [r4, #4]
 800ae90:	6014      	str	r4, [r2, #0]
 800ae92:	4628      	mov	r0, r5
 800ae94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae98:	f7ff bfa0 	b.w	800addc <__malloc_unlock>
 800ae9c:	42a3      	cmp	r3, r4
 800ae9e:	d908      	bls.n	800aeb2 <_free_r+0x42>
 800aea0:	6820      	ldr	r0, [r4, #0]
 800aea2:	1821      	adds	r1, r4, r0
 800aea4:	428b      	cmp	r3, r1
 800aea6:	bf01      	itttt	eq
 800aea8:	6819      	ldreq	r1, [r3, #0]
 800aeaa:	685b      	ldreq	r3, [r3, #4]
 800aeac:	1809      	addeq	r1, r1, r0
 800aeae:	6021      	streq	r1, [r4, #0]
 800aeb0:	e7ed      	b.n	800ae8e <_free_r+0x1e>
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	685b      	ldr	r3, [r3, #4]
 800aeb6:	b10b      	cbz	r3, 800aebc <_free_r+0x4c>
 800aeb8:	42a3      	cmp	r3, r4
 800aeba:	d9fa      	bls.n	800aeb2 <_free_r+0x42>
 800aebc:	6811      	ldr	r1, [r2, #0]
 800aebe:	1850      	adds	r0, r2, r1
 800aec0:	42a0      	cmp	r0, r4
 800aec2:	d10b      	bne.n	800aedc <_free_r+0x6c>
 800aec4:	6820      	ldr	r0, [r4, #0]
 800aec6:	4401      	add	r1, r0
 800aec8:	1850      	adds	r0, r2, r1
 800aeca:	4283      	cmp	r3, r0
 800aecc:	6011      	str	r1, [r2, #0]
 800aece:	d1e0      	bne.n	800ae92 <_free_r+0x22>
 800aed0:	6818      	ldr	r0, [r3, #0]
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	6053      	str	r3, [r2, #4]
 800aed6:	4408      	add	r0, r1
 800aed8:	6010      	str	r0, [r2, #0]
 800aeda:	e7da      	b.n	800ae92 <_free_r+0x22>
 800aedc:	d902      	bls.n	800aee4 <_free_r+0x74>
 800aede:	230c      	movs	r3, #12
 800aee0:	602b      	str	r3, [r5, #0]
 800aee2:	e7d6      	b.n	800ae92 <_free_r+0x22>
 800aee4:	6820      	ldr	r0, [r4, #0]
 800aee6:	1821      	adds	r1, r4, r0
 800aee8:	428b      	cmp	r3, r1
 800aeea:	bf04      	itt	eq
 800aeec:	6819      	ldreq	r1, [r3, #0]
 800aeee:	685b      	ldreq	r3, [r3, #4]
 800aef0:	6063      	str	r3, [r4, #4]
 800aef2:	bf04      	itt	eq
 800aef4:	1809      	addeq	r1, r1, r0
 800aef6:	6021      	streq	r1, [r4, #0]
 800aef8:	6054      	str	r4, [r2, #4]
 800aefa:	e7ca      	b.n	800ae92 <_free_r+0x22>
 800aefc:	bd38      	pop	{r3, r4, r5, pc}
 800aefe:	bf00      	nop
 800af00:	200009f8 	.word	0x200009f8

0800af04 <_init>:
 800af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af06:	bf00      	nop
 800af08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af0a:	bc08      	pop	{r3}
 800af0c:	469e      	mov	lr, r3
 800af0e:	4770      	bx	lr

0800af10 <_fini>:
 800af10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af12:	bf00      	nop
 800af14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af16:	bc08      	pop	{r3}
 800af18:	469e      	mov	lr, r3
 800af1a:	4770      	bx	lr
