# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s03_regslice_0/pynq_s03_regslice_0.xci
# IP: The module: 'pynq_s03_regslice_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s03_regslice_0/pynq_s03_regslice_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'pynq_s03_regslice_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: /var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s03_regslice_0/pynq_s03_regslice_0.xci
# IP: The module: 'pynq_s03_regslice_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /var/tmp/tmp.ad3h9wxxaq/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s03_regslice_0/pynq_s03_regslice_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'pynq_s03_regslice_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
