Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 29 17:16:57 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IR_Test_control_sets_placed.rpt
| Design       : IR_Test
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             105 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+-------------------+------------------+----------------+--------------+
|  T_1_BUFG                    |               |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |               |                   |                2 |              2 |         1.00 |
|  FSM/FSM_onehot_PS_reg[16]_0 |               |                   |                1 |              2 |         2.00 |
|  FSM/FSM_onehot_PS_reg[53]_0 |               |                   |                2 |              2 |         1.00 |
|  FSM/FSM_onehot_PS_reg[44]_0 |               |                   |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG               |               | SlowClock/tmp_clk |                8 |             31 |         3.88 |
|  T_1_BUFG                    |               | FSM/IR0           |                9 |             35 |         3.89 |
|  T_1_BUFG                    |               | IR_IBUF           |                7 |             39 |         5.57 |
+------------------------------+---------------+-------------------+------------------+----------------+--------------+


