{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 00:03:10 2017 " "Info: Processing started: Wed Dec 06 00:03:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegisterBlock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPURegisterBlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPURegister-MyCPURegister " "Info: Found design unit 1: CPURegister-MyCPURegister" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPURegister " "Info: Found entity 1: CPURegister" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-MyALU " "Info: Found design unit 1: ALU-MyALU" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevelEntity.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TopLevelEntity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelEntity " "Info: Found entity 1: TopLevelEntity" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO-KDistribution " "Info: Found design unit 1: IO-KDistribution" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO " "Info: Found entity 1: IO" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "My16x8MUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file My16x8MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My16x8MUX-TEST " "Info: Found design unit 1: My16x8MUX-TEST" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 My16x8MUX " "Info: Found entity 1: My16x8MUX" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-MyController " "Info: Found design unit 1: Controller-MyController" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelEntity " "Info: Elaborating entity \"TopLevelEntity\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:inst " "Info: Elaborating entity \"IO\" for hierarchy \"IO:inst\"" {  } { { "TopLevelEntity.bdf" "inst" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 224 448 656 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED1 IO.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at IO.vhd(30): used implicit default value for signal \"LED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 IO.vhd(56) " "Warning (10492): VHDL Process Statement warning at IO.vhd(56): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 IO.vhd(60) " "Warning (10492): VHDL Process Statement warning at IO.vhd(60): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[8\] IO.vhd(41) " "Warning (10034): Output port \"CB\[8\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[7\] IO.vhd(41) " "Warning (10034): Output port \"CB\[7\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[6\] IO.vhd(41) " "Warning (10034): Output port \"CB\[6\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[4\] IO.vhd(41) " "Warning (10034): Output port \"CB\[4\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[3\] IO.vhd(41) " "Warning (10034): Output port \"CB\[3\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[2\] IO.vhd(41) " "Warning (10034): Output port \"CB\[2\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[1\] IO.vhd(41) " "Warning (10034): Output port \"CB\[1\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CB\[0\] IO.vhd(41) " "Warning (10034): Output port \"CB\[0\]\" at IO.vhd(41) has no driver" {  } { { "IO.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/IO.vhd" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst35 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst35\"" {  } { { "TopLevelEntity.bdf" "inst35" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 272 728 976 592 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRDATA Controller.vhd(91) " "Warning (10492): VHDL Process Statement warning at Controller.vhd(91): signal \"IRDATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reboot Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"Reboot\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WT Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"WT\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCADC Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"PCADC\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCSUB Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"PCSUB\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCRST Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"PCRST\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUCin Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"ALUCin\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUWT Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"ALUWT\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSEL Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"ALUSEL\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROMRead_Write Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"ROMRead_Write\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STATE Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"STATE\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDSTATE Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"LEDSTATE\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataSource Controller.vhd(57) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(57): inferring latch(es) for signal or variable \"DataSource\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[31\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[31\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[30\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[30\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[29\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[29\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[28\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[28\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[27\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[27\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[26\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[26\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[25\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[25\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[24\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[24\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[23\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[23\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[22\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[22\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[21\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[21\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[20\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[20\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[19\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[19\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[18\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[18\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[17\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[17\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[16\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[16\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[15\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[15\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[14\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[14\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[13\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[13\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[12\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[12\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[11\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[11\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[10\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[10\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[9\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[9\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[8\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[8\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[7\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[7\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[6\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[6\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[5\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[5\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[4\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[4\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[3\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[3\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[2\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[2\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[1\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[1\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDDATAOUT\[0\] Controller.vhd(42) " "Warning (10034): Output port \"LEDDATAOUT\[0\]\" at Controller.vhd(42) has no driver" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataSource Controller.vhd(57) " "Info (10041): Inferred latch for \"DataSource\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDSTATE\[0\] Controller.vhd(57) " "Info (10041): Inferred latch for \"LEDSTATE\[0\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDSTATE\[1\] Controller.vhd(57) " "Info (10041): Inferred latch for \"LEDSTATE\[1\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDSTATE\[2\] Controller.vhd(57) " "Info (10041): Inferred latch for \"LEDSTATE\[2\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDSTATE\[3\] Controller.vhd(57) " "Info (10041): Inferred latch for \"LEDSTATE\[3\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROMRead_Write Controller.vhd(57) " "Info (10041): Inferred latch for \"ROMRead_Write\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSEL Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUSEL\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUWT Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUWT\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCin Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUCin\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUControl\[0\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUControl\[1\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] Controller.vhd(57) " "Info (10041): Inferred latch for \"ALUControl\[2\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin Controller.vhd(57) " "Info (10041): Inferred latch for \"IRin\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCRST Controller.vhd(57) " "Info (10041): Inferred latch for \"PCRST\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSUB Controller.vhd(57) " "Info (10041): Inferred latch for \"PCSUB\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCADC Controller.vhd(57) " "Info (10041): Inferred latch for \"PCADC\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin Controller.vhd(57) " "Info (10041): Inferred latch for \"PCin\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD Controller.vhd(57) " "Info (10041): Inferred latch for \"RD\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WT Controller.vhd(57) " "Info (10041): Inferred latch for \"WT\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[0\] Controller.vhd(57) " "Info (10041): Inferred latch for \"RA\[0\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[1\] Controller.vhd(57) " "Info (10041): Inferred latch for \"RA\[1\]\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reboot Controller.vhd(57) " "Info (10041): Inferred latch for \"Reboot\" at Controller.vhd(57)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P2:STATE\[0\] Controller.vhd(80) " "Info (10041): Inferred latch for \"P2:STATE\[0\]\" at Controller.vhd(80)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P2:STATE\[1\] Controller.vhd(80) " "Info (10041): Inferred latch for \"P2:STATE\[1\]\" at Controller.vhd(80)" {  } { { "Controller.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/Controller.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegister CPURegister:inst34 " "Info: Elaborating entity \"CPURegister\" for hierarchy \"CPURegister:inst34\"" {  } { { "TopLevelEntity.bdf" "inst34" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 272 1136 1384 528 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Data_in CPURegisterBlock.vhd(96) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(96): signal \"M_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC CPURegisterBlock.vhd(73) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(73): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRDATA CPURegisterBlock.vhd(73) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(73): inferring latch(es) for signal or variable \"IRDATA\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataSource CPURegisterBlock.vhd(124) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(124): signal \"DataSource\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC_Data_in CPURegisterBlock.vhd(125) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(125): signal \"ACC_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Data_in CPURegisterBlock.vhd(127) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(127): signal \"M_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataSource CPURegisterBlock.vhd(143) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(143): signal \"DataSource\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC_Data_in CPURegisterBlock.vhd(144) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(144): signal \"ACC_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Data_in CPURegisterBlock.vhd(146) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(146): signal \"M_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataSource CPURegisterBlock.vhd(162) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(162): signal \"DataSource\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC_Data_in CPURegisterBlock.vhd(163) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(163): signal \"ACC_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Data_in CPURegisterBlock.vhd(165) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(165): signal \"M_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataSource CPURegisterBlock.vhd(181) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(181): signal \"DataSource\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC_Data_in CPURegisterBlock.vhd(182) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(182): signal \"ACC_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Data_in CPURegisterBlock.vhd(184) " "Warning (10492): VHDL Process Statement warning at CPURegisterBlock.vhd(184): signal \"M_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDOutput CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"LEDOutput\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_TO_ALU CPURegisterBlock.vhd(107) " "Warning (10631): VHDL Process Statement warning at CPURegisterBlock.vhd(107): inferring latch(es) for signal or variable \"Data_TO_ALU\", which holds its previous value in one or more paths through the process" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[7\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[7\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[6\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[6\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[5\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[5\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[4\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[4\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[3\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[3\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[2\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[2\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[1\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[1\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_Data_Out\[0\] CPURegisterBlock.vhd(26) " "Warning (10034): Output port \"M_Data_Out\[0\]\" at CPURegisterBlock.vhd(26) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[15\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[15\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[14\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[14\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[13\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[13\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[12\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[12\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[11\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[11\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[10\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[10\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[9\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[9\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[8\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[8\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[7\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[7\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[6\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[6\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[5\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[5\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[4\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[4\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[3\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[3\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[2\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[2\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[1\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[1\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSWDATA\[0\] CPURegisterBlock.vhd(30) " "Warning (10034): Output port \"PSWDATA\[0\]\" at CPURegisterBlock.vhd(30) has no driver" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[0\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[0\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[1\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[1\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[2\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[2\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[3\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[3\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[4\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[4\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[5\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[5\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[6\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[6\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_TO_ALU\[7\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"Data_TO_ALU\[7\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[0\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[0\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[1\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[1\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[2\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[2\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[3\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[3\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[4\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[4\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[5\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[5\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[6\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[6\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[7\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[7\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[8\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[8\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[9\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[9\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[10\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[10\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[11\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[11\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[12\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[12\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[13\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[13\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[14\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[14\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[15\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[15\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[16\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[16\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[17\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[17\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[18\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[18\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[19\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[19\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[20\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[20\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[21\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[21\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[22\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[22\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[23\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[23\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[24\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[24\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[25\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[25\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[26\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[26\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[27\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[27\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[28\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[28\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[29\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[29\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[30\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[30\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDOutput\[31\] CPURegisterBlock.vhd(107) " "Info (10041): Inferred latch for \"LEDOutput\[31\]\" at CPURegisterBlock.vhd(107)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[0\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[1\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[2\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[3\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[4\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[5\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[6\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] CPURegisterBlock.vhd(178) " "Info (10041): Inferred latch for \"R3\[7\]\" at CPURegisterBlock.vhd(178)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[0\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[1\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[2\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[3\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[4\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[5\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[6\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] CPURegisterBlock.vhd(159) " "Info (10041): Inferred latch for \"R2\[7\]\" at CPURegisterBlock.vhd(159)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[0\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[1\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[2\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[3\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[4\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[5\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[6\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] CPURegisterBlock.vhd(140) " "Info (10041): Inferred latch for \"R1\[7\]\" at CPURegisterBlock.vhd(140)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[0\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[1\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[2\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[3\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[4\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[5\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[6\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] CPURegisterBlock.vhd(122) " "Info (10041): Inferred latch for \"R0\[7\]\" at CPURegisterBlock.vhd(122)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[0\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[0\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[1\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[1\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[2\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[2\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[3\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[3\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[4\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[4\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[5\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[5\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[6\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[6\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[7\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[7\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[8\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[8\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[9\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[9\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[10\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[10\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[11\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[11\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[12\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[12\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[13\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[13\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[14\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[14\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRDATA\[15\] CPURegisterBlock.vhd(73) " "Info (10041): Inferred latch for \"IRDATA\[15\]\" at CPURegisterBlock.vhd(73)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[0\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[1\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[2\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[3\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[4\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[5\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[6\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] CPURegisterBlock.vhd(85) " "Info (10041): Inferred latch for \"PC\[7\]\" at CPURegisterBlock.vhd(85)" {  } { { "CPURegisterBlock.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/CPURegisterBlock.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst27 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst27\"" {  } { { "TopLevelEntity.bdf" "inst27" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 656 872 1024 784 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin ALU.vhd(39) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(39): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC ALU.vhd(42) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(42): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A ALU.vhd(22) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B ALU.vhd(22) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ACC ALU.vhd(22) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"ACC\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(22) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(22) " "Info (10041): Inferred latch for \"Cout\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[0\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[0\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[1\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[1\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[2\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[2\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[3\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[3\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[4\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[4\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[5\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[5\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[6\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[6\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[7\] ALU.vhd(22) " "Info (10041): Inferred latch for \"ACC\[7\]\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[0\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[0\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[1\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[1\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[2\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[2\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[3\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[3\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[4\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[4\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[5\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[5\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[6\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[6\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:B\[7\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:B\[7\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[0\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[0\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[1\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[1\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[2\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[2\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[3\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[3\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[4\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[4\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[5\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[5\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[6\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[6\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1:A\[7\] ALU.vhd(27) " "Info (10041): Inferred latch for \"P1:A\[7\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My16x8MUX My16x8MUX:inst28 " "Info: Elaborating entity \"My16x8MUX\" for hierarchy \"My16x8MUX:inst28\"" {  } { { "TopLevelEntity.bdf" "inst28" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 656 1144 1288 752 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel My16x8MUX.vhd(19) " "Warning (10492): VHDL Process Statement warning at My16x8MUX.vhd(19): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input My16x8MUX.vhd(20) " "Warning (10492): VHDL Process Statement warning at My16x8MUX.vhd(20): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input My16x8MUX.vhd(22) " "Warning (10492): VHDL Process Statement warning at My16x8MUX.vhd(22): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S My16x8MUX.vhd(15) " "Warning (10631): VHDL Process Statement warning at My16x8MUX.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[0\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[1\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[2\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[3\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[4\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[5\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[6\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] My16x8MUX.vhd(15) " "Info (10041): Inferred latch for \"S\[7\]\" at My16x8MUX.vhd(15)" {  } { { "My16x8MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8/My16x8MUX.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst26 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst26\"" {  } { { "TopLevelEntity.bdf" "inst26" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst26\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst26\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst26\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst26\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst26\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst26\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Info: Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ei91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei91 " "Info: Found entity 1: altsyncram_ei91" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ei91 lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated " "Info: Elaborating entity \"altsyncram_ei91\" for hierarchy \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ei91.tdf" "" { Text "E:/Computer Organization Experiment/Experiment8/db/altsyncram_ei91.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "e:/q/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "E:/Computer Organization Experiment/Experiment8/lpm_rom0.v" 76 0 0 } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 560 1152 1312 656 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED1\[3\] GND " "Warning (13410): Pin \"LED1\[3\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 384 472 648 400 "LED1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED1\[2\] GND " "Warning (13410): Pin \"LED1\[2\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 384 472 648 400 "LED1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED1\[1\] GND " "Warning (13410): Pin \"LED1\[1\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 384 472 648 400 "LED1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED1\[0\] GND " "Warning (13410): Pin \"LED1\[0\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 384 472 648 400 "LED1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[7\] GND " "Warning (13410): Pin \"LED7S\[7\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[6\] GND " "Warning (13410): Pin \"LED7S\[6\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[5\] VCC " "Warning (13410): Pin \"LED7S\[5\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[4\] VCC " "Warning (13410): Pin \"LED7S\[4\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[3\] VCC " "Warning (13410): Pin \"LED7S\[3\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[2\] VCC " "Warning (13410): Pin \"LED7S\[2\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[1\] VCC " "Warning (13410): Pin \"LED7S\[1\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[0\] VCC " "Warning (13410): Pin \"LED7S\[0\]\" is stuck at VCC" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 416 472 648 432 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|rden_a_store " "Info: Register \"lpm_rom0:inst26\|altsyncram:altsyncram_component\|altsyncram_ei91:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REBOOT " "Warning (15610): No output dependent on input pin \"REBOOT\"" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 264 240 408 280 "REBOOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXECTURE " "Warning (15610): No output dependent on input pin \"EXECTURE\"" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8/TopLevelEntity.bdf" { { 280 240 408 296 "EXECTURE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 00:03:11 2017 " "Info: Processing ended: Wed Dec 06 00:03:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
