0.7
2020.2
Oct 13 2023
20:21:30
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/HazardUnit.sv,1707170479,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/IF_stage.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,HazardUnit,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/Otter_MCU.sv,1707121019,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/WB_stage.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,Otter_MCU,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv,1707098805,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/program_counter.sv,,OTTER_mem_byte,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/ALU.sv,1704814278,systemVerilog,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/HazardUnit.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/Otter_MCU.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_ADDR_GEN.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_COND_GEN.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/CU_DCDR.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/IMMED_GEN.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/add4adder.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/mux6sel.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/otter-mcu-tb.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/program_counter.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/top_REG_FILE.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/DE_stage.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/EX_stage.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/IF_stage.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/MEM_stage.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/WB_stage.sv;/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/branch_prediction.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_ADDR_GEN.sv,,$unit_ALU_sv_3216649633;ALU,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_ADDR_GEN.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/BRANCH_COND_GEN.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/CU_DCDR.sv,,BRANCH_COND_GEN,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/CU_DCDR.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/DE_stage.sv,,CU_DCDR,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/IMMED_GEN.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/MEM_stage.sv,,IMMED_GEN,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/add4adder.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/branch_prediction.sv,,add4adder,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/mux6sel.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv,,mux6sel,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/otter-mcu-tb.sv,1704814278,systemVerilog,,,,OTTER_MCU_tb,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/program_counter.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/top_REG_FILE.sv,,program_counter,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/top_REG_FILE.sv,1707118504,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/otter-mcu-tb.sv,,REG_FILE,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,1707169710,verilog,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/ALU.sv,,,DEEX_strct;EXMEM_strct;IFDE_strct;MEMWB_strct;pipeline_reg;pipeline_strct;stages,,,,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/DE_stage.sv,1707170133,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/EX_stage.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,DE_stage,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/EX_stage.sv,1707122257,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/HazardUnit.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,EX_stage,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/IF_stage.sv,1707169730,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/IMMED_GEN.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,IF_stage,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/MEM_stage.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/Otter_MCU.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,MEM_stage,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/WB_stage.sv,1707119749,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/add4adder.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,WB_stage,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/stages/branch_prediction.sv,1704814278,systemVerilog,,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/imports/OTTER233/mux6sel.sv,/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/Lab3/sources/modules/include/pipeline_structs_defs.svh,branch_prediction,,uvm,../../../../../Lab3/sources/modules/include,,,,,
/home/brianm/Documents/Repositories/CPE-333-Comp.-Arch-/lab3pipeline/Lab3PipelineVivado.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
