
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level adder
adder
source -verbose "common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../rtl/$top_level.v}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/xw2936/e4823/adder/rtl/adder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/xw2936/e4823/adder/rtl/adder.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/xw2936/e4823/adder/rtl/adder.db:adder'
Loaded 1 design.
Current design is 'adder'.
adder
set set_fix_multiple_port_nets "true"
true
list_designs
adder (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'adder'.
{adder}
link

  Linking design 'adder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  adder                       /homes/user/stud/fall23/xw2936/e4823/adder/rtl/adder.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
check_design
1
source -verbose "./timing.tcl"
2.00
0
0.010
0.05
0.05
0.005
Warning: Can't find port 'clk' in design 'adder'. (UID-95)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: Value for list '<clock_list>' must have 1 elements. (CMD-036)
0
Error: can't read "clk_port": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_port": no such variable
	Use error_info for more info. (CMD-013)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
1
#uniquify
current_design $top_level
Current design is 'adder'.
{adder}
link

  Linking design 'adder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  adder                       /homes/user/stud/fall23/xw2936/e4823/adder/rtl/adder.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'adder'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder'
 Implement Synthetic for 'adder'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'adder'. (DDB-72)
Information: There is no timing violation in design adder. Delay-based auto_ungroup will not be performed. (OPT-780)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06     380.2      0.00       0.0       0.0                            739.3116
    0:00:06     380.2      0.00       0.0       0.0                            739.3116
    0:00:06     380.2      0.00       0.0       0.0                            739.3116
    0:00:06     380.2      0.00       0.0       0.0                            739.3116

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:07     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
    0:00:08     380.2      0.00       0.0       0.0                            739.3116
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
Error: could not open script file "../common_script/namingrules.tcl" (CMD-015)
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/xw2936/e4823/adder/dc/adder.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/xw2936/e4823/adder/dc/adder.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
adder.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
