
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.195671                       # Number of seconds simulated
sim_ticks                                3195670917500                       # Number of ticks simulated
final_tick                               3195670917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1481957                       # Simulator instruction rate (inst/s)
host_op_rate                                  1687252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2527083836                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879712                       # Number of bytes of host memory used
host_seconds                                  1264.57                       # Real time elapsed on the host
sim_insts                                  1874036037                       # Number of instructions simulated
sim_ops                                    2133645724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              111                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          111                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       316096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        74816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        66368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        5006500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       39748720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        64512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        66560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1682592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15702971                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      161912436                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       67745687                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        29824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321159416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      112753923                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        74048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      482382548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      173604919                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640637984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217646267                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        61376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        56896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      802077440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      281662619                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        74880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961694088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      335384476                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4622091482                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5006500                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1682592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    161912436                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321159416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    482382548                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640637984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    802077440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961694088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3376553004                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     96121664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     10927616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107067708                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           86680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          621701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker         1008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker         1040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           26448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          245390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40035669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13560434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker          466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80035664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26767608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker         1157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker         1124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120056012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40218817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160033241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53408459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200061500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66910637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker         1224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240061272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80251955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122401626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1501901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       170744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1677261                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          98914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        23412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1566651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          12438302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        20187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        20828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            526522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4913826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        28599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        29520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50666179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21199206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         7670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         9333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         100498275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          35283334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        23171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        22510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         150948756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          54325030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         7730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         200470574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          68106596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        19206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        17804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         250988747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          88138806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        23432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        24513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         300936521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         104949629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446360280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1566651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       526522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50666179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    100498275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    150948756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    200470574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    250988747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    300936521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1056602226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30078712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3419506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33503984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30078712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3518420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        23412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1566651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         12443955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        20187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        20828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           526522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4913843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        28599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        29520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50666179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21199223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         7670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         9333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        100498275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         35283350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        23171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        22510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        150948756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         54325047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         7730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        200470574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         68106613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        19206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        17804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        250988747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         88138823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        23432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        24513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        300936521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        104949641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1479864264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3088953890000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    106710240000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        208725229440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        208725229440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69129766440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69129766440                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1856758323750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1856758323750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2134613319630                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2134613319630                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140615247                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140615265                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             49752                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            49752                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4163577                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          299162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        212790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         511952                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2340153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2340153                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7048060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5098583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       149902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       395802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3595944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2663854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       109308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       234264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     83668124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29709064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       135654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       308650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    161979222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     54586441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       145190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       278272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    243798534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82490169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       214742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       479884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    321294278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107767551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        51778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       130872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402921846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135818019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       110762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       242390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    483003092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    162405140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       100172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       262330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2291197893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    224996600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    186649164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       299804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       791604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    115059408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94975306                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       218616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       468528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    277008868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    164845449                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       271308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       617300                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    382211304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    152527867                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       290380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       556544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    600350148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    251275516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       429484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       959768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    679926736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    252909640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side       103556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       261744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    891639792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    357126094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       221524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       484780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1053870904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    408218266                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       200344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       524660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6100291006                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181786                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27561477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27382569     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::48                178908      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27561477                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121281181                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121281199                       # Transaction distribution
system.membus.trans_dist::WriteReq              49752                       # Transaction distribution
system.membus.trans_dist::WriteResp             49752                       # Transaction distribution
system.membus.trans_dist::Writeback           1501901                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       170744                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       170744                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304565                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         209482                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          141120                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1302549                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1178481                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       357816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       357816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       157478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        42346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2247083742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2247283744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247641560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11450112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11450112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       192648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        84692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4717915478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4718193174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4729643286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4522062                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4522062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4522062                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      8                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      371712                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           314                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2443                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10927616                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3184                       # Number of DMA write transactions.
system.l2.tags.replacements                   2185791                       # number of replacements
system.l2.tags.tagsinuse                 32130.100627                       # Cycle average of tags in use
system.l2.tags.total_refs                    14515079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2185791                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.640653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17232.162766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.258743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.450130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4905.875728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4345.797055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.234848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.339874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       532.049505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3463.702584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.293443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.493362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       116.772946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        80.285348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.348193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.395307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        30.313677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        20.762229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.344328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.711764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        92.570846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        87.509050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.709349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.172066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       406.774154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        77.907724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.271195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.281091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       437.648676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       155.413557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.271633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.324606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        77.887643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        52.767206                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.525884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.149715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.132623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6314                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.919678                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211666032                       # Number of tag accesses
system.l2.tags.data_accesses                211666032                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        147983                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         54308                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3437345                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              823126                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         81561                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         35523                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             1771512                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              447220                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        106604                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         43679                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1798381                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              614459                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        119809                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         61490                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              953935                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              254991                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker        206788                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         92323                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1843243                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              527897                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         48534                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         17242                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              613886                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              225731                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         84735                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         36581                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1399411                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              460434                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         99325                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         34495                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1440262                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              450064                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18332877                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4163577                       # number of Writeback hits
system.l2.Writeback_hits::total               4163577                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             3403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             3757                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             1382                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1041                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3779                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                21650                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            930                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            367                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3308                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            196117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            114861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            188622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             71041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            120580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             73515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            128086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            117729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1010551                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         147983                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          54308                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3437345                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1019243                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          81561                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          35523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              1771512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               562081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         106604                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          43679                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1798381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               803081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         119809                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          61490                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               953935                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               326032                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker         206788                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          92323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1843243                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               648477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          48534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          17242                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               613886                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               299246                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          84735                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          36581                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1399411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               588520                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          99325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          34495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1440262                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               567793                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19343428                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        147983                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         54308                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3437345                       # number of overall hits
system.l2.overall_hits::cpu0.data             1019243                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         81561                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         35523                       # number of overall hits
system.l2.overall_hits::cpu1.inst             1771512                       # number of overall hits
system.l2.overall_hits::cpu1.data              562081                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        106604                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         43679                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1798381                       # number of overall hits
system.l2.overall_hits::cpu2.data              803081                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        119809                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         61490                       # number of overall hits
system.l2.overall_hits::cpu3.inst              953935                       # number of overall hits
system.l2.overall_hits::cpu3.data              326032                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker        206788                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         92323                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1843243                       # number of overall hits
system.l2.overall_hits::cpu4.data              648477                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         48534                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         17242                       # number of overall hits
system.l2.overall_hits::cpu5.inst              613886                       # number of overall hits
system.l2.overall_hits::cpu5.data              299246                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         84735                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         36581                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1399411                       # number of overall hits
system.l2.overall_hits::cpu6.data              588520                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         99325                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         34495                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1440262                       # number of overall hits
system.l2.overall_hits::cpu7.data              567793                       # number of overall hits
system.l2.overall_hits::total                19343428                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1169                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1037                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             77663                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            268733                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker         1008                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker         1040                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             26280                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             86635                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker         1428                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1474                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             29496                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             86357                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker          383                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker          466                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             16946                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             32791                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker         1157                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker         1124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             35975                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             90730                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          386                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          286                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              8417                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             20950                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          959                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          889                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             30524                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             84757                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker         1170                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker         1224                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             24150                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             89053                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1024657                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          14150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          16084                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           6916                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          10913                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           6492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          13689                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          11786                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98251                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         2783                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1013                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         2043                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1894                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         2061                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15816                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          357169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          162035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          143896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           63642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          124172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           47956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data          153306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data          153358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1205534                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1169                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              77663                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             625902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker         1008                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker         1040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              26280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             248670                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker         1428                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              29496                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             230253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker          383                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker          466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              16946                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              96433                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker         1157                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker         1124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              35975                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             214902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          386                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          286                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               8417                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              68906                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          959                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          889                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              30524                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             238063                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker         1170                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker         1224                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              24150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             242411                       # number of demand (read+write) misses
system.l2.demand_misses::total                2230191                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1169                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1037                       # number of overall misses
system.l2.overall_misses::cpu0.inst             77663                       # number of overall misses
system.l2.overall_misses::cpu0.data            625902                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker         1008                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker         1040                       # number of overall misses
system.l2.overall_misses::cpu1.inst             26280                       # number of overall misses
system.l2.overall_misses::cpu1.data            248670                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker         1428                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1474                       # number of overall misses
system.l2.overall_misses::cpu2.inst             29496                       # number of overall misses
system.l2.overall_misses::cpu2.data            230253                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker          383                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker          466                       # number of overall misses
system.l2.overall_misses::cpu3.inst             16946                       # number of overall misses
system.l2.overall_misses::cpu3.data             96433                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker         1157                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker         1124                       # number of overall misses
system.l2.overall_misses::cpu4.inst             35975                       # number of overall misses
system.l2.overall_misses::cpu4.data            214902                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          386                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          286                       # number of overall misses
system.l2.overall_misses::cpu5.inst              8417                       # number of overall misses
system.l2.overall_misses::cpu5.data             68906                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          959                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          889                       # number of overall misses
system.l2.overall_misses::cpu6.inst             30524                       # number of overall misses
system.l2.overall_misses::cpu6.data            238063                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker         1170                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker         1224                       # number of overall misses
system.l2.overall_misses::cpu7.inst             24150                       # number of overall misses
system.l2.overall_misses::cpu7.data            242411                       # number of overall misses
system.l2.overall_misses::total               2230191                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       149152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        55345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3515008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1091859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        82569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        36563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         1797792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          533855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       108032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        45153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1827877                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          700816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       120192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        61956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          970881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          287782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker       207945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        93447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1879218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          618627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        48920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        17528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          622303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          246681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        85694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        37470                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1429935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          545191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker       100495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        35719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1464412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          539117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19357534                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4163577                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4163577                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21661                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        17553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        19841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         8298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        13437                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         7533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        17468                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           119901                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2689                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         1219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          571                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         2309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        553286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        276896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        332518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        134683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        244752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data        121471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        281392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        271087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2216085                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       149152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        55345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3515008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1645145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        82569                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        36563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          1797792                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           810751                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       108032                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        45153                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1827877                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1033334                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       120192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        61956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           970881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           422465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker       207945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        93447                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1879218                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           863379                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        48920                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        17528                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           622303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           368152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        85694                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        37470                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1429935                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           826583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker       100495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        35719                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1464412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           810204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21573619                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       149152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        55345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3515008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1645145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        82569                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        36563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         1797792                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          810751                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       108032                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        45153                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1827877                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1033334                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       120192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        61956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          970881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          422465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker       207945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        93447                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1879218                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          863379                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        48920                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        17528                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          622303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          368152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        85694                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        37470                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1429935                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          826583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker       100495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        35719                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1464412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          810204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21573619                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.022095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.246124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.014618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.162282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.123223                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.017454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.113944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.019144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.146663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.013526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.084927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.011191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.023726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.021346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.155463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.011642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.034267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.016491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.165183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052933                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.841189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.806130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.810645                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.833454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.812160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.861808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.783662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.835294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819434                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.782964                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.879305                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.823726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.831009                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.847718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.791594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.820269                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.832391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.827024                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.645541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.585184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.432746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.472532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.507338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.394794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.544813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.565715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.543993                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.022095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.380454                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.014618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.306716                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.222825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.017454                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.228263                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.019144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.248908                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.013526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.187167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.011191                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.023726                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.021346                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.288009                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.011642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.034267                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.016491                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.299197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103376                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.022095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.380454                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.014618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.306716                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.222825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.017454                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.228263                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.019144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.248908                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.013526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.187167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.011191                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.023726                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.021346                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.288009                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.011642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.034267                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.016491                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.299197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103376                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1501901                       # number of writebacks
system.l2.writebacks::total                   1501901                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                51560                       # Transaction distribution
system.iobus.trans_dist::ReadResp               51560                       # Transaction distribution
system.iobus.trans_dist::WriteReq              206087                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35343                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       170744                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       157478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       357816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       357816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  515294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       192648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11318176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11318176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11510824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    74687751                       # DTB read hits
system.cpu0.dtb.read_misses                    103384                       # DTB read misses
system.cpu0.dtb.write_hits                   52047324                       # DTB write hits
system.cpu0.dtb.write_misses                    11395                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   54785                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  7173                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1549                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                74791135                       # DTB read accesses
system.cpu0.dtb.write_accesses               52058719                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        126735075                       # DTB hits
system.cpu0.dtb.misses                         114779                       # DTB misses
system.cpu0.dtb.accesses                    126849854                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   339785523                       # ITB inst hits
system.cpu0.itb.inst_misses                     39764                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29646                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               339825287                       # ITB inst accesses
system.cpu0.itb.hits                        339785523                       # DTB hits
system.cpu0.itb.misses                          39764                       # DTB misses
system.cpu0.itb.accesses                    339825287                       # DTB accesses
system.cpu0.numCycles                      6391345791                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  325140606                       # Number of instructions committed
system.cpu0.committedOps                    396571348                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            348919648                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 35655                       # Number of float alu accesses
system.cpu0.num_func_calls                   31279870                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     45515647                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   348919648                       # number of integer instructions
system.cpu0.num_fp_insts                        35655                       # number of float instructions
system.cpu0.num_int_register_reads          626889003                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         243058890                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               29669                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               6537                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1192898512                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          153399976                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    129665712                       # number of memory refs
system.cpu0.num_load_insts                   75494816                       # Number of load instructions
system.cpu0.num_store_insts                  54170896                       # Number of store instructions
system.cpu0.num_idle_cycles              5980081668.011275                       # Number of idle cycles
system.cpu0.num_busy_cycles              411264122.988724                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.064347                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.935653                       # Percentage of idle cycles
system.cpu0.Branches                         79564851                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2688      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                271677357     67.57%     67.57% # Class of executed instruction
system.cpu0.op_class::IntMult                  720724      0.18%     67.75% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  8      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 71      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 17      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  6      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14353      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::MemRead                75494816     18.78%     86.53% # Class of executed instruction
system.cpu0.op_class::MemWrite               54170896     13.47%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 402080944                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3955                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3514487                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.714247                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          336251821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3514487                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.675933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.714247                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        683155764                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       683155764                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    336305370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      336305370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    336305370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       336305370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    336305370                       # number of overall hits
system.cpu0.icache.overall_hits::total      336305370                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3515008                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3515008                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3515008                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3515008                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3515008                       # number of overall misses
system.cpu0.icache.overall_misses::total      3515008                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    339820378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    339820378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    339820378                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    339820378                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    339820378                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    339820378                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010344                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1664970                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          953.143391                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          124753938                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1664970                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            74.928640                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   953.143391                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.930804                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.930804                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        255318975                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       255318975                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     71693727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71693727                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     50349494                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      50349494                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       804070                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       804070                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1024381                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1024381                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       983770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       983770                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    122043221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       122043221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    122847291                       # number of overall hits
system.cpu0.dcache.overall_hits::total      122847291                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       971764                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       971764                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       640192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       640192                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       231948                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       231948                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15309                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        46111                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        46111                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1611956                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1611956                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1843904                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1843904                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     72665491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     72665491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50989686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50989686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1036018                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1036018                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1039690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1039690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1029881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1029881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    123655177                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    123655177                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    124691195                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    124691195                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013373                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012555                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.223884                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.223884                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044773                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044773                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014788                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1115249                       # number of writebacks
system.cpu0.dcache.writebacks::total          1115249                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    21867977                       # DTB read hits
system.cpu1.dtb.read_misses                     59235                       # DTB read misses
system.cpu1.dtb.write_hits                   19552287                       # DTB write hits
system.cpu1.dtb.write_misses                     9496                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   36859                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4323                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1801                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                21927212                       # DTB read accesses
system.cpu1.dtb.write_accesses               19561783                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         41420264                       # DTB hits
system.cpu1.dtb.misses                          68731                       # DTB misses
system.cpu1.dtb.accesses                     41488995                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    94652002                       # ITB inst hits
system.cpu1.itb.inst_misses                     28916                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   20465                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                94680918                       # ITB inst accesses
system.cpu1.itb.hits                         94652002                       # DTB hits
system.cpu1.itb.misses                          28916                       # DTB misses
system.cpu1.itb.accesses                     94680918                       # DTB accesses
system.cpu1.numCycles                      6390097473                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   91229729                       # Number of instructions committed
system.cpu1.committedOps                    114656314                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            100939610                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 19963                       # Number of float alu accesses
system.cpu1.num_func_calls                    5175881                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12216758                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   100939610                       # number of integer instructions
system.cpu1.num_fp_insts                        19963                       # number of float instructions
system.cpu1.num_int_register_reads          178248577                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          68276777                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               14906                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               5056                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           341211113                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           43424743                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     42589810                       # number of memory refs
system.cpu1.num_load_insts                   22272320                       # Number of load instructions
system.cpu1.num_store_insts                  20317490                       # Number of store instructions
system.cpu1.num_idle_cycles              6272014130.991747                       # Number of idle cycles
system.cpu1.num_busy_cycles              118083342.008253                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018479                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981521                       # Percentage of idle cycles
system.cpu1.Branches                         18426423                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  561      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 72266652     62.87%     62.87% # Class of executed instruction
system.cpu1.op_class::IntMult                   87400      0.08%     62.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5995      0.01%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::MemRead                22272320     19.38%     82.32% # Class of executed instruction
system.cpu1.op_class::MemWrite               20317490     17.68%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 114950418                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4339                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          1797279                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.925122                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92815468                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1797279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.642215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   497.925122                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        191150010                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       191150010                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     92878317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92878317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     92878317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92878317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     92878317                       # number of overall hits
system.cpu1.icache.overall_hits::total       92878317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      1797792                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1797792                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      1797792                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1797792                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      1797792                       # number of overall misses
system.cpu1.icache.overall_misses::total      1797792                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     94676109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     94676109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     94676109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     94676109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     94676109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     94676109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.018989                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018989                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.018989                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018989                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.018989                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018989                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           852244                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.629386                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           40427304                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           852244                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.436302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.629386                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          685                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.668945                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         83921132                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        83921132                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     20533436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20533436                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     18726951                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18726951                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       267646                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       267646                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       457558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       457558                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       422147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       422147                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     39260387                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39260387                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     39528033                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39528033                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       504784                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       504784                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       363954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       363954                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       145535                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       145535                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        11452                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11452                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        43118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43118                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       868738                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        868738                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1014273                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1014273                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     21038220                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21038220                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     19090905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19090905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       413181                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       413181                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       469010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       469010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       465265                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       465265                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     40129125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     40129125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     40542306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     40542306                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.019064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019064                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.352231                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.352231                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.024417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.024417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.092674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025018                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       515728                       # number of writebacks
system.cpu1.dcache.writebacks::total           515728                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    24013708                       # DTB read hits
system.cpu2.dtb.read_misses                     78495                       # DTB read misses
system.cpu2.dtb.write_hits                   20640825                       # DTB write hits
system.cpu2.dtb.write_misses                    11929                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   43531                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5222                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2003                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                24092203                       # DTB read accesses
system.cpu2.dtb.write_accesses               20652754                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         44654533                       # DTB hits
system.cpu2.dtb.misses                          90424                       # DTB misses
system.cpu2.dtb.accesses                     44744957                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   104121102                       # ITB inst hits
system.cpu2.itb.inst_misses                     35849                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   24740                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               104156951                       # ITB inst accesses
system.cpu2.itb.hits                        104121102                       # DTB hits
system.cpu2.itb.misses                          35849                       # DTB misses
system.cpu2.itb.accesses                    104156951                       # DTB accesses
system.cpu2.numCycles                      6391019194                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  139646784                       # Number of instructions committed
system.cpu2.committedOps                    164425398                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            135556398                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 30941                       # Number of float alu accesses
system.cpu2.num_func_calls                    5141685                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     27185268                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   135556398                       # number of integer instructions
system.cpu2.num_fp_insts                        30941                       # number of float instructions
system.cpu2.num_int_register_reads          244355867                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          86825339                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               23975                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               6946                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           489190007                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           89865217                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     59013278                       # number of memory refs
system.cpu2.num_load_insts                   37703331                       # Number of load instructions
system.cpu2.num_store_insts                  21309947                       # Number of store instructions
system.cpu2.num_idle_cycles              6222086629.286721                       # Number of idle cycles
system.cpu2.num_busy_cycles              168932564.713278                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.026433                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.973567                       # Percentage of idle cycles
system.cpu2.Branches                         33496501                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  874      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                105592482     64.11%     64.11% # Class of executed instruction
system.cpu2.op_class::IntMult                   82932      0.05%     64.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4361      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::MemRead                37703331     22.89%     87.06% # Class of executed instruction
system.cpu2.op_class::MemWrite               21309947     12.94%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 164693927                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2086                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1827365                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.084867                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          102278463                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1827365                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.970462                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.084867                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963056                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963056                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        210129163                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       210129163                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    102322766                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      102322766                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    102322766                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       102322766                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    102322766                       # number of overall hits
system.cpu2.icache.overall_hits::total      102322766                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1827877                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1827877                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1827877                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1827877                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1827877                       # number of overall misses
system.cpu2.icache.overall_misses::total      1827877                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    104150643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    104150643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    104150643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    104150643                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    104150643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    104150643                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017550                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017550                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017550                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017550                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017550                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017550                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1063609                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          527.749866                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43513899                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1063609                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.911556                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   527.749866                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.515381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.515381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          932                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         90609172                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        90609172                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     22566501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22566501                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     19790846                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19790846                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       276816                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       276816                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       453955                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       453955                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       428743                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       428743                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     42357347                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42357347                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     42634163                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42634163                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       623553                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       623553                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       397216                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       397216                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       156029                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       156029                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         8759                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8759                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        31022                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        31022                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1020769                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1020769                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1176798                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1176798                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     23190054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23190054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     20188062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20188062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       432845                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       432845                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       462714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       462714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       459765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       459765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     43378116                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     43378116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     43810961                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     43810961                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026889                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.019676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019676                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.360473                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.360473                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018930                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018930                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.067474                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.067474                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.023532                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023532                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.026861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026861                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       599820                       # number of writebacks
system.cpu2.dcache.writebacks::total           599820                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    21532646                       # DTB read hits
system.cpu3.dtb.read_misses                     69801                       # DTB read misses
system.cpu3.dtb.write_hits                   19233676                       # DTB write hits
system.cpu3.dtb.write_misses                     7974                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   37208                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  2693                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      773                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                21602447                       # DTB read accesses
system.cpu3.dtb.write_accesses               19241650                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         40766322                       # DTB hits
system.cpu3.dtb.misses                          77775                       # DTB misses
system.cpu3.dtb.accesses                     40844097                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    88499866                       # ITB inst hits
system.cpu3.itb.inst_misses                     37746                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   26028                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                88537612                       # ITB inst accesses
system.cpu3.itb.hits                         88499866                       # DTB hits
system.cpu3.itb.misses                          37746                       # DTB misses
system.cpu3.itb.accesses                     88537612                       # DTB accesses
system.cpu3.numCycles                      6388164949                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  162486720                       # Number of instructions committed
system.cpu3.committedOps                    186632717                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            148512447                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  9403                       # Number of float alu accesses
system.cpu3.num_func_calls                    5907301                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     37589453                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   148512447                       # number of integer instructions
system.cpu3.num_fp_insts                         9403                       # number of float instructions
system.cpu3.num_int_register_reads          267995216                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          90410748                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                5763                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               3634                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           553479261                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          121558238                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     68183358                       # number of memory refs
system.cpu3.num_load_insts                   48419698                       # Number of load instructions
system.cpu3.num_store_insts                  19763660                       # Number of store instructions
system.cpu3.num_idle_cycles              6195558842.879519                       # Number of idle cycles
system.cpu3.num_busy_cycles              192606106.120481                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.030150                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.969850                       # Percentage of idle cycles
system.cpu3.Branches                         45322074                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  316      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                118498975     63.46%     63.46% # Class of executed instruction
system.cpu3.op_class::IntMult                   34027      0.02%     63.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1641      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::MemRead                48419698     25.93%     89.42% # Class of executed instruction
system.cpu3.op_class::MemWrite               19763660     10.58%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 186718317                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1303                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           970369                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.039965                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           87505593                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           970369                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            90.177647                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.039965                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.902422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.902422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        178040915                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       178040915                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     87564136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       87564136                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     87564136                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        87564136                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     87564136                       # number of overall hits
system.cpu3.icache.overall_hits::total       87564136                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       970881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       970881                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       970881                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        970881                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       970881                       # number of overall misses
system.cpu3.icache.overall_misses::total       970881                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     88535017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     88535017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     88535017                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     88535017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     88535017                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     88535017                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010966                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010966                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010966                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           431193                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          298.115954                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           40270662                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           431193                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            93.393589                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   298.115954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.291129                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.291129                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          862                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         82144636                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        82144636                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     20854673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20854673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     18803666                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18803666                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       145912                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       145912                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       274833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       274833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       266372                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       266372                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     39658339                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39658339                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     39804251                       # number of overall hits
system.cpu3.dcache.overall_hits::total       39804251                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       261451                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       261451                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       159314                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       159314                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        59612                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        59612                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         3203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3203                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        10417                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        10417                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       420765                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        420765                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       480377                       # number of overall misses
system.cpu3.dcache.overall_misses::total       480377                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     21116124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     21116124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     18962980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18962980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       205524                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       205524                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       278036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       278036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       276789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     40079104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     40079104                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     40284628                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     40284628                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.012382                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012382                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.008401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008401                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.290049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.290049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.011520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.011520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.037635                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037635                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010498                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010498                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011925                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       250397                       # number of writebacks
system.cpu3.dcache.writebacks::total           250397                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    29066381                       # DTB read hits
system.cpu4.dtb.read_misses                    119901                       # DTB read misses
system.cpu4.dtb.write_hits                   25652122                       # DTB write hits
system.cpu4.dtb.write_misses                    14777                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   42559                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4590                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     2045                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                29186282                       # DTB read accesses
system.cpu4.dtb.write_accesses               25666899                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         54718503                       # DTB hits
system.cpu4.dtb.misses                         134678                       # DTB misses
system.cpu4.dtb.accesses                     54853181                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   119426207                       # ITB inst hits
system.cpu4.itb.inst_misses                     55433                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   26951                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               119481640                       # ITB inst accesses
system.cpu4.itb.hits                        119426207                       # DTB hits
system.cpu4.itb.misses                          55433                       # DTB misses
system.cpu4.itb.accesses                    119481640                       # DTB accesses
system.cpu4.numCycles                      6386148589                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  233049721                       # Number of instructions committed
system.cpu4.committedOps                    265293116                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            209071826                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 15940                       # Number of float alu accesses
system.cpu4.num_func_calls                    7492565                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     55682438                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   209071826                       # number of integer instructions
system.cpu4.num_fp_insts                        15940                       # number of float instructions
system.cpu4.num_int_register_reads          381512138                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         126558544                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               11890                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               4054                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           787476909                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          175858676                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     95931383                       # number of memory refs
system.cpu4.num_load_insts                   69453441                       # Number of load instructions
system.cpu4.num_store_insts                  26477942                       # Number of store instructions
system.cpu4.num_idle_cycles              6114624823.424395                       # Number of idle cycles
system.cpu4.num_busy_cycles              271523765.575606                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.042518                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.957482                       # Percentage of idle cycles
system.cpu4.Branches                         65335057                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  442      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                169503225     63.84%     63.84% # Class of executed instruction
system.cpu4.op_class::IntMult                   59848      0.02%     63.87% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  1      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  2      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  1      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              3767      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::MemRead                69453441     26.16%     90.03% # Class of executed instruction
system.cpu4.op_class::MemWrite               26477942      9.97%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 265498669                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1865                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1878706                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.648429                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          117539718                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1878706                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.564189                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.648429                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.948532                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.948532                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        240835158                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       240835158                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst    117598752                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      117598752                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst    117598752                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       117598752                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst    117598752                       # number of overall hits
system.cpu4.icache.overall_hits::total      117598752                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1879218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1879218                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1879218                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1879218                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1879218                       # number of overall misses
system.cpu4.icache.overall_misses::total      1879218                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst    119477970                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    119477970                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst    119477970                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    119477970                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst    119477970                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    119477970                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015729                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015729                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015729                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015729                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015729                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015729                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           874309                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          651.115087                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           53723538                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           874309                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            61.446855                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   651.115087                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.635855                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.635855                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          684                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          683                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        110628295                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       110628295                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     27836528                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27836528                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     24960209                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      24960209                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       247661                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       247661                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       413249                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       413249                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       394567                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       394567                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     52796737                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        52796737                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     53044398                       # number of overall hits
system.cpu4.dcache.overall_hits::total       53044398                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       566020                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       566020                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       285056                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       285056                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       110363                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       110363                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         8360                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         8360                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        22923                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        22923                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       851076                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        851076                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       961439                       # number of overall misses
system.cpu4.dcache.overall_misses::total       961439                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     28402548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     28402548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     25245265                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     25245265                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       358024                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       358024                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       421609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       421609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       417490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       417490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     53647813                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     53647813                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     54005837                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54005837                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.019928                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019928                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.011291                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011291                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.308256                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.308256                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.019829                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.019829                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.054907                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.054907                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.015864                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.015864                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.017803                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017803                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       487231                       # number of writebacks
system.cpu4.dcache.writebacks::total           487231                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    34827592                       # DTB read hits
system.cpu5.dtb.read_misses                     31370                       # DTB read misses
system.cpu5.dtb.write_hits                    9274516                       # DTB write hits
system.cpu5.dtb.write_misses                     6045                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   25400                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2346                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      662                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                34858962                       # DTB read accesses
system.cpu5.dtb.write_accesses                9280561                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         44102108                       # DTB hits
system.cpu5.dtb.misses                          37415                       # DTB misses
system.cpu5.dtb.accesses                     44139523                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   157889800                       # ITB inst hits
system.cpu5.itb.inst_misses                     13742                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10647                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               157903542                       # ITB inst accesses
system.cpu5.itb.hits                        157889800                       # DTB hits
system.cpu5.itb.misses                          13742                       # DTB misses
system.cpu5.itb.accesses                    157903542                       # DTB accesses
system.cpu5.numCycles                      6391236528                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  308413893                       # Number of instructions committed
system.cpu5.committedOps                    347310717                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            269639274                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 15254                       # Number of float alu accesses
system.cpu5.num_func_calls                   12725938                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     82370485                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   269639274                       # number of integer instructions
system.cpu5.num_fp_insts                        15254                       # number of float instructions
system.cpu5.num_int_register_reads          442285977                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         167169492                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               12935                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2456                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1022464165                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          266912569                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     97826709                       # number of memory refs
system.cpu5.num_load_insts                   88302346                       # Number of load instructions
system.cpu5.num_store_insts                   9524363                       # Number of store instructions
system.cpu5.num_idle_cycles              6034417501.028819                       # Number of idle cycles
system.cpu5.num_busy_cycles              356819026.971181                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.055829                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.944171                       # Percentage of idle cycles
system.cpu5.Branches                        101186318                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  348      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                249618472     71.84%     71.84% # Class of executed instruction
system.cpu5.op_class::IntMult                   29285      0.01%     71.85% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  1      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                 27      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                 36      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  4      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2344      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                13      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::MemRead                88302346     25.41%     97.26% # Class of executed instruction
system.cpu5.op_class::MemWrite                9524363      2.74%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 347477239                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     770                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           621791                       # number of replacements
system.cpu5.icache.tags.tagsinuse          484.830720                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          157214004                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           621791                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           252.840591                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   484.830720                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.946935                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.946935                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          467                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        316424577                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       316424577                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    157278834                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      157278834                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    157278834                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       157278834                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    157278834                       # number of overall hits
system.cpu5.icache.overall_hits::total      157278834                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       622303                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       622303                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       622303                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        622303                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       622303                       # number of overall misses
system.cpu5.icache.overall_misses::total       622303                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    157901137                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    157901137                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    157901137                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    157901137                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    157901137                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    157901137                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.003941                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003941                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.003941                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003941                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.003941                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003941                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           375928                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          629.735917                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           43659864                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           375928                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           116.138899                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   629.735917                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.614976                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.614976                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          896                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         88676104                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        88676104                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     34300587                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       34300587                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      8990167                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8990167                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       138115                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       138115                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       139210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       139210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data       130856                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       130856                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     43290754                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43290754                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     43428869                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43428869                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       216330                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       216330                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       148081                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       148081                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        59321                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        59321                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         2097                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2097                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         9161                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         9161                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       364411                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        364411                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       423732                       # number of overall misses
system.cpu5.dcache.overall_misses::total       423732                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     34516917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     34516917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      9138248                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9138248                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       197436                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       197436                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       141307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       141307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       140017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       140017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     43655165                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43655165                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     43852601                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43852601                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.006267                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.006267                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.016205                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016205                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.300457                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.300457                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.014840                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.014840                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.065428                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.065428                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.008347                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008347                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.009663                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009663                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       209493                       # number of writebacks
system.cpu5.dcache.writebacks::total           209493                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    23627651                       # DTB read hits
system.cpu6.dtb.read_misses                     61618                       # DTB read misses
system.cpu6.dtb.write_hits                   18075582                       # DTB write hits
system.cpu6.dtb.write_misses                    10143                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   39665                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4895                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1921                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                23689269                       # DTB read accesses
system.cpu6.dtb.write_accesses               18085725                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         41703233                       # DTB hits
system.cpu6.dtb.misses                          71761                       # DTB misses
system.cpu6.dtb.accesses                     41774994                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   102304033                       # ITB inst hits
system.cpu6.itb.inst_misses                     29423                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   21397                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               102333456                       # ITB inst accesses
system.cpu6.itb.hits                        102304033                       # DTB hits
system.cpu6.itb.misses                          29423                       # DTB misses
system.cpu6.itb.accesses                    102333456                       # DTB accesses
system.cpu6.numCycles                      6391344016                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  297350061                       # Number of instructions committed
system.cpu6.committedOps                    322211498                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            240298106                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 21287                       # Number of float alu accesses
system.cpu6.num_func_calls                    5430945                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     81145767                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   240298106                       # number of integer instructions
system.cpu6.num_fp_insts                        21287                       # number of float instructions
system.cpu6.num_int_register_reads          448860990                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         139345860                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               15002                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               6258                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           960924411                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          252461359                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    109270221                       # number of memory refs
system.cpu6.num_load_insts                   90612338                       # Number of load instructions
system.cpu6.num_store_insts                  18657883                       # Number of store instructions
system.cpu6.num_idle_cycles              6064118671.526816                       # Number of idle cycles
system.cpu6.num_busy_cycles              327225344.473184                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.051198                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.948802                       # Percentage of idle cycles
system.cpu6.Branches                         88288734                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  723      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                213060079     66.07%     66.07% # Class of executed instruction
system.cpu6.op_class::IntMult                  125917      0.04%     66.11% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              4107      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::MemRead                90612338     28.10%     94.21% # Class of executed instruction
system.cpu6.op_class::MemWrite               18657883      5.79%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 322461047                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    2180                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1429423                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.305691                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          100510001                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1429423                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            70.315086                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.305691                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.943956                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.943956                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        206087333                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       206087333                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    100898764                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      100898764                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    100898764                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       100898764                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    100898764                       # number of overall hits
system.cpu6.icache.overall_hits::total      100898764                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1429935                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1429935                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1429935                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1429935                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1429935                       # number of overall misses
system.cpu6.icache.overall_misses::total      1429935                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    102328699                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    102328699                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    102328699                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    102328699                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    102328699                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    102328699                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.013974                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.013974                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.013974                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.013974                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.013974                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.013974                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           842568                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          527.579285                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           40814848                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           842568                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            48.441014                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   527.579285                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.515214                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.515214                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          985                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          576                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         84447139                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        84447139                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     22440234                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       22440234                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     17367820                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17367820                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       245543                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       245543                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       375245                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       375245                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       354451                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       354451                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     39808054                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        39808054                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     40053597                       # number of overall hits
system.cpu6.dcache.overall_hits::total       40053597                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       473558                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       473558                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       333359                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       333359                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       141440                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       141440                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         7740                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7740                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        25332                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        25332                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       806917                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        806917                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       948357                       # number of overall misses
system.cpu6.dcache.overall_misses::total       948357                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     22913792                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     22913792                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     17701179                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17701179                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       386983                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       386983                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       382985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       382985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       379783                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       379783                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     40614971                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     40614971                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     41001954                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     41001954                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.020667                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020667                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.018833                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018833                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.365494                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.365494                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.020210                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.020210                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.066701                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.066701                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.019867                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019867                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.023130                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.023130                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       494941                       # number of writebacks
system.cpu6.dcache.writebacks::total           494941                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    18285648                       # DTB read hits
system.cpu7.dtb.read_misses                     66595                       # DTB read misses
system.cpu7.dtb.write_hits                   16430654                       # DTB write hits
system.cpu7.dtb.write_misses                    10337                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   35614                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  4295                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1755                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                18352243                       # DTB read accesses
system.cpu7.dtb.write_accesses               16440991                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         34716302                       # DTB hits
system.cpu7.dtb.misses                          76932                       # DTB misses
system.cpu7.dtb.accesses                     34793234                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    80177036                       # ITB inst hits
system.cpu7.itb.inst_misses                     26549                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   25972                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   20124                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                80203585                       # ITB inst accesses
system.cpu7.itb.hits                         80177036                       # DTB hits
system.cpu7.itb.misses                          26549                       # DTB misses
system.cpu7.itb.accesses                     80203585                       # DTB accesses
system.cpu7.numCycles                      6391343584                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  316718523                       # Number of instructions committed
system.cpu7.committedOps                    336544616                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            244695008                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 24675                       # Number of float alu accesses
system.cpu7.num_func_calls                    4168699                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90589702                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   244695008                       # number of integer instructions
system.cpu7.num_fp_insts                        24675                       # number of float instructions
system.cpu7.num_int_register_reads          468594238                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         137055583                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               18844                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               5830                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1007208666                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278378720                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    115553622                       # number of memory refs
system.cpu7.num_load_insts                   98569719                       # Number of load instructions
system.cpu7.num_store_insts                  16983903                       # Number of store instructions
system.cpu7.num_idle_cycles              6051277268.902490                       # Number of idle cycles
system.cpu7.num_busy_cycles              340066315.097510                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.053207                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.946793                       # Percentage of idle cycles
system.cpu7.Branches                         95711339                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  581      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                221163696     65.67%     65.67% # Class of executed instruction
system.cpu7.op_class::IntMult                   74500      0.02%     65.69% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3177      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::MemRead                98569719     29.27%     94.96% # Class of executed instruction
system.cpu7.op_class::MemWrite               16983903      5.04%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 336795576                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1748                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1463900                       # number of replacements
system.cpu7.icache.tags.tagsinuse          479.762519                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           78522167                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1463900                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            53.639024                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   479.762519                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937036                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937036                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        161863794                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       161863794                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     78735279                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       78735279                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     78735279                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        78735279                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     78735279                       # number of overall hits
system.cpu7.icache.overall_hits::total       78735279                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1464412                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1464412                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1464412                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1464412                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1464412                       # number of overall misses
system.cpu7.icache.overall_misses::total      1464412                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     80199691                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     80199691                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     80199691                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     80199691                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     80199691                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     80199691                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.018260                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018260                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.018260                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018260                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.018260                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018260                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           821227                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          611.371589                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           33829337                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           821227                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.193649                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   611.371589                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.597043                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.597043                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0          306                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         70456123                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        70456123                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     17152024                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17152024                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     15747999                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      15747999                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       217954                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       217954                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       371916                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       371916                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       352062                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       352062                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     32900023                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        32900023                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     33117977                       # number of overall hits
system.cpu7.dcache.overall_hits::total       33117977                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       469587                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       469587                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       312143                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       312143                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data       128992                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       128992                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         7268                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         7268                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        24706                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        24706                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       781730                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        781730                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       910722                       # number of overall misses
system.cpu7.dcache.overall_misses::total       910722                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17621611                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17621611                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     16060142                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16060142                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       346946                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       346946                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       379184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       379184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       376768                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       376768                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     33681753                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     33681753                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     34028699                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     34028699                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.026648                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026648                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.019436                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019436                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.371793                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.371793                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.019167                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.019167                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065574                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065574                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.023209                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023209                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.026763                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026763                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       490718                       # number of writebacks
system.cpu7.dcache.writebacks::total           490718                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               178687                       # number of replacements
system.iocache.tags.tagsinuse               14.084384                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               178687                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.084384                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.880274                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.880274                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1610172                       # Number of tag accesses
system.iocache.tags.data_accesses             1610172                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       170744                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       170744                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8164                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8164                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8164                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8164                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8164                       # number of overall misses
system.iocache.overall_misses::total             8164                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8164                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8164                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       170744                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       170744                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8164                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8164                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8164                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8164                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     170744                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005119                       # Number of seconds simulated
sim_ticks                                  5119032000                       # Number of ticks simulated
final_tick                               3200789949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               98915551                       # Simulator instruction rate (inst/s)
host_op_rate                                112701036                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              267628651                       # Simulator tick rate (ticks/s)
host_mem_usage                                 887904                       # Number of bytes of host memory used
host_seconds                                    19.13                       # Real time elapsed on the host
sim_insts                                  1891992464                       # Number of instructions simulated
sim_ops                                    2155673360                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         509824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          29824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          97152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         214080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         477440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1407360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       276928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          276928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            7966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            3345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            7460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              59                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       175033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        75014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            512597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          99593829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        37507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        12502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            787649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           7363892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           5826101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          18978588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker       250047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker       262550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1062701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          41820407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        50009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        12502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            612616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          93267633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker       100019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        75014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            737639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           3313126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274926978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       512597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       787649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      5826101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1062701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       612616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       737639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9539304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54097728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54097728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54097728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       175033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        75014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           512597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         99593829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        37507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        12502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           787649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          7363892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          5826101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         18978588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker       250047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker       262550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1062701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         41820407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        50009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        12502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           612616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         93267633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker       100019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        75014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           737639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          3313126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            329024706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4952272500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       171080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        209059861920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        209059861920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69240596670                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69240596670                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1859735115750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1859735115750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2138035574340                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2138035574340                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             286278                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            286278                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               179                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              179                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            82359                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7715                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            56883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           56883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        25120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         1266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        21700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        30840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         2368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       177722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       162913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         4860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        13936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        30696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        41874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         1490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side         2732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        68368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       116202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side         4206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side         7520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        25336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        31080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         2656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         4430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                790885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       206272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1026392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         2532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       694400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1021440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         7464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5687104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6026328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         9720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       982272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1571908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side         2980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side         5464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      2187776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      4295840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side         8412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        15040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       810752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      1032884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         5312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         8860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25648544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           436315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                436315    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             436315                       # Request fanout histogram
system.membus.trans_dist::ReadReq                2985                       # Transaction distribution
system.membus.trans_dist::ReadResp               2985                       # Transaction distribution
system.membus.trans_dist::WriteReq                179                       # Transaction distribution
system.membus.trans_dist::WriteResp               179                       # Transaction distribution
system.membus.trans_dist::Writeback              4327                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7820                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3143                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4326                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22858                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        67321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        67935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1684288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1685384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1685384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             41005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   41005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               41005                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.tags.replacements                     18609                       # number of replacements
system.l2.tags.tagsinuse                 30751.185979                       # Cycle average of tags in use
system.l2.tags.total_refs                     6915035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    139.452578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    19246.574186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     7.232540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     4.944768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      2239.073566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1025.388679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     7.837095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker    12.849441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1041.011550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       802.749985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1071.743755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1270.377648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       317.895107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       388.331706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       530.008865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       403.413775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     4.961139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     9.324427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       419.947294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       429.077493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.018254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.124191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       366.263733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       601.151104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.209464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.001547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       292.341869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       254.332795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.587359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.068331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.031292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.031769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.024498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.032707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.038769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.009701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.011851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.016175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.012311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.013094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.011177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.018346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.008922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.007762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938452                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001160                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.944214                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3276239                       # Number of tag accesses
system.l2.tags.data_accesses                  3276239                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          1393                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker           624                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                3182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                 253                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           590                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           360                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               10787                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                4325                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          3857                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          1067                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst               88395                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               41789                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          1145                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker           713                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst               15263                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                6937                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker          1694                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker           855                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst               34135                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               19676                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker           827                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker           407                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst               12609                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                6030                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  256913                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            82359                       # number of Writeback hits
system.l2.Writeback_hits::total                 82359                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1029                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 65                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             15413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              3723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              8552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              2209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32891                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           1393                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker            624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                 3182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  491                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                10787                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 7081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           3857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           1067                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                88395                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                57202                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           1145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker            713                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                15263                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                10660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker           1694                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker            855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                34135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                28228                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker            827                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker            407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                12609                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 8239                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289804                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          1393                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker           624                       # number of overall hits
system.l2.overall_hits::cpu0.inst                3182                       # number of overall hits
system.l2.overall_hits::cpu0.data                 491                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           590                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           360                       # number of overall hits
system.l2.overall_hits::cpu1.inst               10787                       # number of overall hits
system.l2.overall_hits::cpu1.data                7081                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          3857                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          1067                       # number of overall hits
system.l2.overall_hits::cpu2.inst               88395                       # number of overall hits
system.l2.overall_hits::cpu2.data               57202                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          1145                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker           713                       # number of overall hits
system.l2.overall_hits::cpu5.inst               15263                       # number of overall hits
system.l2.overall_hits::cpu5.data               10660                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker          1694                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker           855                       # number of overall hits
system.l2.overall_hits::cpu6.inst               34135                       # number of overall hits
system.l2.overall_hits::cpu6.data               28228                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker           827                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker           407                       # number of overall hits
system.l2.overall_hits::cpu7.inst               12609                       # number of overall hits
system.l2.overall_hits::cpu7.data                8239                       # number of overall hits
system.l2.overall_hits::total                  289804                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                63                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                92                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               466                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               757                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                85                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data               385                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                49                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data               684                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                59                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                77                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2857                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            435                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            878                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data            109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data            866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data            683                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3094                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               98                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            7957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            3069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data            7297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20267                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                 41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               7972                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                629                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1876                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               3454                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               7981                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                365                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23124                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu0.inst                41                       # number of overall misses
system.l2.overall_misses::cpu0.data              7972                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                63                       # number of overall misses
system.l2.overall_misses::cpu1.data               629                       # number of overall misses
system.l2.overall_misses::cpu2.inst               466                       # number of overall misses
system.l2.overall_misses::cpu2.data              1876                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker           21                       # number of overall misses
system.l2.overall_misses::cpu5.inst                85                       # number of overall misses
system.l2.overall_misses::cpu5.data              3454                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu6.inst                49                       # number of overall misses
system.l2.overall_misses::cpu6.data              7981                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                59                       # number of overall misses
system.l2.overall_misses::cpu7.data               365                       # number of overall misses
system.l2.overall_misses::total                 23124                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         1407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker          630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst            3223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           10850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            4417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         3857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         1067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst           88861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           42546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         1165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker          734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst           15348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data            7322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker         1698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker          856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst           34184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           20360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker          835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker          413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst           12668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            6107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              259770                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        82359                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             82359                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          578                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          952                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         1508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data          789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4123                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          3293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         16532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          6792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         15849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53158                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         1407                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker          630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst             3223                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8463                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            10850                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             7710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         3857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         1067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            88861                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            59078                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         1165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker          734                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            15348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            14114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker         1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker          856                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst            34184                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            36209                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker          835                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker          413                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            12668                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             8604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               312928                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         1407                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker          630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst            3223                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8463                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           10850                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            7710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         3857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         1067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           88861                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           59078                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         1165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker          734                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           15348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           14114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker         1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker          856                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst           34184                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           36209                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker          835                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker          413                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           12668                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            8604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              312928                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.009950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.009524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.012721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.055970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.005059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.002770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.005806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.020829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.005244                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.017793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.017167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.028610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.005538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.052581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.002356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.001168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.001433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.033595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.009581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.014528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.004657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.012608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.010998                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.984000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.752595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.922269                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.637427                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.574271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.865653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750424                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.601227                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.970958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.163073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.067687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.451855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.460408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.115338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381260                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.009950                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.009524                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.012721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.941983                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.005059                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.002770                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.005806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.081582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.005244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.031755                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.017167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.028610                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.005538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.244722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.002356                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.001168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.001433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.220415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.009581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.014528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.004657                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.042422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073896                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.009950                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.009524                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.012721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941983                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.005059                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.002770                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.005806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.081582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.005244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.031755                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.017167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.028610                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.005538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.244722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.002356                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.001168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.001433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.220415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.009581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.014528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.004657                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.042422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073896                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4327                       # number of writebacks
system.l2.writebacks::total                      4327                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                    7                       # Transaction distribution
system.iobus.trans_dist::ReadResp                   7                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  59                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 59                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      132                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     1439079                       # DTB read hits
system.cpu0.dtb.read_misses                       546                       # DTB read misses
system.cpu0.dtb.write_hits                    1381632                       # DTB write hits
system.cpu0.dtb.write_misses                      533                       # DTB write misses
system.cpu0.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     981                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    51                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 1439625                       # DTB read accesses
system.cpu0.dtb.write_accesses                1382165                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          2820711                       # DTB hits
system.cpu0.dtb.misses                           1079                       # DTB misses
system.cpu0.dtb.accesses                      2821790                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     8689343                       # ITB inst hits
system.cpu0.itb.inst_misses                       381                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     398                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 8689724                       # ITB inst accesses
system.cpu0.itb.hits                          8689343                       # DTB hits
system.cpu0.itb.misses                            381                       # DTB misses
system.cpu0.itb.accesses                      8689724                       # DTB accesses
system.cpu0.numCycles                        10238071                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    8688962                       # Number of instructions committed
system.cpu0.committedOps                     10236735                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              9738298                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     956547                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       579050                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     9738298                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           15099373                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7433286                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            30713469                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            3466784                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      2823015                       # number of memory refs
system.cpu0.num_load_insts                    1440183                       # Number of load instructions
system.cpu0.num_store_insts                   1382832                       # Number of store instructions
system.cpu0.num_idle_cycles                570.008390                       # Number of idle cycles
system.cpu0.num_busy_cycles              10237500.991610                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999944                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000056                       # Percentage of idle cycles
system.cpu0.Branches                          1460244                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7156377     69.90%     69.90% # Class of executed instruction
system.cpu0.op_class::IntMult                  258102      2.52%     72.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.42% # Class of executed instruction
system.cpu0.op_class::MemRead                 1440183     14.07%     86.49% # Class of executed instruction
system.cpu0.op_class::MemWrite                1382832     13.51%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  10237495                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3223                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8740048                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3735                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2340.039625                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17382667                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17382667                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      8686499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8686499                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      8686499                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8686499                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      8686499                       # number of overall hits
system.cpu0.icache.overall_hits::total        8686499                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3223                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3223                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3223                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3223                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3223                       # number of overall misses
system.cpu0.icache.overall_misses::total         3223                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      8689722                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8689722                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      8689722                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8689722                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      8689722                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8689722                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000371                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000371                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000371                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000371                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000371                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             8442                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.053946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3021975                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9463                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           319.346402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1021.053946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997123                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997123                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5651785                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5651785                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1427718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1427718                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1372370                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1372370                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        10264                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        10264                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1257                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1257                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1219                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2800088                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2800088                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2810352                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2810352                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          300                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8354                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8354                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data           76                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           38                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         8654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          8654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         8730                       # number of overall misses
system.cpu0.dcache.overall_misses::total         8730                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1428018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1428018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1380724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1380724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data        10340                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        10340                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2808742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2808742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2819082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2819082                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.006050                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006050                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.007350                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.007350                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.030231                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.030231                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003097                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003097                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7442                       # number of writebacks
system.cpu0.dcache.writebacks::total             7442                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                      168371                       # DTB read hits
system.cpu1.dtb.read_misses                       917                       # DTB read misses
system.cpu1.dtb.write_hits                     166204                       # DTB write hits
system.cpu1.dtb.write_misses                      205                       # DTB write misses
system.cpu1.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     837                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    91                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                       48                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                  169288                       # DTB read accesses
system.cpu1.dtb.write_accesses                 166409                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                           334575                       # DTB hits
system.cpu1.dtb.misses                           1122                       # DTB misses
system.cpu1.dtb.accesses                       335697                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                      700218                       # ITB inst hits
system.cpu1.itb.inst_misses                       628                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     388                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                  700846                       # ITB inst accesses
system.cpu1.itb.hits                           700218                       # DTB hits
system.cpu1.itb.misses                            628                       # DTB misses
system.cpu1.itb.accesses                       700846                       # DTB accesses
system.cpu1.numCycles                        11382187                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     689658                       # Number of instructions committed
system.cpu1.committedOps                       896648                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               797266                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1160                       # Number of float alu accesses
system.cpu1.num_func_calls                      38982                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        78783                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      797266                       # number of integer instructions
system.cpu1.num_fp_insts                         1160                       # number of float instructions
system.cpu1.num_int_register_reads            1446493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            565108                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 648                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                512                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             2688130                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes             277076                       # number of times the CC registers were written
system.cpu1.num_mem_refs                       344308                       # number of memory refs
system.cpu1.num_load_insts                     172403                       # Number of load instructions
system.cpu1.num_store_insts                    171905                       # Number of store instructions
system.cpu1.num_idle_cycles              10372921.987254                       # Number of idle cycles
system.cpu1.num_busy_cycles              1009265.012746                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.088671                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.911329                       # Percentage of idle cycles
system.cpu1.Branches                           126252                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    8      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                   554225     61.63%     61.63% # Class of executed instruction
system.cpu1.op_class::IntMult                     606      0.07%     61.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               112      0.01%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.71% # Class of executed instruction
system.cpu1.op_class::MemRead                  172403     19.17%     80.88% # Class of executed instruction
system.cpu1.op_class::MemWrite                 171905     19.12%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    899259                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            10850                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             752605                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11362                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            66.238778                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1412062                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1412062                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       689756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         689756                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       689756                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          689756                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       689756                       # number of overall hits
system.cpu1.icache.overall_hits::total         689756                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10850                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10850                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10850                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10850                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10850                       # number of overall misses
system.cpu1.icache.overall_misses::total        10850                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       700606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       700606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       700606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       700606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       700606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       700606                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.015487                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015487                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.015487                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015487                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.015487                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015487                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             7831                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          756.371178                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             375404                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8630                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.499884                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   756.371178                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.738644                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.738644                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          575                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           682116                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          682116                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       154039                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         154039                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       157086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        157086                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data         2668                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2668                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4510                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4510                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4000                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       311125                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          311125                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       313793                       # number of overall hits
system.cpu1.dcache.overall_hits::total         313793                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4704                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4701                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4701                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         3103                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         3103                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           56                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          518                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          518                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         9405                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9405                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        12508                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12508                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       158743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       158743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       161787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       161787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data         5771                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         5771                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         4566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       320530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       320530                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       326301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       326301                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029633                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.029057                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.029057                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.537688                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.537688                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.012265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.114653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.114653                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.029342                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029342                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.038333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038333                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4612                       # number of writebacks
system.cpu1.dcache.writebacks::total             4612                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     1233762                       # DTB read hits
system.cpu2.dtb.read_misses                      3548                       # DTB read misses
system.cpu2.dtb.write_hits                     997592                       # DTB write hits
system.cpu2.dtb.write_misses                      513                       # DTB write misses
system.cpu2.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                     965                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   238                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                       49                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 1237310                       # DTB read accesses
system.cpu2.dtb.write_accesses                 998105                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          2231354                       # DTB hits
system.cpu2.dtb.misses                           4061                       # DTB misses
system.cpu2.dtb.accesses                      2235415                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     5362033                       # ITB inst hits
system.cpu2.itb.inst_misses                      1272                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     539                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 5363305                       # ITB inst accesses
system.cpu2.itb.hits                          5362033                       # DTB hits
system.cpu2.itb.misses                           1272                       # DTB misses
system.cpu2.itb.accesses                      5363305                       # DTB accesses
system.cpu2.numCycles                        10562838                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    5123346                       # Number of instructions committed
system.cpu2.committedOps                      6273434                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5457375                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  1575                       # Number of float alu accesses
system.cpu2.num_func_calls                     205928                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       715786                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5457375                       # number of integer instructions
system.cpu2.num_fp_insts                         1575                       # number of float instructions
system.cpu2.num_int_register_reads            9649362                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3685126                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                1127                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                448                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            18527803                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            2665517                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      2278577                       # number of memory refs
system.cpu2.num_load_insts                    1252440                       # Number of load instructions
system.cpu2.num_store_insts                   1026137                       # Number of store instructions
system.cpu2.num_idle_cycles              3842834.123250                       # Number of idle cycles
system.cpu2.num_busy_cycles              6720003.876750                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.636193                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.363807                       # Percentage of idle cycles
system.cpu2.Branches                           961946                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                   62      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3999932     63.68%     63.68% # Class of executed instruction
system.cpu2.op_class::IntMult                    3039      0.05%     63.72% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               151      0.00%     63.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.73% # Class of executed instruction
system.cpu2.op_class::MemRead                 1252440     19.94%     83.66% # Class of executed instruction
system.cpu2.op_class::MemWrite                1026137     16.34%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   6281761                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            88861                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5318261                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            89373                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            59.506350                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10814499                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10814499                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5273958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5273958                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5273958                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5273958                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5273958                       # number of overall hits
system.cpu2.icache.overall_hits::total        5273958                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        88861                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88861                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        88861                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88861                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        88861                       # number of overall misses
system.cpu2.icache.overall_misses::total        88861                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5362819                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5362819                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5362819                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5362819                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5362819                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5362819                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.016570                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016570                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.016570                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016570                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.016570                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016570                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            62221                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          990.914302                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2248820                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            63245                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            35.557277                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   990.914302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.967690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4532886                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4532886                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1158066                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1158066                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       956175                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        956175                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        12517                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        12517                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        21398                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21398                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        20700                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20700                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2114241                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2114241                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2126758                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2126758                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        37509                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        37509                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        20221                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        20221                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         7172                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         7172                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          244                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          244                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          817                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          817                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        57730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        64902                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64902                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1195575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1195575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       976396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       976396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        19689                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        19689                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        21642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        21517                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        21517                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2171971                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2171971                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2191660                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2191660                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.031373                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031373                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.020710                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020710                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.364264                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.364264                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.011274                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.011274                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.037970                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037970                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.026580                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026580                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.029613                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029613                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        30911                       # number of writebacks
system.cpu2.dcache.writebacks::total            30911                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58543                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           114.341797                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          862.672550                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              85748                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              862                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            99.475638                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   862.672550                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.842454                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.842454                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          861                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              59034                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           115.300781                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          683.612661                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              23728                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              682                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            34.791789                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   683.612661                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.667590                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.667590                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          682                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          681                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                      161532                       # DTB read hits
system.cpu5.dtb.read_misses                       740                       # DTB read misses
system.cpu5.dtb.write_hits                     206539                       # DTB write hits
system.cpu5.dtb.write_misses                      188                       # DTB write misses
system.cpu5.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                     927                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                    90                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                       63                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                  162272                       # DTB read accesses
system.cpu5.dtb.write_accesses                 206727                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           368071                       # DTB hits
system.cpu5.dtb.misses                            928                       # DTB misses
system.cpu5.dtb.accesses                       368999                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      599414                       # ITB inst hits
system.cpu5.itb.inst_misses                       425                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                     425                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  599839                       # ITB inst accesses
system.cpu5.itb.hits                           599414                       # DTB hits
system.cpu5.itb.misses                            425                       # DTB misses
system.cpu5.itb.accesses                       599839                       # DTB accesses
system.cpu5.numCycles                         9924652                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     587053                       # Number of instructions committed
system.cpu5.committedOps                       837788                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               760394                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  1511                       # Number of float alu accesses
system.cpu5.num_func_calls                      29334                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        69851                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      760394                       # number of integer instructions
system.cpu5.num_fp_insts                         1511                       # number of float instructions
system.cpu5.num_int_register_reads            1422161                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            512740                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                1511                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads             2499446                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes             233659                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       373361                       # number of memory refs
system.cpu5.num_load_insts                     163564                       # Number of load instructions
system.cpu5.num_store_insts                    209797                       # Number of store instructions
system.cpu5.num_idle_cycles              9100129.747879                       # Number of idle cycles
system.cpu5.num_busy_cycles              824522.252121                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.083078                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.916922                       # Percentage of idle cycles
system.cpu5.Branches                           104654                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                   21      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   465495     55.45%     55.45% # Class of executed instruction
system.cpu5.op_class::IntMult                     460      0.05%     55.51% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     55.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               157      0.02%     55.53% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     55.53% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     55.53% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     55.53% # Class of executed instruction
system.cpu5.op_class::MemRead                  163564     19.48%     75.01% # Class of executed instruction
system.cpu5.op_class::MemWrite                 209797     24.99%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    839494                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            15348                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             649321                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            15860                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            40.940794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1215026                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1215026                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       584491                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         584491                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       584491                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          584491                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       584491                       # number of overall hits
system.cpu5.icache.overall_hits::total         584491                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        15348                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        15348                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        15348                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         15348                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        15348                       # number of overall misses
system.cpu5.icache.overall_misses::total        15348                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst       599839                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       599839                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       599839                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       599839                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       599839                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       599839                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.025587                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.025587                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.025587                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.025587                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.025587                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.025587                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            13666                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          886.524500                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             415818                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14549                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            28.580521                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   886.524500                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.865747                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.865747                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          850                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.862305                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           753058                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          753058                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       146046                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         146046                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       195827                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        195827                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data         4608                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         4608                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         3259                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         3259                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         2896                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2896                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data       341873                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          341873                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       346481                       # number of overall hits
system.cpu5.dcache.overall_hits::total         346481                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4359                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4359                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         7513                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         7513                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data         3907                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         3907                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           65                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          407                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          407                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        11872                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11872                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        15779                       # number of overall misses
system.cpu5.dcache.overall_misses::total        15779                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data       150405                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       150405                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       203340                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       203340                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data         8515                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         8515                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         3324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         3324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         3303                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         3303                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       353745                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       353745                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       362260                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       362260                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.028982                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028982                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.036948                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.036948                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.458837                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.458837                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.019555                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.019555                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.123221                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.123221                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.033561                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.033561                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.043557                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.043557                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9274                       # number of writebacks
system.cpu5.dcache.writebacks::total             9274                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                      498272                       # DTB read hits
system.cpu6.dtb.read_misses                      1984                       # DTB read misses
system.cpu6.dtb.write_hits                     581033                       # DTB write hits
system.cpu6.dtb.write_misses                      454                       # DTB write misses
system.cpu6.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                    2195                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                   337                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      163                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                  500256                       # DTB read accesses
system.cpu6.dtb.write_accesses                 581487                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          1079305                       # DTB hits
system.cpu6.dtb.misses                           2438                       # DTB misses
system.cpu6.dtb.accesses                      1081743                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     1912732                       # ITB inst hits
system.cpu6.itb.inst_misses                      1162                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                     907                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 1913894                       # ITB inst accesses
system.cpu6.itb.hits                          1912732                       # DTB hits
system.cpu6.itb.misses                           1162                       # DTB misses
system.cpu6.itb.accesses                      1913894                       # DTB accesses
system.cpu6.numCycles                        10082131                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    1899308                       # Number of instructions committed
system.cpu6.committedOps                      2587058                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              2325455                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  1755                       # Number of float alu accesses
system.cpu6.num_func_calls                      95355                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       211228                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     2325455                       # number of integer instructions
system.cpu6.num_fp_insts                         1755                       # number of float instructions
system.cpu6.num_int_register_reads            4333182                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           1602777                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                1124                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                624                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads             7775384                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes             728880                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      1099447                       # number of memory refs
system.cpu6.num_load_insts                     506288                       # Number of load instructions
system.cpu6.num_store_insts                    593159                       # Number of store instructions
system.cpu6.num_idle_cycles              7520138.636252                       # Number of idle cycles
system.cpu6.num_busy_cycles              2561992.363748                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.254112                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.745888                       # Percentage of idle cycles
system.cpu6.Branches                           323267                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                   66      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  1491919     57.54%     57.54% # Class of executed instruction
system.cpu6.op_class::IntMult                    1413      0.05%     57.59% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     57.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               213      0.01%     57.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     57.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     57.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     57.60% # Class of executed instruction
system.cpu6.op_class::MemRead                  506288     19.52%     77.13% # Class of executed instruction
system.cpu6.op_class::MemWrite                 593159     22.87%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   2593058                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     108                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            34184                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2268208                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            34696                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            65.373761                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          3861442                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         3861442                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      1879445                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1879445                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      1879445                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1879445                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      1879445                       # number of overall hits
system.cpu6.icache.overall_hits::total        1879445                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        34184                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        34184                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        34184                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         34184                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        34184                       # number of overall misses
system.cpu6.icache.overall_misses::total        34184                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst      1913629                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1913629                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      1913629                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1913629                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      1913629                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1913629                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.017863                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.017863                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.017863                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.017863                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.017863                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.017863                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            37657                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          835.720742                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1067829                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            38434                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            27.783447                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   835.720742                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.816134                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.816134                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          777                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2204499                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2204499                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       450371                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         450371                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       549011                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        549011                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        12301                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        12301                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        12508                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12508                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        11675                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        11675                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       999382                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          999382                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1011683                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1011683                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        13483                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        13483                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        19615                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        19615                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        11180                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        11180                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          190                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          951                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          951                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        33098                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         33098                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        44278                       # number of overall misses
system.cpu6.dcache.overall_misses::total        44278                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data       463854                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       463854                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       568626                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       568626                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data        23481                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        23481                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        12698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        12698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        12626                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        12626                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1032480                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1032480                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1055961                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1055961                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.029067                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.029067                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.034495                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.034495                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.476130                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.476130                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.014963                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.014963                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.075321                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.075321                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.032057                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032057                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.041931                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.041931                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        25188                       # number of writebacks
system.cpu6.dcache.writebacks::total            25188                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                      225110                       # DTB read hits
system.cpu7.dtb.read_misses                      1185                       # DTB read misses
system.cpu7.dtb.write_hits                     195262                       # DTB write hits
system.cpu7.dtb.write_misses                      191                       # DTB write misses
system.cpu7.dtb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                    1040                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                    68                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                       46                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                  226295                       # DTB read accesses
system.cpu7.dtb.write_accesses                 195453                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                           420372                       # DTB hits
system.cpu7.dtb.misses                           1376                       # DTB misses
system.cpu7.dtb.accesses                       421748                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                      978498                       # ITB inst hits
system.cpu7.itb.inst_misses                       718                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                          52                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                     813                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                     474                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                  979216                       # ITB inst accesses
system.cpu7.itb.hits                           978498                       # DTB hits
system.cpu7.itb.misses                            718                       # DTB misses
system.cpu7.itb.accesses                       979216                       # DTB accesses
system.cpu7.numCycles                        10075450                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                     968100                       # Number of instructions committed
system.cpu7.committedOps                      1195973                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              1050260                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  1224                       # Number of float alu accesses
system.cpu7.num_func_calls                      53422                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       114418                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     1050260                       # number of integer instructions
system.cpu7.num_fp_insts                         1224                       # number of float instructions
system.cpu7.num_int_register_reads            1879960                       # number of times the integer registers were read
system.cpu7.num_int_register_writes            742513                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 520                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                704                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads             3590370                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes             395680                       # number of times the CC registers were written
system.cpu7.num_mem_refs                       431828                       # number of memory refs
system.cpu7.num_load_insts                     230834                       # Number of load instructions
system.cpu7.num_store_insts                    200994                       # Number of store instructions
system.cpu7.num_idle_cycles              8887539.464614                       # Number of idle cycles
system.cpu7.num_busy_cycles              1187910.535386                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.117901                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.882099                       # Percentage of idle cycles
system.cpu7.Branches                           176476                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                   23      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                   766668     63.93%     63.93% # Class of executed instruction
system.cpu7.op_class::IntMult                     614      0.05%     63.98% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               114      0.01%     63.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.99% # Class of executed instruction
system.cpu7.op_class::MemRead                  230834     19.25%     83.24% # Class of executed instruction
system.cpu7.op_class::MemWrite                 200994     16.76%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   1199247                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            12668                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1179407                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            13180                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            89.484598                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1970594                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1970594                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       966295                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         966295                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       966295                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          966295                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       966295                       # number of overall hits
system.cpu7.icache.overall_hits::total         966295                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        12668                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        12668                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        12668                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         12668                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        12668                       # number of overall misses
system.cpu7.icache.overall_misses::total        12668                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst       978963                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       978963                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       978963                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       978963                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       978963                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       978963                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.012940                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.012940                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.012940                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.012940                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.012940                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.012940                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements             8319                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          801.466716                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             468765                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             9128                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            51.354623                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   801.466716                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.782682                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.782682                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           854021                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          854021                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       206762                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         206762                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       183476                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        183476                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data         3265                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         3265                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         7651                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7651                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         7209                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7209                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       390238                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          390238                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       393503                       # number of overall hits
system.cpu7.dcache.overall_hits::total         393503                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         6180                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         6180                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4194                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4194                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data         2101                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         2101                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data           93                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           93                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          477                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          477                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        10374                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10374                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        12475                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12475                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data       212942                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       212942                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       187670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       187670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         7744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         7686                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7686                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       400612                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       400612                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       405978                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       405978                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.029022                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029022                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.022348                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.022348                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.391539                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.391539                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.012009                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.012009                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.062061                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.062061                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.025895                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025895                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.030728                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030728                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4932                       # number of writebacks
system.cpu7.dcache.writebacks::total             4932                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
