[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: No timescale set for "ibex_id_stage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: Compile module "work@ibex_id_stage".
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_net                                              2
array_typespec                                         5
array_var                                              3
constant                                              75
cont_assign                                            1
design                                                 1
logic_net                                             10
logic_typespec                                        17
logic_var                                              4
module_inst                                            7
operation                                              9
port                                                   9
range                                                 33
ref_module                                             1
ref_obj                                               14
ref_typespec                                          22
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
array_net                                              2
array_typespec                                         5
array_var                                              3
constant                                              75
cont_assign                                            2
design                                                 1
logic_net                                             10
logic_typespec                                        17
logic_var                                              4
module_inst                                            7
operation                                              9
port                                                  12
range                                                 33
ref_module                                             1
ref_obj                                               22
ref_typespec                                          25
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@ibex_id_stage
  |vpiDefName:work@ibex_id_stage
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiFullName:work@ibex_id_stage.first
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiFullName:work@ibex_id_stage.second
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiFullName:work@ibex_id_stage.third
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_id_stage.fourth)
      |vpiParent:
      \_logic_net: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_logic_typespec: , line:17:3, endln:17:25
    |vpiName:fourth
    |vpiFullName:work@ibex_id_stage.fourth
    |vpiNetType:36
  |vpiPort:
  \_port: (first), line:13:39, endln:13:44
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ibex_id_stage.first.first), line:13:39, endln:13:44
      |vpiParent:
      \_port: (first), line:13:39, endln:13:44
      |vpiName:first
      |vpiFullName:work@ibex_id_stage.first.first
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiTypedef:
    \_ref_typespec: (work@ibex_id_stage.first)
      |vpiParent:
      \_port: (first), line:13:39, endln:13:44
      |vpiFullName:work@ibex_id_stage.first
      |vpiActual:
      \_logic_typespec: , line:13:12, endln:13:23
  |vpiPort:
  \_port: (second), line:14:39, endln:14:45
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ibex_id_stage.second.second), line:14:39, endln:14:45
      |vpiParent:
      \_port: (second), line:14:39, endln:14:45
      |vpiName:second
      |vpiFullName:work@ibex_id_stage.second.second
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiTypedef:
    \_ref_typespec: (work@ibex_id_stage.second)
      |vpiParent:
      \_port: (second), line:14:39, endln:14:45
      |vpiFullName:work@ibex_id_stage.second
      |vpiActual:
      \_array_typespec: , line:14:12, endln:14:47
  |vpiPort:
  \_port: (third), line:15:39, endln:15:44
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@ibex_id_stage.third.third), line:15:39, endln:15:44
      |vpiParent:
      \_port: (third), line:15:39, endln:15:44
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third.third
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiTypedef:
    \_ref_typespec: (work@ibex_id_stage.third)
      |vpiParent:
      \_port: (third), line:15:39, endln:15:44
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_array_typespec: , line:15:12, endln:15:46
  |vpiContAssign:
  \_cont_assign: , line:18:10, endln:18:24
    |vpiParent:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiRhs:
    \_ref_obj: (work@ibex_id_stage.fourth), line:18:18, endln:18:24
      |vpiParent:
      \_cont_assign: , line:18:10, endln:18:24
      |vpiName:fourth
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiLhs:
    \_ref_obj: (work@ibex_id_stage.third), line:18:10, endln:18:15
      |vpiParent:
      \_cont_assign: , line:18:10, endln:18:24
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.third), line:15:39, endln:15:44
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.top_second), line:2:16, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.top_second)
      |vpiParent:
      \_logic_net: (work@top.top_second), line:2:16, endln:2:26
      |vpiFullName:work@top.top_second
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:29
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.top_third), line:3:16, endln:3:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.top_third)
      |vpiParent:
      \_logic_net: (work@top.top_third), line:3:16, endln:3:25
      |vpiFullName:work@top.top_third
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:28
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.top_first)
      |vpiParent:
      \_logic_net: (work@top.top_first), line:4:16, endln:4:25
      |vpiFullName:work@top.top_first
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:14
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiNetType:36
  |vpiRefModule:
  \_ref_module: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiName:id_stage_i
    |vpiDefName:work@ibex_id_stage
    |vpiActual:
    \_module_inst: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiPort:
    \_port: (third), line:6:7, endln:6:51
      |vpiParent:
      \_ref_module: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:third
      |vpiHighConn:
      \_ref_obj: (work@top.id_stage_i.third.top_third), line:6:29, endln:6:38
        |vpiParent:
        \_port: (third), line:6:7, endln:6:51
        |vpiName:top_third
        |vpiFullName:work@top.id_stage_i.third.top_third
        |vpiActual:
        \_logic_net: (work@top.top_third), line:3:16, endln:3:25
    |vpiPort:
    \_port: (first), line:7:7, endln:7:51
      |vpiParent:
      \_ref_module: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:first
      |vpiHighConn:
      \_ref_obj: (work@top.id_stage_i.first.top_first), line:7:29, endln:7:38
        |vpiParent:
        \_port: (first), line:7:7, endln:7:51
        |vpiName:top_first
        |vpiFullName:work@top.id_stage_i.first.top_first
        |vpiActual:
        \_logic_net: (work@top.top_first), line:4:16, endln:4:25
    |vpiPort:
    \_port: (second), line:8:7, endln:8:51
      |vpiParent:
      \_ref_module: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:second
      |vpiHighConn:
      \_ref_obj: (work@top.id_stage_i.second.top_second), line:8:29, endln:8:39
        |vpiParent:
        \_port: (second), line:8:7, endln:8:51
        |vpiName:top_second
        |vpiFullName:work@top.id_stage_i.second.top_second
        |vpiActual:
        \_logic_net: (work@top.top_second), line:2:16, endln:2:26
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.top_second), line:2:16, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.top_second)
      |vpiParent:
      \_array_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiFullName:work@top.top_second
      |vpiActual:
      \_array_typespec: 
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:2:27, endln:2:28
      |vpiParent:
      \_array_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:2:27, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:2:27, endln:2:28
        |vpiParent:
        \_range: , line:2:27, endln:2:28
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:2:27, endln:2:28
          |vpiParent:
          \_operation: , line:2:27, endln:2:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiParent:
      \_array_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiTypespec:
      \_ref_typespec: (work@top.top_second)
        |vpiParent:
        \_logic_var: (work@top.top_second), line:2:16, endln:2:26
        |vpiFullName:work@top.top_second
        |vpiActual:
        \_logic_typespec: , line:2:3, endln:2:15
      |vpiFullName:work@top.top_second
  |vpiVariables:
  \_array_var: (work@top.top_third), line:3:16, endln:3:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.top_third)
      |vpiParent:
      \_array_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiFullName:work@top.top_third
      |vpiActual:
      \_array_typespec: 
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:26, endln:3:27
      |vpiParent:
      \_array_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:3:26, endln:3:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:3:26, endln:3:27
        |vpiParent:
        \_range: , line:3:26, endln:3:27
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:26, endln:3:27
          |vpiParent:
          \_operation: , line:3:26, endln:3:27
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiParent:
      \_array_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiTypespec:
      \_ref_typespec: (work@top.top_third)
        |vpiParent:
        \_logic_var: (work@top.top_third), line:3:16, endln:3:25
        |vpiFullName:work@top.top_third
        |vpiActual:
        \_logic_typespec: , line:3:3, endln:3:15
      |vpiFullName:work@top.top_third
  |vpiVariables:
  \_logic_var: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.top_first)
      |vpiParent:
      \_logic_var: (work@top.top_first), line:4:16, endln:4:25
      |vpiFullName:work@top.top_first
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:14
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiName:id_stage_i
    |vpiFullName:work@top.id_stage_i
    |vpiVariables:
    \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiSize:2
      |vpiTypespec:
      \_ref_typespec: (work@top.id_stage_i.fourth)
        |vpiParent:
        \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiActual:
        \_array_typespec: 
      |vpiName:fourth
      |vpiFullName:work@top.id_stage_i.fourth
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:17:23, endln:17:24
        |vpiParent:
        \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:17:23, endln:17:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:17:23, endln:17:24
          |vpiParent:
          \_range: , line:17:23, endln:17:24
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:17:23, endln:17:24
            |vpiParent:
            \_operation: , line:17:23, endln:17:24
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
        |vpiParent:
        \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
        |vpiTypespec:
        \_ref_typespec: (work@top.id_stage_i.fourth)
          |vpiParent:
          \_logic_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
          |vpiFullName:work@top.id_stage_i.fourth
          |vpiActual:
          \_logic_typespec: , line:17:3, endln:17:15
        |vpiFullName:work@top.id_stage_i.fourth
    |vpiDefName:work@ibex_id_stage
    |vpiDefFile:${SURELOG_DIR}/tests/PortByName/dut.sv
    |vpiDefLineNo:12
    |vpiNet:
    \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiTypespec:
      \_ref_typespec: (work@top.id_stage_i.first)
        |vpiParent:
        \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
        |vpiFullName:work@top.id_stage_i.first
        |vpiActual:
        \_logic_typespec: , line:13:12, endln:13:23
      |vpiName:first
      |vpiFullName:work@top.id_stage_i.first
      |vpiNetType:36
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiSize:2
      |vpiName:second
      |vpiFullName:work@top.id_stage_i.second
      |vpiRange:
      \_range: , line:14:46, endln:14:47
        |vpiParent:
        \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:14:46, endln:14:47
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:14:46, endln:14:47
          |vpiParent:
          \_range: , line:14:46, endln:14:47
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:14:46, endln:14:47
            |vpiParent:
            \_operation: , line:14:46, endln:14:47
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_logic_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
        |vpiParent:
        \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
        |vpiTypespec:
        \_ref_typespec: (work@top.id_stage_i.second)
          |vpiParent:
          \_logic_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
          |vpiFullName:work@top.id_stage_i.second
          |vpiActual:
          \_logic_typespec: , line:14:12, endln:14:24
        |vpiFullName:work@top.id_stage_i.second
        |vpiNetType:36
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiSize:2
      |vpiName:third
      |vpiFullName:work@top.id_stage_i.third
      |vpiRange:
      \_range: , line:15:45, endln:15:46
        |vpiParent:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:15:45, endln:15:46
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:15:45, endln:15:46
          |vpiParent:
          \_range: , line:15:45, endln:15:46
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:15:45, endln:15:46
            |vpiParent:
            \_operation: , line:15:45, endln:15:46
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_logic_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
        |vpiParent:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
        |vpiTypespec:
        \_ref_typespec: (work@top.id_stage_i.third)
          |vpiParent:
          \_logic_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
          |vpiFullName:work@top.id_stage_i.third
          |vpiActual:
          \_logic_typespec: , line:15:12, endln:15:24
        |vpiFullName:work@top.id_stage_i.third
        |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiPort:
    \_port: (first), line:13:39, endln:13:44
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiName:first
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_first), line:7:29, endln:7:38
        |vpiParent:
        \_port: (first), line:13:39, endln:13:44
        |vpiName:top_first
        |vpiFullName:work@top.top_first
        |vpiActual:
        \_logic_var: (work@top.top_first), line:4:16, endln:4:25
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.first), line:7:8, endln:7:13
        |vpiParent:
        \_port: (first), line:13:39, endln:13:44
        |vpiName:first
        |vpiFullName:work@top.id_stage_i.first
        |vpiActual:
        \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
      |vpiTypedef:
      \_ref_typespec: (work@top.id_stage_i.first)
        |vpiParent:
        \_port: (first), line:13:39, endln:13:44
        |vpiFullName:work@top.id_stage_i.first
        |vpiActual:
        \_logic_typespec: , line:13:12, endln:13:23
      |vpiInstance:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
    |vpiPort:
    \_port: (second), line:14:39, endln:14:45
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiName:second
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_second), line:8:29, endln:8:39
        |vpiParent:
        \_port: (second), line:14:39, endln:14:45
        |vpiName:top_second
        |vpiFullName:work@top.top_second
        |vpiActual:
        \_array_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.second), line:8:8, endln:8:14
        |vpiParent:
        \_port: (second), line:14:39, endln:14:45
        |vpiName:second
        |vpiFullName:work@top.id_stage_i.second
        |vpiActual:
        \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
      |vpiTypedef:
      \_ref_typespec: (work@top.id_stage_i.second)
        |vpiParent:
        \_port: (second), line:14:39, endln:14:45
        |vpiFullName:work@top.id_stage_i.second
        |vpiActual:
        \_logic_typespec: , line:14:12, endln:14:24
      |vpiInstance:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
    |vpiPort:
    \_port: (third), line:15:39, endln:15:44
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiName:third
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.top_third), line:6:29, endln:6:38
        |vpiParent:
        \_port: (third), line:15:39, endln:15:44
        |vpiName:top_third
        |vpiFullName:work@top.top_third
        |vpiActual:
        \_array_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.third), line:6:8, endln:6:13
        |vpiParent:
        \_port: (third), line:15:39, endln:15:44
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
      |vpiTypedef:
      \_ref_typespec: (work@top.id_stage_i.third)
        |vpiParent:
        \_port: (third), line:15:39, endln:15:44
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_logic_typespec: , line:15:12, endln:15:24
      |vpiInstance:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
    |vpiContAssign:
    \_cont_assign: , line:18:10, endln:18:24
      |vpiParent:
      \_module_inst: work@ibex_id_stage (work@top.id_stage_i), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:5:3, endln:9:5
      |vpiRhs:
      \_ref_obj: (work@top.id_stage_i.fourth), line:18:18, endln:18:24
        |vpiParent:
        \_cont_assign: , line:18:10, endln:18:24
        |vpiName:fourth
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiActual:
        \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
      |vpiLhs:
      \_ref_obj: (work@top.id_stage_i.third), line:18:10, endln:18:15
        |vpiParent:
        \_cont_assign: , line:18:10, endln:18:24
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:15
  |vpiParent:
  \_logic_var: (work@top.top_second), line:2:16, endln:2:26
  |vpiRange:
  \_range: , line:2:9, endln:2:15
    |vpiParent:
    \_logic_typespec: , line:2:3, endln:2:15
    |vpiLeftRange:
    \_constant: , line:2:10, endln:2:12
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:13, endln:2:14
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:3:3, endln:3:15
  |vpiParent:
  \_logic_var: (work@top.top_third), line:3:16, endln:3:25
  |vpiRange:
  \_range: , line:3:9, endln:3:15
    |vpiParent:
    \_logic_typespec: , line:3:3, endln:3:15
    |vpiLeftRange:
    \_constant: , line:3:10, endln:3:12
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:13, endln:3:14
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:4:3, endln:4:14
  |vpiParent:
  \_logic_var: (work@top.top_first), line:4:16, endln:4:25
  |vpiRange:
  \_range: , line:4:9, endln:4:14
    |vpiParent:
    \_logic_typespec: , line:4:3, endln:4:14
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:11
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:12, endln:4:13
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:12, endln:13:23
  |vpiRange:
  \_range: , line:13:18, endln:13:23
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:23
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:20
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:21, endln:13:22
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:12, endln:14:24
  |vpiRange:
  \_range: , line:14:18, endln:14:24
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:24
    |vpiLeftRange:
    \_constant: , line:14:19, endln:14:21
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:22, endln:14:23
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:12, endln:15:24
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:12, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:12, endln:13:23
  |vpiParent:
  \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
  |vpiRange:
  \_range: , line:13:18, endln:13:23
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:23
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:20
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:21, endln:13:22
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:12, endln:14:24
  |vpiParent:
  \_logic_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
  |vpiRange:
  \_range: , line:14:18, endln:14:24
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:24
    |vpiLeftRange:
    \_constant: , line:14:19, endln:14:21
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:22, endln:14:23
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:12, endln:15:24
  |vpiParent:
  \_logic_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:12, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:3, endln:17:15
  |vpiParent:
  \_logic_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
  |vpiRange:
  \_range: , line:17:9, endln:17:15
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:15
    |vpiLeftRange:
    \_constant: , line:17:10, endln:17:12
      |vpiParent:
      \_range: , line:17:9, endln:17:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:13, endln:17:14
      |vpiParent:
      \_range: , line:17:9, endln:17:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:13:12, endln:13:23
  |vpiRange:
  \_range: , line:13:18, endln:13:23
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:23
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:20
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:21, endln:13:22
      |vpiParent:
      \_range: , line:13:18, endln:13:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:14:12, endln:14:47
  |vpiParent:
  \_port: (second), line:14:39, endln:14:45
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:14:46, endln:14:47
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:47
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:14:46, endln:14:47
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:14:46, endln:14:47
      |vpiParent:
      \_range: , line:14:46, endln:14:47
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:46, endln:14:47
        |vpiParent:
        \_operation: , line:14:46, endln:14:47
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@ibex_id_stage.second)
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:47
    |vpiFullName:work@ibex_id_stage.second
    |vpiActual:
    \_logic_typespec: , line:14:12, endln:14:24
\_logic_typespec: , line:14:12, endln:14:24
  |vpiRange:
  \_range: , line:14:18, endln:14:24
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:24
    |vpiLeftRange:
    \_constant: , line:14:19, endln:14:21
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:22, endln:14:23
      |vpiParent:
      \_range: , line:14:18, endln:14:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:15:12, endln:15:46
  |vpiParent:
  \_port: (third), line:15:39, endln:15:44
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:15:45, endln:15:46
    |vpiParent:
    \_array_typespec: , line:15:12, endln:15:46
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:15:45, endln:15:46
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:15:45, endln:15:46
      |vpiParent:
      \_range: , line:15:45, endln:15:46
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:45, endln:15:46
        |vpiParent:
        \_operation: , line:15:45, endln:15:46
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@ibex_id_stage.third)
    |vpiParent:
    \_array_typespec: , line:15:12, endln:15:46
    |vpiFullName:work@ibex_id_stage.third
    |vpiActual:
    \_logic_typespec: , line:15:12, endln:15:24
\_logic_typespec: , line:15:12, endln:15:24
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:12, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:3, endln:17:25
  |vpiRange:
  \_range: , line:17:9, endln:17:15
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:25
    |vpiLeftRange:
    \_constant: , line:17:10, endln:17:12
      |vpiParent:
      \_range: , line:17:9, endln:17:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:13, endln:17:14
      |vpiParent:
      \_range: , line:17:9, endln:17:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:3, endln:2:29
  |vpiRange:
  \_range: , line:2:9, endln:2:15
    |vpiParent:
    \_logic_typespec: , line:2:3, endln:2:29
    |vpiLeftRange:
    \_constant: , line:2:10, endln:2:12
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:13, endln:2:14
      |vpiParent:
      \_range: , line:2:9, endln:2:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:3, endln:3:28
  |vpiRange:
  \_range: , line:3:9, endln:3:15
    |vpiParent:
    \_logic_typespec: , line:3:3, endln:3:28
    |vpiLeftRange:
    \_constant: , line:3:10, endln:3:12
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:13, endln:3:14
      |vpiParent:
      \_range: , line:3:9, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:3, endln:4:14
  |vpiRange:
  \_range: , line:4:9, endln:4:14
    |vpiParent:
    \_logic_typespec: , line:4:3, endln:4:14
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:11
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:12, endln:4:13
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortByName/dut.sv | ${SURELOG_DIR}/build/regression/PortByName/roundtrip/dut_000.sv | 12 | 20 |
============================== End RoundTrip Results ==============================
