#ifndef CONF_SPI_MASTER_H_INCLUDED
#define CONF_SPI_MASTER_H_INCLUDED

/* Possibility to change low-level configurations here */

#define AT86RFX_SPI_BAUDRATE 3000000

/* ! Default Config Spi Master Delay BCS */
/* #define CONFIG_SPI_MASTER_DELAY_BCS            0 */

/* ! Default Config Spi Master Bits per Transfer Definition */
/* #define CONFIG_SPI_MASTER_BITS_PER_TRANSFER    8 */

/* ! Default Config Spi Master Delay BCT */
/* #define CONFIG_SPI_MASTER_DELAY_BCT            0 */

/* ! Default Config Spi Master Delay BS */
/* #define CONFIG_SPI_MASTER_DELAY_BS             0 */

/* ! Default Config Spi Master Dummy Field */
/* #define CONFIG_SPI_MASTER_DUMMY                0xFF */

#endif /* CONF_SPI_MASTER_H_INCLUDED */
