{"Source Block": ["oh/elink/hdl/emaxi.v@225:264@HdlStmProcess", "       default: wdata_aligned[63:0] = { emwr_srcaddr[31:0], emwr_data[31:0]};\n     endcase\n\n   //TODO: Simplify logic below!!!!!\n   //Should include separate fields for address/data/datamode!!!!\n   always @*\n     begin\n\tcase(emwr_datamode[1:0])\n          2'd0: // byte\n            case(emwr_dstaddr[2:0])\n              3'd0:    wstrb_aligned[7:0] = 8'h01;\n              3'd1:    wstrb_aligned[7:0] = 8'h02;\n              3'd2:    wstrb_aligned[7:0] = 8'h04;\n              3'd3:    wstrb_aligned[7:0] = 8'h08;\n              3'd4:    wstrb_aligned[7:0] = 8'h10;\n              3'd5:    wstrb_aligned[7:0] = 8'h20;\n              3'd6:    wstrb_aligned[7:0] = 8'h40;\n              default: wstrb_aligned[7:0] = 8'h80;\n            endcase\n          2'd1: // 16b hword\n            case(emwr_dstaddr[2:1])\n              2'd0:    wstrb_aligned[7:0] = 8'h03;\n              2'd1:    wstrb_aligned[7:0] = 8'h0c;\n              2'd2:    wstrb_aligned[7:0] = 8'h30;\n              default: wstrb_aligned[7:0] = 8'hc0;\n            endcase\n          2'd2: // 32b word\n            if(emwr_dstaddr[2])\n\t      wstrb_aligned[7:0] = 8'hf0;\n            else\n\t      wstrb_aligned[7:0] = 8'h0f;\n\t  2'd3: \n\t    wstrb_aligned[7:0] = 8'hff;\n\tendcase // case (emwr_datamode[1:0])\n     end // always @ *\n   \n   // generate the write-data signals\n   always @ (posedge m_axi_aclk )\n     if(~m_axi_aresetn) \n       begin\t  \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[232, "\tcase(emwr_datamode[1:0])\n"], [234, "            case(emwr_dstaddr[2:0])\n"], [245, "            case(emwr_dstaddr[2:1])\n"], [252, "            if(emwr_dstaddr[2])\n"]], "Add": [[232, "\tcase(rxwr_datamode[1:0])\n"], [234, "            case(rxwr_dstaddr[2:0])\n"], [245, "            case(rxwr_dstaddr[2:1])\n"], [252, "            if(rxwr_dstaddr[2])\n"]]}}