# cache_mem_hierarchy_sim

The project goal was to model various cache memory hierarchy styles. These hierarchies include, L1 cache, L1 + Victim Cache, L1 + L2 cache, and L1 + L2 + Victim Cache. Miss rates between the caches, as well as area measurements were performed for each style.
