Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Wed Oct  2 12:35:35 2024
| Host             : DESKTOP-76F846E running 64-bit major release  (build 9200)
| Command          : report_power -file ./output/post_route_power.rpt
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.626        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.510        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 77.8         |
| Junction Temperature (C) | 32.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |       16 |       --- |             --- |
| Slice Logic              |     0.012 |     6477 |       --- |             --- |
|   LUT as Logic           |     0.009 |     2204 |     53200 |            4.14 |
|   LUT as Distributed RAM |     0.003 |      508 |     17400 |            2.92 |
|   Register               |    <0.001 |     2572 |    106400 |            2.42 |
|   CARRY4                 |    <0.001 |       26 |     13300 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |        5 |     53200 |           <0.01 |
|   Others                 |     0.000 |      240 |       --- |             --- |
| Signals                  |     0.013 |     4752 |       --- |             --- |
| MMCM                     |     0.119 |        1 |         4 |           25.00 |
| PLL                      |     0.106 |        1 |         4 |           25.00 |
| I/O                      |     0.230 |       27 |       200 |           13.50 |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     0.626 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.073 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.153 |       0.141 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.074 |       0.073 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+--------------------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                         | Constraint (ns) |
+----------------+--------------------------------------------------------------------------------+-----------------+
| FMC_CLK0_P     | FMC_CLK0_P                                                                     |            20.0 |
| FMC_LA00_CC_N  | FMC_LA00_CC_N                                                                  |             1.7 |
| GCLK           | GCLK                                                                           |            10.0 |
| mmcm_clk_120_o | inst_mmcm/mmcm_clk_120_o                                                       |             8.3 |
| mmcm_clk_300_o | inst_mmcm/mmcm_clk_300_o                                                       |             3.3 |
| mmcm_clk_600_o | inst_mmcm/mmcm_clk_600_o                                                       |             1.7 |
| mmcm_clk_fb_o  | inst_mmcm/mmcm_clk_fb_o                                                        |            20.0 |
| o_clk_120      | inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/o_clk_120 |             8.3 |
| o_clk_120_1    | inst_mmcm/o_bufr_clk_1200                                                      |             8.3 |
| o_clk_200      | inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/o_clk_200 |             5.0 |
| o_clk_200_1    | inst_mmcm/o_bufr_clk_2000                                                      |             5.0 |
| pll_clk_166_o  | inst_pll/pll_clk_166_o                                                         |             6.0 |
| pll_clk_50_o   | inst_pll/pll_clk_50_o                                                          |            20.0 |
| pll_clk_fb_o   | inst_pll/pll_clk_fb_o                                                          |            10.0 |
+----------------+--------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| top                                         |     0.510 |
|   inst_mmcm                                 |     0.126 |
|   inst_pll                                  |     0.155 |
|   inst_test_core                            |     0.006 |
|     inst_loop_interface_top                 |     0.002 |
|     inst_pc_interface_top                   |     0.003 |
|       inst_handler                          |     0.001 |
|       inst_pc_interface                     |     0.001 |
|   inst_transceiver_a                        |     0.129 |
|     inst_link_layer_top                     |     0.008 |
|       inst_receiver_packet_interface_top    |     0.005 |
|       inst_transmitter_packet_interface_top |     0.003 |
|     inst_physical_layer_top                 |     0.114 |
|       inst_physical_iob_clk_gen             |     0.048 |
|       inst_physical_iob_rx                  |     0.024 |
|       inst_physical_iob_tx                  |     0.042 |
|     inst_rx_packet_buffer                   |     0.003 |
|       inst_async_fifo                       |     0.002 |
|     inst_tx_packet_buffer                   |     0.003 |
|       inst_async_fifo                       |     0.002 |
|   inst_transceiver_b                        |     0.090 |
|     inst_link_layer_top                     |     0.009 |
|       inst_receiver_packet_interface_top    |     0.005 |
|       inst_transmitter_packet_interface_top |     0.003 |
|     inst_physical_layer_top                 |     0.075 |
|       inst_physical_iob_clk_div             |     0.008 |
|       inst_physical_iob_rx                  |     0.024 |
|       inst_physical_iob_tx                  |     0.042 |
|     inst_rx_packet_buffer                   |     0.003 |
|       inst_async_fifo                       |     0.002 |
|     inst_tx_packet_buffer                   |     0.003 |
|       inst_async_fifo                       |     0.002 |
+---------------------------------------------+-----------+


