\hypertarget{cmsis__nvic_8h_source}{}\doxysection{cmsis\+\_\+nvic.\+h}
\label{cmsis__nvic_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/cmsis\_nvic.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/cmsis\_nvic.h}}
\mbox{\hyperlink{cmsis__nvic_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00001}00001 \textcolor{comment}{/* mbed Microcontroller Library}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00002}00002 \textcolor{comment}{ * CMSIS-\/style functionality to support dynamic vectors}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00003}00003 \textcolor{comment}{ *******************************************************************************}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00004}00004 \textcolor{comment}{ * Copyright (c) 2014, STMicroelectronics}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00005}00005 \textcolor{comment}{ * All rights reserved.}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00006}00006 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00007}00007 \textcolor{comment}{ * Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00008}00008 \textcolor{comment}{ * modification, are permitted provided that the following conditions are met:}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00010}00010 \textcolor{comment}{ * 1. Redistributions of source code must retain the above copyright notice,}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00011}00011 \textcolor{comment}{ *    this list of conditions and the following disclaimer.}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00012}00012 \textcolor{comment}{ * 2. Redistributions in binary form must reproduce the above copyright notice,}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00013}00013 \textcolor{comment}{ *    this list of conditions and the following disclaimer in the documentation}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00014}00014 \textcolor{comment}{ *    and/or other materials provided with the distribution.}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00015}00015 \textcolor{comment}{ * 3. Neither the name of STMicroelectronics nor the names of its contributors}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00016}00016 \textcolor{comment}{ *    may be used to endorse or promote products derived from this software}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00017}00017 \textcolor{comment}{ *    without specific prior written permission.}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00018}00018 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00019}00019 \textcolor{comment}{ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "{}AS IS"{}}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00020}00020 \textcolor{comment}{ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00021}00021 \textcolor{comment}{ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00022}00022 \textcolor{comment}{ * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00023}00023 \textcolor{comment}{ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00024}00024 \textcolor{comment}{ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00025}00025 \textcolor{comment}{ * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00026}00026 \textcolor{comment}{ * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00027}00027 \textcolor{comment}{ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00028}00028 \textcolor{comment}{ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00029}00029 \textcolor{comment}{ *******************************************************************************}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00030}00030 \textcolor{comment}{ */} }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00031}00031 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00032}00032 \textcolor{preprocessor}{\#ifndef MBED\_CMSIS\_NVIC\_H}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00033}00033 \textcolor{preprocessor}{\#define MBED\_CMSIS\_NVIC\_H}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00034}00034 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00035}00035 \textcolor{comment}{// STM32F401RE}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00036}00036 \textcolor{comment}{// CORE: 16 vectors = 64 bytes from 0x00 to 0x3F}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00037}00037 \textcolor{comment}{// MCU Peripherals: 85 vectors = 340 bytes from 0x40 to ...}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00038}00038 \textcolor{comment}{// Total: 101 vectors = 404 bytes (0x194) to be reserved in RAM}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00039}\mbox{\hyperlink{cmsis__nvic_8h_aabda131b2f01e9aa52b49477300bddf6}{00039}} \textcolor{preprocessor}{\#define NVIC\_NUM\_VECTORS      101}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00040}\mbox{\hyperlink{cmsis__nvic_8h_a8045d905a5ca57437d8e6f71ffcb6df5}{00040}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET  16}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00042}00042 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis_8h}{cmsis.h}}"{}}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00043}00043 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00044}00044 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00045}00045 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00046}00046 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00047}00047 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00048}\mbox{\hyperlink{cmsis__nvic_8h_ab43c1c59d5c081f1bc725237f4b1f916}{00048}} \textcolor{keywordtype}{void} \mbox{\hyperlink{cmsis__nvic_8h_ab43c1c59d5c081f1bc725237f4b1f916}{NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector);}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00049}\mbox{\hyperlink{cmsis__nvic_8h_aebee9cad6724a5bac1857f0f1fb6d6af}{00049}} uint32\_t \mbox{\hyperlink{cmsis__nvic_8h_aebee9cad6724a5bac1857f0f1fb6d6af}{NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00050}00050 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00051}00051 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00052}00052 \}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00053}00053 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00054}00054 }
\DoxyCodeLine{\Hypertarget{cmsis__nvic_8h_source_l00055}00055 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
