/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [29:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire [38:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(in_data[189] ? celloutsig_1_0z[0] : celloutsig_1_9z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_13z[0]) & (celloutsig_0_3z[6] | celloutsig_0_8z[3]));
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_6z);
  assign celloutsig_1_7z = { celloutsig_1_5z[9:2], celloutsig_1_4z } + in_data[188:178];
  assign celloutsig_1_0z = in_data[122:117] + in_data[191:186];
  assign celloutsig_0_13z = { celloutsig_0_3z[17:5], celloutsig_0_1z } & { celloutsig_0_3z[10:8], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:0] > { celloutsig_1_3z[6:3], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_3z[18:11] > { in_data[26:20], celloutsig_0_0z };
  assign celloutsig_0_7z = ! celloutsig_0_3z[5:1];
  assign celloutsig_0_17z = { in_data[65:44], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[6], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_27z = - celloutsig_0_17z[2:0];
  assign celloutsig_1_2z = - { in_data[168:165], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[14:10] !== in_data[17:13];
  assign celloutsig_0_15z = { celloutsig_0_2z[6:3], celloutsig_0_1z } !== { in_data[66:63], celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[40:22] | { in_data[30:14], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = & in_data[117:115];
  assign celloutsig_0_1z = & { in_data[31:28], celloutsig_0_0z };
  assign celloutsig_1_1z = & in_data[129:126];
  assign celloutsig_1_10z = in_data[97] & celloutsig_1_8z;
  assign celloutsig_1_8z = ~^ { celloutsig_1_7z[6:1], celloutsig_1_7z };
  assign celloutsig_1_13z = ^ { celloutsig_1_11z[4], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_12z = { in_data[154:137], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } >> { celloutsig_1_4z[1:0], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_26z = celloutsig_0_3z[14:9] >> in_data[56:51];
  assign celloutsig_1_5z = { in_data[160:153], celloutsig_1_3z } >> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[50:38], celloutsig_0_0z } >> { in_data[26:15], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z } <<< { celloutsig_1_5z[14:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_2z[2:0], celloutsig_1_13z, celloutsig_1_16z } <<< celloutsig_1_12z[18:14];
  assign celloutsig_1_3z = { celloutsig_1_2z[1], celloutsig_1_0z } - { celloutsig_1_2z[1], celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z[7:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_2z[5:3], celloutsig_1_17z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_4z[3:1];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_4z = celloutsig_1_3z[2:0];
  assign { out_data[128], out_data[103:96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
