--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/FULL_SYSTEM/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR_preroute.twx
PEAK_DETECTOR_map.ncd -o PEAK_DETECTOR_preroute.twr PEAK_DETECTOR.pcf -ucf
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/uart_rx_tx_stripped/test.ucf

Design file:              PEAK_DETECTOR_map.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5684 paths analyzed, 814 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.761ns.
--------------------------------------------------------------------------------

Paths for end point data/data_reg_2 (SLICE_X12Y20.C6), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X9Y12.A5       net (fanout=69)    e  0.867   gen/index_0_2
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X5Y19.D2       net (fanout=64)    e  1.271   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X5Y19.D        Tilo                  0.259   gen/index_0_2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X6Y14.C3       net (fanout=1)     e  0.875   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X6Y14.CMUX     Tilo                  0.361   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT63
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X12Y20.C6      net (fanout=1)     e  1.102   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data31
                                                       data/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (1.611ns logic, 4.115ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_1 (FF)
  Destination:          data/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_1 to data/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.447   gen/index<3>
                                                       gen/index_1
    SLICE_X9Y12.A6       net (fanout=9)     e  0.802   gen/index<1>
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X5Y19.D2       net (fanout=64)    e  1.271   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X5Y19.D        Tilo                  0.259   gen/index_0_2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X6Y14.C3       net (fanout=1)     e  0.875   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X6Y14.CMUX     Tilo                  0.361   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT63
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X12Y20.C6      net (fanout=1)     e  1.102   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data31
                                                       data/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (1.667ns logic, 4.050ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X7Y18.A3       net (fanout=69)    e  0.638   gen/index_0_2
    SLICE_X7Y18.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT16
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<3>11
    SLICE_X9Y12.B4       net (fanout=64)    e  1.102   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
    SLICE_X9Y12.B        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X6Y14.C4       net (fanout=1)     e  0.858   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X6Y14.CMUX     Tilo                  0.361   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT63
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X12Y20.C6      net (fanout=1)     e  1.102   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data31
                                                       data/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (1.611ns logic, 3.700ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point data/data_reg_0 (SLICE_X12Y20.A6), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.554ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X9Y12.A5       net (fanout=69)    e  0.867   gen/index_0_2
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X3Y15.A2       net (fanout=64)    e  1.199   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X3Y15.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
    SLICE_X4Y15.D4       net (fanout=1)     e  0.734   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
    SLICE_X4Y15.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X12Y20.A6      net (fanout=1)     e  1.166   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (1.588ns logic, 3.966ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_1 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.545ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_1 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.447   gen/index<3>
                                                       gen/index_1
    SLICE_X9Y12.A6       net (fanout=9)     e  0.802   gen/index<1>
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X3Y15.A2       net (fanout=64)    e  1.199   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X3Y15.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
    SLICE_X4Y15.D4       net (fanout=1)     e  0.734   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT12
    SLICE_X4Y15.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X12Y20.A6      net (fanout=1)     e  1.166   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (1.644ns logic, 3.901ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X9Y12.A5       net (fanout=69)    e  0.867   gen/index_0_2
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X2Y15.A2       net (fanout=64)    e  1.219   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X2Y15.A        Tilo                  0.203   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT14
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT14
    SLICE_X4Y15.D3       net (fanout=1)     e  0.644   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT14
    SLICE_X4Y15.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT215
    SLICE_X12Y20.A6      net (fanout=1)     e  1.166   gen/GND_5_o_X_5_o_wide_mux_8_OUT<0>
    SLICE_X12Y20.CLK     Tas                   0.341   data/data_reg<3>
                                                       gen/Mmux_data11
                                                       data/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (1.532ns logic, 3.896ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point data/data_reg_6 (SLICE_X13Y20.C6), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X9Y12.A5       net (fanout=69)    e  0.867   gen/index_0_2
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X5Y19.A2       net (fanout=64)    e  1.299   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X5Y19.A        Tilo                  0.259   gen/index_0_2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT19
    SLICE_X4Y17.C4       net (fanout=1)     e  0.667   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT19
    SLICE_X4Y17.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT183
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X13Y20.C6      net (fanout=1)     e  1.082   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X13Y20.CLK     Tas                   0.322   data/data_reg<7>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (1.574ns logic, 3.915ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_1 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.480ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_1 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.447   gen/index<3>
                                                       gen/index_1
    SLICE_X9Y12.A6       net (fanout=9)     e  0.802   gen/index<1>
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X5Y19.A2       net (fanout=64)    e  1.299   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X5Y19.A        Tilo                  0.259   gen/index_0_2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT19
    SLICE_X4Y17.C4       net (fanout=1)     e  0.667   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT19
    SLICE_X4Y17.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT183
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X13Y20.C6      net (fanout=1)     e  1.082   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X13Y20.CLK     Tas                   0.322   data/data_reg<7>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.480ns (1.630ns logic, 3.850ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0_2 (FF)
  Destination:          data/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0_2 to data/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.BQ       Tcko                  0.391   gen/index_0_2
                                                       gen/index_0_2
    SLICE_X9Y12.A5       net (fanout=69)    e  0.867   gen/index_0_2
    SLICE_X9Y12.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT10
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<1>11
    SLICE_X4Y18.B2       net (fanout=64)    e  1.227   gen/GND_5_o_GND_5_o_sub_8_OUT<1>
    SLICE_X4Y18.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y17.C3       net (fanout=1)     e  0.642   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y17.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT183
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X13Y20.C6      net (fanout=1)     e  1.082   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X13Y20.CLK     Tas                   0.322   data/data_reg<7>
                                                       gen/Mmux_data71
                                                       data/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.520ns logic, 3.818ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_1 (SLICE_X20Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_0 (FF)
  Destination:          rx/bitTmr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_0 to rx/bitTmr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.CMUX    Tshcko                0.244   rx/_n0099_inv
                                                       rx/bitTmr_0
    SLICE_X20Y47.A6      net (fanout=5)     e  0.119   rx/bitTmr<0>
    SLICE_X20Y47.CLK     Tah         (-Th)    -0.190   rx/bitTmr<4>
                                                       rx/Mmux_bitTmr[10]_GND_58_o_mux_20_OUT31
                                                       rx/bitTmr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.434ns logic, 0.119ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point cmd/cur_state_FSM_FFd2 (SLICE_X18Y28.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/cur_state_FSM_FFd2 (FF)
  Destination:          cmd/cur_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/cur_state_FSM_FFd2 to cmd/cur_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.CQ      Tcko                  0.234   cmd/cur_state_FSM_FFd2
                                                       cmd/cur_state_FSM_FFd2
    SLICE_X18Y28.CX      net (fanout=10)    e  0.244   cmd/cur_state_FSM_FFd2
    SLICE_X18Y28.CLK     Tckdi       (-Th)    -0.100   cmd/cur_state_FSM_FFd2
                                                       cmd/cur_state_FSM_FFd2-In2
                                                       cmd/cur_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.334ns logic, 0.244ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitCount_3 (SLICE_X22Y44.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitCount_2 (FF)
  Destination:          rx/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitCount_2 to rx/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.BMUX    Tshcko                0.266   rx/bitCount<3>
                                                       rx/bitCount_2
    SLICE_X22Y44.C6      net (fanout=4)     e  0.147   rx/bitCount<2>
    SLICE_X22Y44.CLK     Tah         (-Th)    -0.197   rx/bitCount<3>
                                                       rx/Mcount_bitCount_xor<3>11
                                                       rx/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.463ns logic, 0.147ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: data/index<27>/CLK
  Logical resource: data/index_24/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: data/index<27>/CLK
  Logical resource: data/index_25/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.761|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5684 paths, 0 nets, and 1445 connections

Design statistics:
   Minimum period:   5.761ns{1}   (Maximum frequency: 173.581MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 14:26:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



