INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/state_machine/state_machine.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/state_machine/state_machine.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
