Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example --family="Arria 10" --part=10AX115U1F45I1SG
Info: example: "Transforming system: example"
Info: example: "Naming system components in system: example"
Info: example: "Processing generation queue"
Info: example: "Generating: example"
Info: example: "Generating: example_internal"
Info: example: Done "example" with 2 modules, 170 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/example/test-fpga.prj/components/example/example.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
