<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Regular NMOS Gates" />
<meta name="abstract" content="Regular NMOS gates are recognized by default. Specific topologies are shown by gate type." />
<meta name="description" content="Regular NMOS gates are recognized by default. Specific topologies are shown by gate type." />
<meta name="DC.subject" content="Gates, NMOS, Logic gates, NMOS gates" />
<meta name="keywords" content="Gates, NMOS, Logic gates, NMOS gates" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id8a50df8a-ca60-4ea6-973e-cb314a9aec40" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Regular NMOS Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Regular NMOS Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Regular
NMOS Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Regular
NMOS gates are recognized by default. Specific topologies are shown
by gate type.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idfea48abf-12f5-4ef6-a0df-e790a4e21980"><p class="p">For each of the following
descriptions, the default gate names appearing in the LVS report
are used. If the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> WITH
SUBSTRATE keyword is specified, then recognized gate names have
suffixes that are either a “v” when the gate does not satisfy the
WITH SUBSTRATE criteria, or at least one “b” otherwise.</p>
</div>
<div class="section Subsection" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idbe300c14-9373-420a-a867-8d0ad16584cc"><ul class="ul"><li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id3c9f6d1d-3995-4839-951d-fa5515e3032c"><p class="p"><span class="ph FontProperty HeadingLabel">INV</span> —
NMOS INVerter.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idf565e643-5a55-491a-82b8-72ffae920da2"><span class="figcap"><span class="fig--title-label">Figure 1. </span>INV</span><br /><div class="imagecenter"><img class="image imagecenter" height="163" src="../graphics/lvs_comparison43a.png" width="339" /></div><br /></div>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idb5dad3f4-0f94-4b8a-8571-2b410a3d8d64"><p class="p"><span class="ph FontProperty HeadingLabel">NAND</span><span class="keyword ParameterName RequiredReplaceable">n</span> — <span class="keyword ParameterName OptionalReplaceable">n</span>-input
NMOS NAND.</p>
<p class="p">Calibre
nmLVS considers all input pins of a NAND<span class="keyword ParameterName OptionalReplaceable">n</span> gate
logically equivalent. In the next figure, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__ide5a12014-7c15-4fb4-8be1-e59fae4cb043"><span class="figcap"><span class="fig--title-label">Figure 2. </span>NAND<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="282" src="../graphics/lvs_comparison44a.png" width="350" /></div><br /></div>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idf171591d-a23f-406f-a3e4-40a57ddf7a8c"><p class="p"><span class="ph FontProperty HeadingLabel">NOR</span><span class="keyword ParameterName RequiredReplaceable">n</span> — <span class="keyword ParameterName OptionalReplaceable">n</span>-input
NMOS NOR.</p>
<p class="p">Calibre nmLVS considers
all input pins of a NOR<span class="keyword ParameterName OptionalReplaceable">n</span> gate
logically equivalent. In the next figure, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idf51c7d92-7980-44d4-8d42-164866f5f642"><span class="figcap"><span class="fig--title-label">Figure 3. </span>NOR<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="138" src="../graphics/lvs_comparison45a.png" width="375" /></div><br /></div>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id00f89451-75e2-4cb2-a984-5d70f9b3c98c"><p class="p"><span class="ph FontProperty HeadingLabel">OAI</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span> —
NMOS or-and-invert consisting of <span class="keyword ParameterName OptionalReplaceable">m</span> Or
structures with <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> inputs
each, respectively, leading to an And-Invert structure.</p>
<p class="p">Calibre
nmLVS considers the input pins of each one of the Or structures
in an OAI gate logically equivalent. In the next figure, signals
A, B, and C are all interchangeable, and signals D and E are also
interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__ideb72144b-923e-4d73-8015-eae9fdb532e8"><span class="figcap"><span class="fig--title-label">Figure 4. </span>OAI_3_2 </span><br /><div class="imagecenter"><img class="image imagecenter" height="174" src="../graphics/lvs_comparison46a.png" width="381" /></div><br /></div>
<p class="p">The order of the parallel
pulldown groups in an AOI gate is also interchangeable. Gates that
differ only in the order of their parallel groups are considered
equivalent. The name OAI_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In the next figure, the group of three parallel ME transistors connected
to A, B, and C, respectively, could have been placed below the group
of two parallel ME transistors connected to D and E, respectively.</p>
<p class="p">You can prevent the formation of OAI gates
by including the LVS Recognize Gates SIMPLE statement in the rule
file. In which case, Calibre nmLVS instead forms structures of type
SPDW from the pulldown part of the gate.</p>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idb9f37ffc-55c8-47bc-980b-8f4a80106f56"><p class="p"><span class="ph FontProperty HeadingLabel">SDW</span><span class="keyword ParameterName RequiredReplaceable">n</span> — <span class="keyword ParameterName OptionalReplaceable">n</span>-input
NMOS serial pulldown.</p>
<p class="p">Calibre
nmLVS considers all input pins of an SDW<span class="keyword ParameterName OptionalReplaceable">n</span> gate
logically equivalent. In the next figure, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id6a75f79f-0cc7-44fc-a71d-c2fef97136e7"><span class="figcap"><span class="fig--title-label">Figure 5. </span>SDW<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="181" src="../graphics/lvs_comparison47a.png" width="376" /></div><br /></div>
<p class="p">Calibre nmLVS represents NMOS serial pulldowns
as standalone gates when they are not contained in complete gates.</p>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id9104a9f6-ff99-4e03-acf0-876950b1f624"><p class="p"><span class="ph FontProperty HeadingLabel">SPDW</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span> —
NMOS serial-parallel pulldown structure. This is a series of m parallel
groups consisting of <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> transistors,
respectively, leading to a ground net.</p>
<p class="p">Calibre
nmLVS considers the inputs to the transistors in each parallel group
logically equivalent. In the next figure, signals A, B, and C are
all interchangeable, and signals D and E are also interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id5b727821-5b60-4d2f-8db8-2869639b0723"><span class="figcap"><span class="fig--title-label">Figure 6. </span>SPDW_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="123" src="../graphics/lvs_comparison48a.png" width="385" /></div><br /></div>
<p class="p">Calibre nmLVS represents SPDW structures
as standalone gates when they are not contained in complete OAI
gates, or when they are contained in OAI gates but complex gate
recognition is turned off by including the LVS Recognize Gates SIMPLE
statement in the rule file.</p>
<p class="p">The order of the parallel
groups in an SPDW gate is also interchangeable. Gates that differ
only in the order of their parallel groups are considered equivalent.
The name SPDW_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
has <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In the preceding figure, the group of three parallel ME transistors
connected to A, B, and C, respectively, could have been placed below
the group of two parallel ME transistors connected to D and E, respectively.</p>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id597abc68-cb25-4819-9216-d6a87cdb793e"><p class="p"><span class="ph FontProperty HeadingLabel">SMD</span><span class="keyword ParameterName RequiredReplaceable">n</span>, <span class="ph FontProperty HeadingLabel">SME</span><span class="keyword ParameterName RequiredReplaceable">n</span>, <span class="ph FontProperty HeadingLabel">S(TTT)</span><span class="keyword ParameterName RequiredReplaceable">n</span> —
Series of <span class="keyword ParameterName OptionalReplaceable">n</span> MD,
ME, or equivalent TTT type devices. </p>
<p class="p">The string TTT stands for any device
type classified as DEPL or ENH with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. </p>
<p class="p">Calibre nmLVS considers
all input pins of an SMD<span class="keyword ParameterName OptionalReplaceable">n</span>,
SME<span class="keyword ParameterName OptionalReplaceable">n</span>,
or S(TTT)<span class="keyword ParameterName OptionalReplaceable">n</span> gate
logically equivalent, and the two output pins logically equivalent.
In the next figure, signals IN1, IN2, IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
all interchangeable, and signals OUT1 and OUT2 are also interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__id540b7d1d-c1ba-484e-945d-2d40c24edb11"><span class="figcap"><span class="fig--title-label">Figure 7. </span>SMD<span class="ph FontProperty emphasis">n</span>,
SME<span class="ph FontProperty emphasis">n</span>, S(TTT)<span class="ph FontProperty emphasis">n</span></span><br /><div class="imagecenter"><img class="image imagecenter" height="261" src="../graphics/lvs_comparison49a.png" width="362" /></div><br /></div>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__idbaf3cdb5-3fd2-4fd2-8b98-b2bac04e6387"><p class="p"><span class="ph FontProperty HeadingLabel">SPMD</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span>, <span class="ph FontProperty HeadingLabel">SPME</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span>, <span class="ph FontProperty HeadingLabel">SP(TTT)</span>n_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">1</span>_<span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">2</span>_…_<span class="keyword ParameterName RequiredReplaceable">nm</span> </p>
<p class="p">Serial-parallel structures of MD, ME,
or equivalent TTT devices, respectively. </p>
<p class="p">The string TTT stands for any device type
classified as DEPL, or ENH with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. Each structure is a series
of <span class="keyword ParameterName OptionalReplaceable">m</span> parallel
groups consisting of <span class="keyword ParameterName OptionalReplaceable">n</span>1, <span class="keyword ParameterName OptionalReplaceable">n</span>2, <span class="keyword ParameterName OptionalReplaceable">nm</span> transistors,
respectively, connected between any two nets (other than power in
the case of MD, or ground in the case of ME, or equivalent device
types).</p>
<p class="p">Calibre nmLVS considers
the inputs to the transistors in each parallel group logically equivalent
and the two outputs logically equivalent. In the next figure, signals
A, B, and C are all interchangeable, signals D and E are interchangeable,
and signals OUT1 and OUT2 are interchangeable.</p>
<div class="fig fignone" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__ide8c2ae2d-b343-4584-a3b1-e3ce93d81a4b"><span class="figcap"><span class="fig--title-label">Figure 8. </span>SPMD_3_2, SPME_3_2, SP(TTT)_3_2</span><br /><div class="imagecenter"><img class="image imagecenter" height="160" src="../graphics/lvs_comparison50a.png" width="370" /></div><br /></div>
<p class="p">The order of the parallel
groups in an SPMD, SPME, or SP(TTT) gate is also interchangeable.
Gates that differ only in the order of their parallel groups are considered
equivalent. The names SPMD_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> and
SPME_<span class="keyword ParameterName OptionalReplaceable">n</span>1_<span class="keyword ParameterName OptionalReplaceable">n</span>2_
…_<span class="keyword ParameterName OptionalReplaceable">nm</span> always
have <span class="keyword ParameterName OptionalReplaceable">n</span>1
&gt;= <span class="keyword ParameterName OptionalReplaceable">n</span>2
&gt;= <span class="keyword ParameterName OptionalReplaceable">nm</span>.
In the preceding figure, the group of three parallel transistors
connected to A, B, and C respectively, may have been placed below
the group of two parallel transistors connected to D and E, respectively.</p>
</li>
<li class="li" id="id8a50df8a-ca60-4ea6-973e-cb314a9aec40__ide0d64d0a-f68c-43ee-9f83-0cac32adf3df"><p class="p"><span class="keyword ParameterName Required">SPME(</span><span class="keyword ParameterName RequiredReplaceable">expression</span><span class="keyword ParameterName Required">)</span>, <span class="keyword ParameterName Required">SPMD(</span><span class="keyword ParameterName RequiredReplaceable">expression</span><span class="keyword ParameterName Required">)</span>, <span class="keyword ParameterName Required">SP(TTT)(</span><span class="keyword ParameterName RequiredReplaceable">expression</span><span class="keyword ParameterName Required">)</span></p>
<p class="p">High level serial-parallel structure consisting
of ME, MD, or equivalent TTT devices, respectively. </p>
<p class="p">The string TTT stands for any device type
classified as DEPL, or ENH with an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement. The series and parallel groups
can be nested to an unlimited number of levels. For more information,
refer to <a class="xref" href="General_RegularCmosGates_idabf2b5f9.html#idabf2b5f9-3e2f-44a5-be90-fefa71e6a1e2__id4ad4c21e-cd7d-4a09-a368-abd5affa1f88">SP*(expression)</a> CMOS structures.</p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicGateRecognition_id1a72f415.html" title="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits.">Logic Gate Recognition</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicGateRecognition_id1a72f415.html" title="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits.">Logic Gate Recognition</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Regular NMOS Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_RegularNmosGates_id8a50df8a.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>