Enables (nets)
-------
	Enable: i_control.un1_matrix_calc_state_mod[0]
	Enable: i_control.un1_matrix_v_count_c4
	Enable: i_control.N_119
	Enable: i_control.N_126
	Enable: i_control.N_8776_i
	Enable: i_control.aride
	Enable: i_control.un1_rready_d57_1_i_0_0_Z
	Enable: i_control.un1_rready_d57_3_i_0_0_Z
	Enable: i_control.un1_i_reset_n_1
	Enable: i_control.N_235
	Enable: i_control.arvalid10_1
	Enable: i_control.bram_sele
	Enable: i_control.in_fifo_rd_en_0_sqmuxa_i_0
	Enable: i_control.un1_lines_to_load_dec_5_0_i_Z
	Enable: i_control.lines_to_load8_i_0
	Enable: i_control.un1_matrix_v_count69
	Enable: i_control.N_69
	Enable: i_control.un1_N_5_mux
	Enable: i_control.un1_rready_d27_1
	Enable: i_control.nap_in_addr_1_sqmuxa_i_i_Z
	Enable: popfeedthru_unused_1
	Enable: popfeedthru_unused_2
	Enable: i_control_un1_in_fifo_wr
	Enable: i_out_fifo.N_3
	Enable: i_out_fifo.dsp_split_kb
	Enable: i_out_fifo.exp_ide
	Enable: i_out_fifo.bresp_error_0_sqmuxa_Z
	Enable: i_out_fifo.N_1
	Enable: i_out_fifo.popfeedthru_unused_2_reto
	Enable: i_out_fifo.popfeedthru_unused_1_reto
	Enable: i_out_fifo.N_2
	Enable: i_out_fifo.awide
	Enable: i_out_fifo.wvalidikb
	Enable: i_out_fifo.N_11_0_i_0
	Enable: i_out_fifo.N_41_mux_i_0
	Enable: i_out_fifo.reset_idle_count_Z
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[15]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[13]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[12]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[11]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[10]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[9]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[8]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[7]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[6]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[5]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[4]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[3]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[2]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[1]
	Enable: i_mlp_multi.i_dp_16_8x8.last_pipe[0]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[15]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[14]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[13]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[12]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[11]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[10]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[9]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[8]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[7]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[6]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[5]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[4]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[3]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[2]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[1]
	Enable: i_mlp_multi.i_dp_16_8x8.first_pipe[0]
	Enable: popfeedthru_unused_2_RR_DUP_0
	Enable: popfeedthru_unused_2_RR_DUP_2
	Enable: popfeedthru_unused_2_RR_DUP_3
	Enable: popfeedthru_unused_2_RR_DUP_4
	Enable: popfeedthru_unused_1_RR_DUP_5
	Enable: popfeedthru_unused_1_RR_DUP_6
	Enable: popfeedthru_unused_1_RR_DUP_7
	Enable: popfeedthru_unused_1_RR_DUP_9
	Enable: i_out_fifo.wvalidikb_RR_DUP_14
	Enable: i_out_fifo.wvalidikb_RR_DUP_15

Resets (nets)
------
	Reset: i_control.dsp_join_kb_6[5]
	Reset: i_control.nap_in_state[0]
	Reset: i_control.un1_line_read_num_next_3[11]
	Reset: i_control.nap_in_state_i[0]
	Reset: i_control.N_103_i
	Reset: i_control.N_111_i
	Reset: i_control.arvalid10
	Reset: i_control.N_233_m_1_iv_0_0_0_Z
	Reset: i_control.N_498_m_1_iv_0_0_0_Z
	Reset: i_control.lines_to_load_zero_2_0_4_Z
	Reset: i_control.N_10223_i
	Reset: i_control.bram_wr_addr12_Z
	Reset: i_control.N_10225_i
	Reset: i_control.N_10219_i
	Reset: i_control.N_12806_i
	Reset: i_control.un6_matrix_v_start_ls_height_i_0
	Reset: i_control.lines_to_go_zero_2_0_4_Z
	Reset: i_control.N_10217_i
	Reset: i_control.arvalid35keep_i
	Reset: i_reset_processor_gb_per_clk_0__pipe_rstn_0[3]
	Reset: nap_in.rvalid
	Reset: sys_rstn
	Reset: i_out_fifo.mlp_req[3]
	Reset: i_out_fifo.sys_rstn_reto_2
	Reset: i_out_fifo.mlp_req_ret
	Reset: i_out_fifo.mlp_req_ret_0
	Reset: i_out_fifo.mlp_req_ret_1
	Reset: i_out_fifo.mlp_req_ret_2
	Reset: i_reset_processor.master_rstn_Z
	Reset: i_reset_n_ipin_net
	Reset: sys_rstn_RR_DUP_0
	Reset: sys_rstn_RR_DUP_16
	Reset: i_in_fifo.wr_addr12_Z
	Reset: bram_blk_wr_addr[4]
