<stg><name>mul1</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="8">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="8" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %sparse_new) nounwind, !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %4, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="3">
<![CDATA[
:0  %tmp_cast = zext i3 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="5">
<![CDATA[
:2  %p_shl_cast = zext i5 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_2 = sub i6 %p_shl_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_2_cast = sext i6 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sparse_new_addr = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="sparse_new_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
:12  %r = load i32* %sparse_new_addr, align 4

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_3 = add i6 1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
:7  %tmp_3_cast = sext i6 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sparse_new_addr_1 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="sparse_new_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp_7 = add i6 2, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
:10  %tmp_7_cast = sext i6 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sparse_new_addr_2 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="sparse_new_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
:12  %r = load i32* %sparse_new_addr, align 4

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:13  %c = load i32* %sparse_new_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:14  %val = load i32* %sparse_new_addr_2, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32">
<![CDATA[
:17  %tmp_4 = trunc i32 %r to i5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:13  %c = load i32* %sparse_new_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:14  %val = load i32* %sparse_new_addr_2, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32">
<![CDATA[
:15  %tmp = trunc i32 %c to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:16  %tmp_9_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:18  %tmp_11_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %1 ], [ %j_1, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %j, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_1 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:0  %tmp_4_cast = zext i4 %j to i8

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = add i8 %tmp_9_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_12_cast = sext i8 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %B_addr = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_8 = add i8 %tmp_11_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_13_cast = sext i8 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %C_addr = getelementptr [64 x i32]* %C, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5 = mul nsw i32 %B_load, %val

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = add nsw i32 %tmp_5, %C_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6, i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="A" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="A"/></StgValue>
</port>
<port id="77" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="sparse_new" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sparse_new"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="A" to="StgValue_9" fromId="76" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="80" toId="10">
</dataflow>
<dataflow id="84" from="B" to="StgValue_10" fromId="77" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="80" toId="11">
</dataflow>
<dataflow id="86" from="C" to="StgValue_11" fromId="78" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="80" toId="12">
</dataflow>
<dataflow id="88" from="sparse_new" to="StgValue_12" fromId="79" toId="12">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="89" toId="13">
</dataflow>
<dataflow id="92" from="mul1_str" to="StgValue_13" fromId="91" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i" fromId="93" toId="15">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="96" from="i_1" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_57" to="i" fromId="57" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="98" from="i" to="exitcond1" fromId="15" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="exitcond1" fromId="99" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="17">
</dataflow>
<dataflow id="107" from="i" to="i_1" fromId="15" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_108" to="i_1" fromId="108" toId="18">
</dataflow>
<dataflow id="110" from="exitcond1" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="111" from="i" to="tmp_cast" fromId="15" toId="20">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_1" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="i" to="tmp_1" fromId="15" toId="21">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp_1" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="tmp_1" to="p_shl_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="118" from="p_shl_cast" to="tmp_2" fromId="22" toId="23">
</dataflow>
<dataflow id="119" from="tmp_cast" to="tmp_2" fromId="20" toId="23">
</dataflow>
<dataflow id="120" from="tmp_2" to="tmp_2_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="121" from="sparse_new" to="sparse_new_addr" fromId="79" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_122" to="sparse_new_addr" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="tmp_2_cast" to="sparse_new_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="125" from="sparse_new_addr" to="r" fromId="25" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_126" to="tmp_3" fromId="126" toId="28">
</dataflow>
<dataflow id="128" from="tmp_2" to="tmp_3" fromId="23" toId="28">
</dataflow>
<dataflow id="129" from="tmp_3" to="tmp_3_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="130" from="sparse_new" to="sparse_new_addr_1" fromId="79" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_122" to="sparse_new_addr_1" fromId="122" toId="30">
</dataflow>
<dataflow id="132" from="tmp_3_cast" to="sparse_new_addr_1" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp_7" fromId="133" toId="31">
</dataflow>
<dataflow id="135" from="tmp_2" to="tmp_7" fromId="23" toId="31">
</dataflow>
<dataflow id="136" from="tmp_7" to="tmp_7_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="137" from="sparse_new" to="sparse_new_addr_2" fromId="79" toId="33">
</dataflow>
<dataflow id="138" from="StgValue_122" to="sparse_new_addr_2" fromId="122" toId="33">
</dataflow>
<dataflow id="139" from="tmp_7_cast" to="sparse_new_addr_2" fromId="32" toId="33">
</dataflow>
<dataflow id="140" from="sparse_new_addr" to="r" fromId="25" toId="34">
</dataflow>
<dataflow id="141" from="sparse_new_addr_1" to="c" fromId="30" toId="35">
</dataflow>
<dataflow id="142" from="sparse_new_addr_2" to="val" fromId="33" toId="36">
</dataflow>
<dataflow id="143" from="r" to="tmp_4" fromId="34" toId="37">
</dataflow>
<dataflow id="144" from="sparse_new_addr_1" to="c" fromId="30" toId="38">
</dataflow>
<dataflow id="145" from="sparse_new_addr_2" to="val" fromId="33" toId="39">
</dataflow>
<dataflow id="146" from="c" to="tmp" fromId="38" toId="40">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_9_cast" fromId="147" toId="41">
</dataflow>
<dataflow id="149" from="tmp" to="tmp_9_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_93" to="tmp_9_cast" fromId="93" toId="41">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_11_cast" fromId="147" toId="42">
</dataflow>
<dataflow id="152" from="tmp_4" to="tmp_11_cast" fromId="37" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_93" to="tmp_11_cast" fromId="93" toId="42">
</dataflow>
<dataflow id="155" from="StgValue_154" to="j" fromId="154" toId="44">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="StgValue_43" to="j" fromId="43" toId="44">
</dataflow>
<dataflow id="157" from="j_1" to="j" fromId="47" toId="44">
<BackEdge/>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_64" to="j" fromId="64" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="159" from="j" to="exitcond" fromId="44" toId="45">
</dataflow>
<dataflow id="161" from="StgValue_160" to="exitcond" fromId="160" toId="45">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="101" toId="46">
</dataflow>
<dataflow id="164" from="StgValue_163" to="empty_2" fromId="163" toId="46">
</dataflow>
<dataflow id="165" from="StgValue_163" to="empty_2" fromId="163" toId="46">
</dataflow>
<dataflow id="166" from="StgValue_163" to="empty_2" fromId="163" toId="46">
</dataflow>
<dataflow id="167" from="j" to="j_1" fromId="44" toId="47">
</dataflow>
<dataflow id="169" from="StgValue_168" to="j_1" fromId="168" toId="47">
</dataflow>
<dataflow id="170" from="exitcond" to="StgValue_48" fromId="45" toId="48">
</dataflow>
<dataflow id="171" from="j" to="tmp_4_cast" fromId="44" toId="49">
</dataflow>
<dataflow id="172" from="tmp_9_cast" to="tmp_s" fromId="41" toId="50">
</dataflow>
<dataflow id="173" from="tmp_4_cast" to="tmp_s" fromId="49" toId="50">
</dataflow>
<dataflow id="174" from="tmp_s" to="tmp_12_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="175" from="B" to="B_addr" fromId="77" toId="52">
</dataflow>
<dataflow id="176" from="StgValue_122" to="B_addr" fromId="122" toId="52">
</dataflow>
<dataflow id="177" from="tmp_12_cast" to="B_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="178" from="tmp_11_cast" to="tmp_8" fromId="42" toId="53">
</dataflow>
<dataflow id="179" from="tmp_4_cast" to="tmp_8" fromId="49" toId="53">
</dataflow>
<dataflow id="180" from="tmp_8" to="tmp_13_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="181" from="C" to="C_addr" fromId="78" toId="55">
</dataflow>
<dataflow id="182" from="StgValue_122" to="C_addr" fromId="122" toId="55">
</dataflow>
<dataflow id="183" from="tmp_13_cast" to="C_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="184" from="B_addr" to="B_load" fromId="52" toId="56">
</dataflow>
<dataflow id="185" from="B_addr" to="B_load" fromId="52" toId="58">
</dataflow>
<dataflow id="186" from="C_addr" to="C_load" fromId="55" toId="59">
</dataflow>
<dataflow id="187" from="B_load" to="tmp_5" fromId="58" toId="60">
</dataflow>
<dataflow id="188" from="val" to="tmp_5" fromId="39" toId="60">
</dataflow>
<dataflow id="189" from="C_addr" to="C_load" fromId="55" toId="61">
</dataflow>
<dataflow id="190" from="tmp_5" to="tmp_6" fromId="60" toId="62">
</dataflow>
<dataflow id="191" from="C_load" to="tmp_6" fromId="61" toId="62">
</dataflow>
<dataflow id="192" from="tmp_6" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="193" from="C_addr" to="StgValue_63" fromId="55" toId="63">
</dataflow>
<dataflow id="194" from="exitcond1" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="195" from="exitcond" to="StgValue_5" fromId="45" toId="5">
</dataflow>
</dataflows>


</stg>
