Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c72a6c2328aa48dcaf34ed4fe12710c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Program_counter_behav xil_defaultlib.TB_Program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_program_counter
Built simulation snapshot TB_Program_counter_behav
