

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Thu Jul  1 12:15:08 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN_FIXED
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.295|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30401|  30401|  30401|  30401|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30400|  30400|       152|          -|          -|   200|    no    |
        | + Loop 1.1  |    150|    150|         2|          -|          -|    75|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    330|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|     183|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     183|    393|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |estimate_FR_mul_mul_8ns_14ns_22_1_1_U1  |estimate_FR_mul_mul_8ns_14ns_22_1_1  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |FR_V_d0                  |     +    |      0|  0|  15|           8|           8|
    |add_ln8_fu_126_p2        |     +    |      0|  0|  28|          21|          13|
    |count_V_fu_219_p2        |     +    |      0|  0|  71|          64|           1|
    |j_fu_154_p2              |     +    |      0|  0|  15|           7|           1|
    |tmp_V_1_fu_138_p2        |     +    |      0|  0|  15|           8|           1|
    |icmp_ln1496_fu_209_p2    |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln1497_fu_214_p2    |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln8_fu_132_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln9_fu_148_p2       |   icmp   |      0|  0|  11|           7|           7|
    |select_ln10_fu_225_p3    |  select  |      0|  0|  64|           1|          64|
    |select_ln1496_fu_233_p3  |  select  |      0|  0|  64|           1|          64|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 330|         169|         210|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |j_0_reg_111   |   9|          2|    7|         14|
    |r_V_reg_88    |   9|          2|   21|         42|
    |t_V_reg_99    |   9|          2|   64|        128|
    |tmp_V_reg_76  |   9|          2|    8|         16|
    +--------------+----+-----------+-----+-----------+
    |Total         |  63|         13|  101|        205|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln8_reg_252     |  21|   0|   21|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |j_0_reg_111         |   7|   0|    7|          0|
    |j_reg_273           |   7|   0|    7|          0|
    |mul_ln1118_reg_265  |  22|   0|   22|          0|
    |r_V_reg_88          |  21|   0|   21|          0|
    |t_V_reg_99          |  64|   0|   64|          0|
    |tmp_V_1_reg_260     |   8|   0|    8|          0|
    |tmp_V_reg_76        |   8|   0|    8|          0|
    |zext_ln8_reg_247    |  21|   0|   22|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 183|   0|  184|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_V_address0  | out |    7|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce0       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q0        |  in |   12|  ap_memory |  spksTime_V  |     array    |
|FR_V_address0        | out |    8|  ap_memory |     FR_V     |     array    |
|FR_V_ce0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_we0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_d0              | out |    8|  ap_memory |     FR_V     |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

