{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761245564917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761245564918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 00:22:44 2025 " "Processing started: Fri Oct 24 00:22:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761245564918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245564918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet_Receiver -c ethernet_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet_Receiver -c ethernet_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245564918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761245565133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761245565133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/fifo_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file code/fifo_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_buffer " "Found entity 1: fifo_buffer" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761245570672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245570672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/crc_stub.v 1 1 " "Found 1 design units, including 1 entities, in source file code/crc_stub.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_stub " "Found entity 1: crc_stub" {  } { { "code/crc_stub.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/crc_stub.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761245570672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245570672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/frame_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file code/frame_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_detector " "Found entity 1: frame_detector" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761245570673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245570673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_capture " "Found entity 1: data_capture" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761245570673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245570673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ethernet_top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ethernet_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_top " "Found entity 1: ethernet_top" {  } { { "code/ethernet_top.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/ethernet_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761245570674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245570674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frame_detector frame_detector.v(19) " "Verilog HDL Parameter Declaration warning at frame_detector.v(19): Parameter Declaration in module \"frame_detector\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frame_detector frame_detector.v(20) " "Verilog HDL Parameter Declaration warning at frame_detector.v(20): Parameter Declaration in module \"frame_detector\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frame_detector frame_detector.v(21) " "Verilog HDL Parameter Declaration warning at frame_detector.v(21): Parameter Declaration in module \"frame_detector\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frame_detector frame_detector.v(22) " "Verilog HDL Parameter Declaration warning at frame_detector.v(22): Parameter Declaration in module \"frame_detector\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frame_detector frame_detector.v(23) " "Verilog HDL Parameter Declaration warning at frame_detector.v(23): Parameter Declaration in module \"frame_detector\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/frame_detector.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/frame_detector.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_capture data_capture.v(34) " "Verilog HDL Parameter Declaration warning at data_capture.v(34): Parameter Declaration in module \"data_capture\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_capture data_capture.v(35) " "Verilog HDL Parameter Declaration warning at data_capture.v(35): Parameter Declaration in module \"data_capture\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1761245570675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_top " "Elaborating entity \"ethernet_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761245570709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_detector frame_detector:u_frame_detector " "Elaborating entity \"frame_detector\" for hierarchy \"frame_detector:u_frame_detector\"" {  } { { "code/ethernet_top.v" "u_frame_detector" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/ethernet_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761245570711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_capture data_capture:u_data_capture " "Elaborating entity \"data_capture\" for hierarchy \"data_capture:u_data_capture\"" {  } { { "code/ethernet_top.v" "u_data_capture" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/ethernet_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761245570712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_state data_capture.v(30) " "Verilog HDL or VHDL warning at data_capture.v(30): object \"dc_state\" assigned a value but never read" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dut_valid_count data_capture.v(31) " "Verilog HDL or VHDL warning at data_capture.v(31): object \"dut_valid_count\" assigned a value but never read" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_capture.v(63) " "Verilog HDL warning at data_capture.v(63): ignoring unsupported system task" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 63 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_capture.v(70) " "Verilog HDL warning at data_capture.v(70): ignoring unsupported system task" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 70 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_capture.v(79) " "Verilog HDL warning at data_capture.v(79): ignoring unsupported system task" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 79 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_capture.v(83) " "Verilog HDL assignment warning at data_capture.v(83): truncated value with size 32 to match size of target (16)" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570713 "|ethernet_top|data_capture:u_data_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_capture.v(99) " "Verilog HDL assignment warning at data_capture.v(99): truncated value with size 32 to match size of target (16)" {  } { { "code/data_capture.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/data_capture.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570714 "|ethernet_top|data_capture:u_data_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer fifo_buffer:u_fifo " "Elaborating entity \"fifo_buffer\" for hierarchy \"fifo_buffer:u_fifo\"" {  } { { "code/ethernet_top.v" "u_fifo" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/ethernet_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761245570724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifo_buffer.v(38) " "Verilog HDL assignment warning at fifo_buffer.v(38): truncated value with size 32 to match size of target (8)" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570733 "|ethernet_top|fifo_buffer:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo_buffer.v(39) " "Verilog HDL assignment warning at fifo_buffer.v(39): truncated value with size 32 to match size of target (9)" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570733 "|ethernet_top|fifo_buffer:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifo_buffer.v(44) " "Verilog HDL assignment warning at fifo_buffer.v(44): truncated value with size 32 to match size of target (8)" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570733 "|ethernet_top|fifo_buffer:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo_buffer.v(45) " "Verilog HDL assignment warning at fifo_buffer.v(45): truncated value with size 32 to match size of target (9)" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761245570733 "|ethernet_top|fifo_buffer:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fifo_buffer.v(25) " "Verilog HDL Always Construct warning at fifo_buffer.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "code/fifo_buffer.v" "" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/fifo_buffer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761245570733 "|ethernet_top|fifo_buffer:u_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_stub crc_stub:u_crc " "Elaborating entity \"crc_stub\" for hierarchy \"crc_stub:u_crc\"" {  } { { "code/ethernet_top.v" "u_crc" { Text "/home/maruthi/Downloads/Ethernet_Receiver_project/code/ethernet_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761245570734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761245572683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761245573045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761245573226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761245573226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3216 " "Implemented 3216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761245573372 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761245573372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3192 " "Implemented 3192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761245573372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761245573372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761245573378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 00:22:53 2025 " "Processing ended: Fri Oct 24 00:22:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761245573378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761245573378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761245573378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761245573378 ""}
