

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3'
================================================================
* Date:           Thu Mar 30 01:34:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      649|  0.205 us|  3.245 us|   41|  649|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_2_VITIS_LOOP_12_3  |       39|      647|         4|          2|          1|  19 ~ 323|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    283|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     173|    412|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_261_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln16_1_fu_221_p2    |         +|   0|  0|  18|           9|           9|
    |add_ln16_2_fu_231_p2    |         +|   0|  0|  18|           9|           9|
    |add_ln16_3_fu_237_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln8_1_fu_169_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln8_fu_157_p2       |         +|   0|  0|  16|           9|           1|
    |A_d0                    |         -|   0|  0|  39|          32|          32|
    |ap_condition_108        |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_175_p2     |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln8_fu_152_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln8_1_fu_189_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln8_fu_181_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 283|         155|         144|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_address0                        |  14|          3|    9|         27|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_68                           |   9|          2|   64|        128|
    |indvar_flatten_fu_72              |   9|          2|    9|         18|
    |k_fu_64                           |   9|          2|    5|         10|
    |reg_125                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|  125|        260|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_reg_337                    |   9|   0|    9|          0|
    |add_ln16_2_reg_327                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_68                           |  64|   0|   64|          0|
    |icmp_ln8_reg_318                  |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |   9|   0|    9|          0|
    |k_fu_64                           |   5|   0|    5|          0|
    |mul_ln16_reg_343                  |  32|   0|   32|          0|
    |reg_125                           |  32|   0|   32|          0|
    |select_ln8_reg_322                |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|   0|  173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|zext_ln8_1  |   in|    5|     ap_none|                                        zext_ln8_1|        scalar|
|bound       |   in|    9|     ap_none|                                             bound|        scalar|
|A_address0  |  out|    9|   ap_memory|                                                 A|         array|
|A_ce0       |  out|    1|   ap_memory|                                                 A|         array|
|A_we0       |  out|    1|   ap_memory|                                                 A|         array|
|A_d0        |  out|   32|   ap_memory|                                                 A|         array|
|A_q0        |   in|   32|   ap_memory|                                                 A|         array|
|A_address1  |  out|    9|   ap_memory|                                                 A|         array|
|A_ce1       |  out|    1|   ap_memory|                                                 A|         array|
|A_q1        |   in|   32|   ap_memory|                                                 A|         array|
|add_ln16    |   in|    9|     ap_none|                                          add_ln16|        scalar|
|c_load      |   in|   32|     ap_none|                                            c_load|        scalar|
+------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_load"   --->   Operation 10 'read' 'c_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln16_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln16"   --->   Operation 11 'read' 'add_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound"   --->   Operation 12 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln8_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln8_1"   --->   Operation 13 'read' 'zext_ln8_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln8_1_cast = zext i5 %zext_ln8_1_read"   --->   Operation 14 'zext' 'zext_ln8_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln8_1_cast, i64 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 1, i5 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp_eq  i9 %indvar_flatten_load, i9 %bound_read" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln8 = add i9 %indvar_flatten_load, i9 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc21, void %for.inc24.exitStub" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 25 'load' 'k_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln8_1 = add i64 %i_load, i64 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 27 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln12 = icmp_eq  i5 %k_load, i5 20" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 28 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln12, i5 1, i5 %k_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 29 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%select_ln8_1 = select i1 %icmp_ln12, i64 %add_ln8_1, i64 %i_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 30 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %select_ln8_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 31 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln16, i4 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 32 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %select_ln8_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 33 'trunc' 'trunc_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln16_1, i2 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 34 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i9 %p_shl2, i9 %p_shl3" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 35 'add' 'add_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %select_ln8" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 36 'zext' 'zext_ln16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i9 %add_ln16_1, i9 %zext_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 37 'add' 'add_ln16_2' <Predicate = (!icmp_ln8)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln16_3 = add i9 %add_ln16_read, i9 %zext_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 38 'add' 'add_ln16_3' <Predicate = (!icmp_ln8)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %add_ln16_3" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln16_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 40 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 41 'load' 'A_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln12 = store i9 %add_ln8, i9 %indvar_flatten" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln12 = store i64 %select_ln8_1, i64 %i" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i9 %add_ln16_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 44 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln16_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.23ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 46 'load' 'A_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 47 'load' 'A_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln12 = add i5 %select_ln8, i5 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 48 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %k" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 49 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 50 [1/2] (1.23ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 50 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 51 [1/1] (3.42ns)   --->   "%mul_ln16 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 51 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.25>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_2_VITIS_LOOP_12_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 323, i64 0"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 55 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.01ns)   --->   "%sub_ln16 = sub i32 %A_load, i32 %mul_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 56 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %sub_ln16, i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 57 'store' 'store_ln16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 58 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln8_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ add_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                   (alloca           ) [ 011100]
i                   (alloca           ) [ 011000]
indvar_flatten      (alloca           ) [ 011000]
c_load_read         (read             ) [ 011110]
add_ln16_read       (read             ) [ 001000]
bound_read          (read             ) [ 001000]
zext_ln8_1_read     (read             ) [ 000000]
zext_ln8_1_cast     (zext             ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
indvar_flatten_load (load             ) [ 000000]
specpipeline_ln0    (specpipeline     ) [ 000000]
icmp_ln8            (icmp             ) [ 011100]
add_ln8             (add              ) [ 000000]
br_ln8              (br               ) [ 000000]
k_load              (load             ) [ 000000]
i_load              (load             ) [ 000000]
add_ln8_1           (add              ) [ 000000]
icmp_ln12           (icmp             ) [ 000000]
select_ln8          (select           ) [ 010100]
select_ln8_1        (select           ) [ 000000]
trunc_ln16          (trunc            ) [ 000000]
p_shl2              (bitconcatenate   ) [ 000000]
trunc_ln16_1        (trunc            ) [ 000000]
p_shl3              (bitconcatenate   ) [ 000000]
add_ln16_1          (add              ) [ 000000]
zext_ln16           (zext             ) [ 000000]
add_ln16_2          (add              ) [ 010100]
add_ln16_3          (add              ) [ 000000]
zext_ln16_2         (zext             ) [ 000000]
A_addr_1            (getelementptr    ) [ 010100]
store_ln12          (store            ) [ 000000]
store_ln12          (store            ) [ 000000]
zext_ln16_1         (zext             ) [ 000000]
A_addr              (getelementptr    ) [ 011011]
A_load_1            (load             ) [ 001010]
add_ln12            (add              ) [ 000000]
store_ln12          (store            ) [ 000000]
A_load              (load             ) [ 010001]
mul_ln16            (mul              ) [ 010001]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
specpipeline_ln0    (specpipeline     ) [ 000000]
specloopname_ln12   (specloopname     ) [ 000000]
sub_ln16            (sub              ) [ 000000]
store_ln16          (store            ) [ 000000]
br_ln12             (br               ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln8_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln16_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln16_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bound_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln8_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln8_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="123" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/2 A_load/3 store_ln16/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="A_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 A_load "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln8_1_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="1"/>
<pin id="151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="k_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln8_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln12_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln8_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln16_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln16_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_shl3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln16_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln16_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln16_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln16_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="1"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln16_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln12_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln12_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln16_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln12_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln16_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln16_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="k_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar_flatten_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="303" class="1005" name="c_load_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="3"/>
<pin id="305" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c_load_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln16_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="1"/>
<pin id="310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="bound_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln8_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="322" class="1005" name="select_ln8_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln16_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="1"/>
<pin id="329" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="A_addr_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="1"/>
<pin id="334" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="A_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="mul_ln16_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="128"><net_src comp="107" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="107" pin="7"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="94" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="163" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="175" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="169" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="166" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="189" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="201" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="213" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="181" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="221" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="227" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="251"><net_src comp="157" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="189" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="125" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="125" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="276" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="285"><net_src comp="64" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="292"><net_src comp="68" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="299"><net_src comp="72" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="306"><net_src comp="76" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="311"><net_src comp="82" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="316"><net_src comp="88" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="321"><net_src comp="152" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="181" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="330"><net_src comp="231" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="335"><net_src comp="100" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="340"><net_src comp="113" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="346"><net_src comp="271" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="276" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 }
 - Input state : 
	Port: gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 : zext_ln8_1 | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 : bound | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 : A | {2 3 4 }
	Port: gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 : add_ln16 | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3 : c_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		add_ln8_1 : 1
		icmp_ln12 : 1
		select_ln8 : 2
		select_ln8_1 : 2
		trunc_ln16 : 3
		p_shl2 : 4
		trunc_ln16_1 : 3
		p_shl3 : 4
		add_ln16_1 : 5
		zext_ln16 : 3
		add_ln16_2 : 6
		add_ln16_3 : 4
		zext_ln16_2 : 5
		A_addr_1 : 6
		A_load_1 : 7
		store_ln12 : 2
		store_ln12 : 3
	State 3
		A_addr : 1
		A_load : 2
		store_ln12 : 1
	State 4
	State 5
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln8_fu_157       |    0    |    0    |    16   |
|          |      add_ln8_1_fu_169      |    0    |    0    |    71   |
|    add   |      add_ln16_1_fu_221     |    0    |    0    |    18   |
|          |      add_ln16_2_fu_231     |    0    |    0    |    18   |
|          |      add_ln16_3_fu_237     |    0    |    0    |    16   |
|          |       add_ln12_fu_261      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|  select  |      select_ln8_fu_181     |    0    |    0    |    5    |
|          |     select_ln8_1_fu_189    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln16_fu_276      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln16_fu_271      |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln8_fu_152      |    0    |    0    |    11   |
|          |      icmp_ln12_fu_175      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |   c_load_read_read_fu_76   |    0    |    0    |    0    |
|   read   |  add_ln16_read_read_fu_82  |    0    |    0    |    0    |
|          |    bound_read_read_fu_88   |    0    |    0    |    0    |
|          | zext_ln8_1_read_read_fu_94 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln8_1_cast_fu_130   |    0    |    0    |    0    |
|   zext   |      zext_ln16_fu_227      |    0    |    0    |    0    |
|          |     zext_ln16_2_fu_242     |    0    |    0    |    0    |
|          |     zext_ln16_1_fu_257     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln16_fu_197     |    0    |    0    |    0    |
|          |     trunc_ln16_1_fu_209    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl2_fu_201       |    0    |    0    |    0    |
|          |        p_shl3_fu_213       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   299   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_332   |    9   |
|    A_addr_reg_337    |    9   |
|  add_ln16_2_reg_327  |    9   |
| add_ln16_read_reg_308|    9   |
|  bound_read_reg_313  |    9   |
|  c_load_read_reg_303 |   32   |
|       i_reg_289      |   64   |
|   icmp_ln8_reg_318   |    1   |
|indvar_flatten_reg_296|    9   |
|       k_reg_282      |    5   |
|   mul_ln16_reg_343   |   32   |
|        reg_125       |   32   |
|  select_ln8_reg_322  |    5   |
+----------------------+--------+
|         Total        |   225  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_125      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   91   ||   1.33  ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   225  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   225  |   331  |
+-----------+--------+--------+--------+--------+
