{
  "design": {
    "design_info": {
      "boundary_crc": "0xAD80D9AC38B8AFC5",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../exercise3.gen/sources_1/bd/top_traffic_design",
      "name": "top_traffic_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "c_counter_binary_0": "",
      "xlslice_0": "",
      "top_0": ""
    },
    "ports": {
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_traffic_design_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "green_0": {
        "direction": "O"
      },
      "yellow_0": {
        "direction": "O"
      },
      "red_0": {
        "direction": "O"
      }
    },
    "components": {
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "top_traffic_design_c_counter_binary_0_0",
        "xci_path": "ip\\top_traffic_design_c_counter_binary_0_0\\top_traffic_design_c_counter_binary_0_0.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "Output_Width": {
            "value": "25"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "top_traffic_design_xlslice_0_0",
        "xci_path": "ip\\top_traffic_design_xlslice_0_0\\top_traffic_design_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "14"
          },
          "DIN_WIDTH": {
            "value": "25"
          }
        }
      },
      "top_0": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "xci_name": "top_traffic_design_top_0_0",
        "xci_path": "ip\\top_traffic_design_top_0_0\\top_traffic_design_top_0_0.xci",
        "inst_hier_path": "top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "red": {
            "direction": "O"
          },
          "yellow": {
            "direction": "O"
          },
          "green": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "c_counter_binary_0/CLK"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "xlslice_0/Din"
        ]
      },
      "top_0_green": {
        "ports": [
          "top_0/green",
          "green_0"
        ]
      },
      "top_0_red": {
        "ports": [
          "top_0/red",
          "red_0"
        ]
      },
      "top_0_yellow": {
        "ports": [
          "top_0/yellow",
          "yellow_0"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "top_0/clk"
        ]
      }
    }
  }
}