INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/project_1/project_1.sim/sim_1/impl/func/FifoTesting_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SeniorDesign/project_1/project_1.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
