{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747351858247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747351858248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 19:30:58 2025 " "Processing started: Thu May 15 19:30:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747351858248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351858248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351858248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747351858575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747351858576 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(316) " "Verilog HDL Module Instantiation warning at processor.v(316): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 316 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1747351863773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 processor.v(804) " "Verilog HDL Declaration information at processor.v(804): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747351863774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(804) " "Verilog HDL Declaration information at processor.v(804): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747351863774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(804) " "Verilog HDL Declaration information at processor.v(804): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747351863774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(804) " "Verilog HDL Declaration information at processor.v(804): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747351863774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 12 12 " "Found 12 design units, including 12 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "3 MMIO " "Found entity 3: MMIO" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "5 memory " "Found entity 5: memory" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "6 register_file " "Found entity 6: register_file" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC " "Found entity 7: PC" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "8 IR " "Found entity 8: IR" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "9 ALU " "Found entity 9: ALU" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_LED " "Found entity 10: reg_LED" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "11 reg_HEX " "Found entity 11: reg_HEX" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""} { "Info" "ISGN_ENTITY_NAME" "12 hex7seg " "Found entity 12: hex7seg" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747351863777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable processor.v(157) " "Verilog HDL Implicit Net warning at processor.v(157): created implicit net for \"enable\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747351863823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable processor.v(157) " "Verilog HDL or VHDL warning at processor.v(157): object \"enable\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747351863835 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDs processor.v(41) " "Verilog HDL or VHDL warning at processor.v(41): object \"LEDs\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747351863835 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath\"" {  } { { "processor.v" "Datapath" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:Datapath\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"datapath:Datapath\|PC:ProgramCounter\"" {  } { { "processor.v" "ProgramCounter" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMIO datapath:Datapath\|MMIO:memoryMap " "Elaborating entity \"MMIO\" for hierarchy \"datapath:Datapath\|MMIO:memoryMap\"" {  } { { "processor.v" "memoryMap" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863867 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut processor.v(519) " "Verilog HDL Always Construct warning at processor.v(519): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] processor.v(519) " "Inferred latch for \"DataOut\[0\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] processor.v(519) " "Inferred latch for \"DataOut\[1\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] processor.v(519) " "Inferred latch for \"DataOut\[2\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] processor.v(519) " "Inferred latch for \"DataOut\[3\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] processor.v(519) " "Inferred latch for \"DataOut\[4\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] processor.v(519) " "Inferred latch for \"DataOut\[5\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] processor.v(519) " "Inferred latch for \"DataOut\[6\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] processor.v(519) " "Inferred latch for \"DataOut\[7\]\" at processor.v(519)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 "|processor|datapath:Datapath|MMIO:memoryMap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_HEX datapath:Datapath\|MMIO:memoryMap\|reg_HEX:H0 " "Elaborating entity \"reg_HEX\" for hierarchy \"datapath:Datapath\|MMIO:memoryMap\|reg_HEX:H0\"" {  } { { "processor.v" "H0" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg datapath:Datapath\|MMIO:memoryMap\|reg_HEX:H0\|hex7seg:SEG " "Elaborating entity \"hex7seg\" for hierarchy \"datapath:Datapath\|MMIO:memoryMap\|reg_HEX:H0\|hex7seg:SEG\"" {  } { { "processor.v" "SEG" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:Datapath\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"datapath:Datapath\|memory:Memory\"" {  } { { "processor.v" "Memory" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863898 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "26 0 255 processor.v(769) " "Verilog HDL warning at processor.v(769): number of words (26) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 769 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[0\] = 00000110 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[0\] = 00000110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[1\] = 01010110 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[1\] = 01010110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[2\] = 10100110 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[2\] = 10100110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[3\] = 11110110 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[3\] = 11110110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[4\] = 00001111 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[4\] = 00001111" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[5\] = 10000100 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[5\] = 10000100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[6\] = 00000110 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[6\] = 00000110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[7\] = 11000111 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[7\] = 11000111" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[8\] = 00111011 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[8\] = 00111011" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[9\] = 01000010 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[9\] = 01000010" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[10\] = 01100100 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[10\] = 01100100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863903 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[11\] = 00011010 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[11\] = 00011010" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863904 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[12\] = 11000001 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[12\] = 11000001" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863904 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[13\] = 00100100 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[13\] = 00100100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863904 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[14\] = 11000000 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[14\] = 11000000" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863904 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[15\] = 11100100 processor.v(771) " "Verilog HDL Display System Task info at processor.v(771): mem\[15\] = 11100100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 771 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351863904 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR datapath:Datapath\|IR:InstructionRegister " "Elaborating entity \"IR\" for hierarchy \"datapath:Datapath\|IR:InstructionRegister\"" {  } { { "processor.v" "InstructionRegister" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Datapath\|register_file:RegisterFile " "Elaborating entity \"register_file\" for hierarchy \"datapath:Datapath\|register_file:RegisterFile\"" {  } { { "processor.v" "RegisterFile" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:Datapath\|ALU:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FiniteStateMachine " "Elaborating entity \"FSM\" for hierarchy \"FSM:FiniteStateMachine\"" {  } { { "processor.v" "FiniteStateMachine" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351863964 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(676) " "Verilog HDL Case Statement warning at processor.v(676): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 676 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747351863976 "|processor|FSM:FiniteStateMachine"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747351864278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "datapath:Datapath\|memory:Memory\|mem " "RAM logic \"datapath:Datapath\|memory:Memory\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "processor.v" "mem" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 763 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1747351864291 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747351864291 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747351864421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747351865009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[0\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[1\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[1\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[1\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[2\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[3\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[7\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[6\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[5\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Datapath\|MMIO:memoryMap\|DataOut\[4\] " "Latch datapath:Datapath\|MMIO:memoryMap\|DataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:Datapath\|PC:ProgramCounter\|PCout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:Datapath\|PC:ProgramCounter\|PCout\[7\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 854 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747351865038 ""}  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747351865038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747351865679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg " "Generated suppressed messages file C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351867540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747351867702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747351867702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747351867855 "|processor|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747351867855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3247 " "Implemented 3247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747351867856 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747351867856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3182 " "Implemented 3182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747351867856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747351867856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747351867874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 19:31:07 2025 " "Processing ended: Thu May 15 19:31:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747351867874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747351867874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747351867874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747351867874 ""}
