Return-Path: <linux-kernel+bounces-598604-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 06DEBA8481F
	for <lists+linux-kernel@lfdr.de>; Thu, 10 Apr 2025 17:37:43 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 6B9159A1EBA
	for <lists+linux-kernel@lfdr.de>; Thu, 10 Apr 2025 15:36:46 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id AA2531E9B3D;
	Thu, 10 Apr 2025 15:36:53 +0000 (UTC)
Received: from foss.arm.com (foss.arm.com [217.140.110.172])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 42686189913
	for <linux-kernel@vger.kernel.org>; Thu, 10 Apr 2025 15:36:49 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1744299412; cv=none; b=bQguRmdlHySnYUwdswq/dGtkRJSU4uF0cLUJ4MwbdnMgxq8gSoHLVkuOQtb2IRustGI6aznefXaxLstnf5rA3NeaVnDxfmyiBuqgqiMBpPukiDAijJbbBQK25THpgej5v5Hw2xgQkmBdLk/jlf6B9m2IhRIhAReWRub8GE4moLs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1744299412; c=relaxed/simple;
	bh=bp3La4tdd0Vqc2VOtE3pFy/CoWCPj24LH+gddU13Rjg=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=AglYssEM09VwSMXg0WyWbgLtzSJ+3sQy9nsIcA18B1+WctKuuZ+r2lEkmvnRTVuy2GLFQ+uB/jwnUlUyMKCi8niVAjyl1oSMXCIUk8LOk1URjHuSdGxTLyfO8J4PUdb383uqH4248MhotqjflNeDUbBak62vrpal+T5fGd2hhHc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14])
	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 795A0106F;
	Thu, 10 Apr 2025 08:36:48 -0700 (PDT)
Received: from [10.1.196.40] (e121345-lin.cambridge.arm.com [10.1.196.40])
	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id E9EDB3F6A8;
	Thu, 10 Apr 2025 08:36:46 -0700 (PDT)
Message-ID: <5a277d1d-c7b1-430c-a463-1e307a2823f6@arm.com>
Date: Thu, 10 Apr 2025 16:36:45 +0100
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: arm64: juno-r2: SSD detect failed on mainline and next
To: Naresh Kamboju <naresh.kamboju@linaro.org>
Cc: Linux ARM <linux-arm-kernel@lists.infradead.org>, iommu@lists.linux.dev,
 open list <linux-kernel@vger.kernel.org>, lkft-triage@lists.linaro.org,
 Linux Regressions <regressions@lists.linux.dev>,
 Lorenzo Pieralisi <lpieralisi@kernel.org>,
 Bjorn Helgaas <bhelgaas@google.com>, Rob Herring <robh@kernel.org>,
 Dan Carpenter <dan.carpenter@linaro.org>, Arnd Bergmann <arnd@arndb.de>,
 Anders Roxell <anders.roxell@linaro.org>
References: <CA+G9fYt0F_vR-zOV4P8m4HTv6AecT-eEnrL+t5wgAaKPodi0mQ@mail.gmail.com>
 <6e0ef5cc-b692-4d39-bec4-a75c1af3f0aa@arm.com>
 <CA+G9fYs_nUN2x8fFJ0cfudHWbCOLSJK=OhEK0Efd1ifcjq_LRg@mail.gmail.com>
From: Robin Murphy <robin.murphy@arm.com>
Content-Language: en-GB
In-Reply-To: <CA+G9fYs_nUN2x8fFJ0cfudHWbCOLSJK=OhEK0Efd1ifcjq_LRg@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit

On 09/04/2025 4:56 pm, Naresh Kamboju wrote:
> On Wed, 2 Apr 2025 at 21:04, Robin Murphy <robin.murphy@arm.com> wrote:
>>
>> On 31/03/2025 5:03 am, Naresh Kamboju wrote:
>>> Regressions on arm64 Juno-r2 devices detect SSD tests failed on the
>>> Linux next and Linux mainline.
>>>
>>> First seen on the v6.14-7245-g5c2a430e8599
>>>    Good: v6.14
>>>    Bad: v6.14-7422-gacb4f33713b9
>>
>> Sorry, I can't seem to reproduce this on my end, both today's mainline
>> and acb4f33713b9 with my config, and even acb4f33713b9 with the linked
>> LKFT config, all work OK on my Juno r2 (using a SATA SSD and PCIe
>> networking). The only thing which stands out in your log is that PCI
>> seems to give up probing and assigning resources beyond the switch
>> downstream ports (so SATA and ethernet are never discovered), whereas on
>> mine it does[2]. However that all happens before the first IOMMU
>> instance probes (which conveniently is the PCIe one), so it's hard to
>> imagine how that could have an effect anyway...
>>
>> The only obvious difference is that I'm using EDK2 rather than U-Boot,
>> so that's done all the PCIe configuration once already, but it doesn't
>> seem like that's significant - looking back at a random older log[1],
>> the on-board endpoints were still being picked up right after
>> reconfiguring the switch, well before the IOMMU comes into the picture.
>>
> 
> Since it is a still issue on mainline and next,
> 
> Bisected and reverted patch ^ causing kernel warnings at boot time
> but finding the SSD drive,
> 
>    [bcb81ac6ae3c2ef95b44e7b54c3c9522364a245c]
>    iommu: Get DT/ACPI parsing into the proper probe path
> 
> pcieport 0000:00:00.0: late IOMMU probe at driver bind, something fishy here!
> WARNING: at drivers/iommu/iommu.c:559 __iommu_probe_device
> 
> I see boot warnings [1]
> I am happy to test debug patches if you have any.

Seeing the warning after reverting the commit which introduced the 
warning mostly just means the conflict resolution in the revert wasn't 
right (there were some subsequent fixups...)

Anyway, I have now managed to get my Juno booting with the same antique 
version of U-Boot and finally reproduce the issue. It seems to be 
somehow connected to bus->dma_configure() being called in the 
device_add() notifier (even though the rest of the IOMMU setup doesn't 
run at that point since the driver hasn't registered yet), but how and 
why that prevents the buses behind the switch downstream ports being 
probed, and why *that* only happens when the switch isn't already 
configured, remains a mystery so far. I'm still digging...

Thanks,
Robin.

> 
> [1] https://lkft.validation.linaro.org/scheduler/job/8212667#L1291
> 
> - Naresh
> 
>> Thanks,
>> Robin.
>>
>>
>> [1] https://lkft.validation.linaro.org/scheduler/job/8143082#L1283
>> [2]:
>>
>> [    1.741362] pci-host-generic 40000000.pcie: host bridge
>> /pcie@40000000 ranges:
>> [    1.748682] pci-host-generic 40000000.pcie:       IO
>> 0x005f800000..0x005fffffff -> 0x0000000000
>> [    1.757465] pci-host-generic 40000000.pcie:      MEM
>> 0x0050000000..0x0057ffffff -> 0x0050000000
>> [    1.766224] pci-host-generic 40000000.pcie:      MEM
>> 0x4000000000..0x40ffffffff -> 0x4000000000
>> [    1.775019] pci-host-generic 40000000.pcie:   IB MEM
>> 0x0080000000..0x00ffffffff -> 0x0080000000
>> [    1.783781] pci-host-generic 40000000.pcie:   IB MEM
>> 0x0800000000..0x09ffffffff -> 0x0800000000
>> [    1.792615] pci-host-generic 40000000.pcie: ECAM at [mem
>> 0x40000000-0x4fffffff] for [bus 00-ff]
>> [    1.801559] pci-host-generic 40000000.pcie: PCI host bridge to bus
>> 0000:00
>> [    1.808485] pci_bus 0000:00: root bus resource [bus 00-ff]
>> [    1.814022] pci_bus 0000:00: root bus resource [io  0x0000-0x7fffff]
>> [    1.820408] pci_bus 0000:00: root bus resource [mem
>> 0x50000000-0x57ffffff]
>> [    1.827314] pci_bus 0000:00: root bus resource [mem
>> 0x4000000000-0x40ffffffff pref]
>> [    1.835050] pci 0000:00:00.0: [1556:1100] type 01 class 0x060400 PCIe
>> Root Port
>> [    1.842444] pci 0000:00:00.0: BAR 0 [mem 0x4000000000-0x4000003fff
>> 64bit pref]
>> [    1.849717] pci 0000:00:00.0: PCI bridge to [bus 01-08]
>> [    1.854990] pci 0000:00:00.0:   bridge window [io  0x0000-0x1fff]
>> [    1.861125] pci 0000:00:00.0:   bridge window [mem 0x50000000-0x501fffff]
>> [    1.868099] pci 0000:00:00.0: supports D1 D2
>> [    1.872393] pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>> [    1.881014] pci 0000:01:00.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Upstream Port
>> [    1.889407] pci 0000:01:00.0: PCI bridge to [bus 02-08]
>> [    1.894675] pci 0000:01:00.0:   bridge window [io  0x0000-0x1fff]
>> [    1.900812] pci 0000:01:00.0:   bridge window [mem 0x50000000-0x501fffff]
>> [    1.907690] pci 0000:01:00.0: enabling Extended Tags
>> [    1.912876] pci 0000:01:00.0: PME# supported from D0 D3hot D3cold
>> [    1.924459] pci 0000:02:01.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    1.933037] pci 0000:02:01.0: PCI bridge to [bus 03]
>> [    1.938045] pci 0000:02:01.0:   bridge window [io  0x1000-0x1fff]
>> [    1.944179] pci 0000:02:01.0:   bridge window [mem 0x50100000-0x501fffff]
>> [    1.951060] pci 0000:02:01.0: enabling Extended Tags
>> [    1.956298] pci 0000:02:01.0: PME# supported from D0 D3hot D3cold
>> [    1.963053] pci 0000:02:02.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    1.971621] pci 0000:02:02.0: PCI bridge to [bus 04]
>> [    1.976698] pci 0000:02:02.0: enabling Extended Tags
>> [    1.981924] pci 0000:02:02.0: PME# supported from D0 D3hot D3cold
>> [    1.988682] pci 0000:02:03.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    1.997272] pci 0000:02:03.0: PCI bridge to [bus 05]
>> [    2.002352] pci 0000:02:03.0: enabling Extended Tags
>> [    2.007578] pci 0000:02:03.0: PME# supported from D0 D3hot D3cold
>> [    2.014713] pci 0000:02:0c.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    2.023303] pci 0000:02:0c.0: PCI bridge to [bus 06]
>> [    2.028396] pci 0000:02:0c.0: enabling Extended Tags
>> [    2.033643] pci 0000:02:0c.0: PME# supported from D0 D3hot D3cold
>> [    2.040569] pci 0000:02:10.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    2.049131] pci 0000:02:10.0: PCI bridge to [bus 07]
>> [    2.054220] pci 0000:02:10.0: enabling Extended Tags
>> [    2.059439] pci 0000:02:10.0: PME# supported from D0 D3hot D3cold
>> [    2.066798] pci 0000:02:1f.0: [111d:8090] type 01 class 0x060400 PCIe
>> Switch Downstream Port
>> [    2.075368] pci 0000:02:1f.0: PCI bridge to [bus 08]
>> [    2.080377] pci 0000:02:1f.0:   bridge window [io  0x0000-0x0fff]
>> [    2.086507] pci 0000:02:1f.0:   bridge window [mem 0x50000000-0x500fffff]
>> [    2.093397] pci 0000:02:1f.0: enabling Extended Tags
>> [    2.098625] pci 0000:02:1f.0: PME# supported from D0 D3hot D3cold
>> [    2.105519] pci 0000:03:00.0: [1095:3132] type 00 class 0x018000 PCIe
>> Legacy Endpoint
>> [    2.113532] pci 0000:03:00.0: BAR 0 [mem 0x50104000-0x5010407f 64bit]
>> [    2.120020] pci 0000:03:00.0: BAR 2 [mem 0x50100000-0x50103fff 64bit]
>> [    2.126520] pci 0000:03:00.0: BAR 4 [io  0x1000-0x107f]
>> [    2.131794] pci 0000:03:00.0: ROM [mem 0xfff80000-0xffffffff pref]
>> [    2.138189] pci 0000:03:00.0: supports D1 D2
>> [    2.142965] pci 0000:03:00.0: disabling ASPM on pre-1.1 PCIe device.
>> You can enable it with 'pcie_aspm=force'
>> [    2.154011] pci 0000:08:00.0: [11ab:4380] type 00 class 0x020000 PCIe
>> Legacy Endpoint
>> [    2.162015] pci 0000:08:00.0: BAR 0 [mem 0x50000000-0x50003fff 64bit]
>> [    2.168492] pci 0000:08:00.0: BAR 2 [io  0x0000-0x00ff]
>> [    2.173941] pci 0000:08:00.0: supports D1 D2
>> [    2.178260] pci 0000:08:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>> [    2.185740] pci 0000:00:00.0: bridge window [mem
>> 0x50000000-0x501fffff]: assigned
>> [    2.193266] pci 0000:00:00.0: BAR 0 [mem 0x4000000000-0x4000003fff
>> 64bit pref]: assigned
>> [    2.201411] pci 0000:00:00.0: bridge window [io  0x1000-0x2fff]: assigned
>> [    2.208235] pci 0000:01:00.0: bridge window [mem
>> 0x50000000-0x501fffff]: assigned
>> [    2.215754] pci 0000:01:00.0: bridge window [io  0x1000-0x2fff]: assigned
>> [    2.222580] pci 0000:02:01.0: bridge window [mem
>> 0x50000000-0x500fffff]: assigned
>> [    2.230120] pci 0000:02:1f.0: bridge window [mem
>> 0x50100000-0x501fffff]: assigned
>> [    2.237648] pci 0000:02:01.0: bridge window [io  0x1000-0x1fff]: assigned
>> [    2.244470] pci 0000:02:1f.0: bridge window [io  0x2000-0x2fff]: assigned
>> [    2.251313] pci 0000:03:00.0: ROM [mem 0x50000000-0x5007ffff pref]:
>> assigned
>> [    2.258399] pci 0000:03:00.0: BAR 2 [mem 0x50080000-0x50083fff
>> 64bit]: assigned
>> [    2.265769] pci 0000:03:00.0: BAR 0 [mem 0x50084000-0x5008407f
>> 64bit]: assigned
>> [    2.273141] pci 0000:03:00.0: BAR 4 [io  0x1000-0x107f]: assigned
>> [    2.279286] pci 0000:02:01.0: PCI bridge to [bus 03]
>> [    2.284289] pci 0000:02:01.0:   bridge window [io  0x1000-0x1fff]
>> [    2.290425] pci 0000:02:01.0:   bridge window [mem 0x50000000-0x500fffff]
>> [    2.297275] pci 0000:02:02.0: PCI bridge to [bus 04]
>> [    2.302302] pci 0000:02:03.0: PCI bridge to [bus 05]
>> [    2.307327] pci 0000:02:0c.0: PCI bridge to [bus 06]
>> [    2.312353] pci 0000:02:10.0: PCI bridge to [bus 07]
>> [    2.317382] pci 0000:08:00.0: BAR 0 [mem 0x50100000-0x50103fff
>> 64bit]: assigned
>> [    2.324751] pci 0000:08:00.0: BAR 2 [io  0x2000-0x20ff]: assigned
>> [    2.330881] pci 0000:02:1f.0: PCI bridge to [bus 08]
>> [    2.335895] pci 0000:02:1f.0:   bridge window [io  0x2000-0x2fff]
>> [    2.342030] pci 0000:02:1f.0:   bridge window [mem 0x50100000-0x501fffff]
>> [    2.348874] pci 0000:01:00.0: PCI bridge to [bus 02-08]
>> [    2.354129] pci 0000:01:00.0:   bridge window [io  0x1000-0x2fff]
>> [    2.360270] pci 0000:01:00.0:   bridge window [mem 0x50000000-0x501fffff]
>> [    2.367113] pci 0000:00:00.0: PCI bridge to [bus 01-08]
>> [    2.372366] pci 0000:00:00.0:   bridge window [io  0x1000-0x2fff]
>> [    2.378494] pci 0000:00:00.0:   bridge window [mem 0x50000000-0x501fffff]
>> [    2.385325] pci_bus 0000:00: resource 4 [io  0x0000-0x7fffff]
>> [    2.391101] pci_bus 0000:00: resource 5 [mem 0x50000000-0x57ffffff]
>> [    2.397398] pci_bus 0000:00: resource 6 [mem
>> 0x4000000000-0x40ffffffff pref]
>> [    2.404478] pci_bus 0000:01: resource 0 [io  0x1000-0x2fff]
>> [    2.410078] pci_bus 0000:01: resource 1 [mem 0x50000000-0x501fffff]
>> [    2.416374] pci_bus 0000:02: resource 0 [io  0x1000-0x2fff]
>> [    2.421980] pci_bus 0000:02: resource 1 [mem 0x50000000-0x501fffff]
>> [    2.428277] pci_bus 0000:03: resource 0 [io  0x1000-0x1fff]
>> [    2.433877] pci_bus 0000:03: resource 1 [mem 0x50000000-0x500fffff]
>> [    2.440195] pci_bus 0000:08: resource 0 [io  0x2000-0x2fff]
>> [    2.445799] pci_bus 0000:08: resource 1 [mem 0x50100000-0x501fffff]
>> [    2.519972] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
>> [    2.532646] msm_serial: driver initialized
>> [    2.537422] SuperH (H)SCI(F) driver initialized
>> [    2.542220] STM32 USART driver initialized
>> [    2.551250] arm-smmu 2b500000.iommu: probing hardware configuration...
>> [    2.557832] arm-smmu 2b500000.iommu: SMMUv1 with:
>> [    2.562564] arm-smmu 2b500000.iommu:         stage 2 translation
>> [    2.568006] arm-smmu 2b500000.iommu:         coherent table walk
>> [    2.573449] arm-smmu 2b500000.iommu:         stream matching with 32
>> register groups
>> [    2.580643] arm-smmu 2b500000.iommu:         4 context banks (4 stage-2 only)
>> [    2.587205] arm-smmu 2b500000.iommu:         Supported page sizes: 0x60211000
>> [    2.593778] arm-smmu 2b500000.iommu:         Stage-2: 40-bit IPA -> 40-bit PA
>> [    2.600471] arm-smmu 2b500000.iommu:         preserved 0 boot mappings
>> [    2.607710] pci 0000:00:00.0: Adding to iommu group 0
>> [    2.613204] pci 0000:01:00.0: Adding to iommu group 0
>> [    2.618588] pci 0000:02:01.0: Adding to iommu group 0
>> [    2.623975] pci 0000:02:02.0: Adding to iommu group 0
>> [    2.629373] pci 0000:02:03.0: Adding to iommu group 0
>> [    2.634742] pci 0000:02:0c.0: Adding to iommu group 0
>> [    2.640127] pci 0000:02:10.0: Adding to iommu group 0
>> [    2.645531] pci 0000:02:1f.0: Adding to iommu group 0
>> [    2.650952] pci 0000:03:00.0: Adding to iommu group 0
>> [    2.656349] pci 0000:08:00.0: Adding to iommu group 0
>>
>>
>>>
>>> * Juno-r2,
>>>    - detect-ssd
>>>    - mkfs.ext4-ssd
>>>
>>> Regression Analysis:
>>>    - New regression? yes
>>>    - Reproducibility? Yes
>>>
>>> Test regression: arm64 Juno-r2 SSD detect failed
>>> Reported-by: Linux Kernel Functional Testing <lkft@linaro.org>
>>>
>>> Anders bisected this to,
>>> # first bad commit:
>>>     [bcb81ac6ae3c2ef95b44e7b54c3c9522364a245c]
>>>     iommu: Get DT/ACPI parsing into the proper probe path
>>>
>>> ## Test log
>>>     mkfs.ext4 /dev/disk/by-id/ata-SanDisk_SSD_PLUS_240GB_223004A01292
>>>     mke2fs 1.47.2 (1-Jan-2025)
>>>     The file /dev/disk/by-id/ata-SanDisk_SSD_PLUS_240GB_223004A01292
>>> does not exist and no size was specified.
>>>
>>> ## Source
>>> * Kernel version: 6.14.0
>>> * Git tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
>>> * Git sha: acb4f33713b9f6cadb6143f211714c343465411c
>>> * Git describe: v6.14-7422-gacb4f33713b9
>>> * Project details:
>>> https://qa-reports.linaro.org/lkft/linux-mainline-master/build/v6.14-7422-gacb4f33713b9/
>>>
>>> ## Test
>>> * Test log: https://lkft.validation.linaro.org/scheduler/job/8188382#L1538
>>> * Test history:
>>> https://qa-reports.linaro.org/lkft/linux-mainline-master/build/v6.14/testrun/27742015/suite/ltp-cve/test/cve-2017-2671/history/
>>> * Test details:
>>> https://lkft.validation.linaro.org/scheduler/job/8188382/definition
>>> * Test link: https://storage.tuxsuite.com/public/linaro/lkft/builds/2uwduIsT14Pz3XEoUQQIS6ndlQK/
>>> * Kernel config:
>>> https://storage.tuxsuite.com/public/linaro/lkft/builds/2uwduIsT14Pz3XEoUQQIS6ndlQK/config
>>>
>>>
>>> --
>>> Linaro LKFT
>>> https://lkft.linaro.org

