#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 25 12:29:54 2018
# Process ID: 21789
# Current directory: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1380.695 ; gain = 348.727 ; free physical = 1707 ; free virtual = 23618
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1424.711 ; gain = 44.016 ; free physical = 1697 ; free virtual = 23608
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1fcb3a5bc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a31a10c4

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1446 ; free virtual = 23358

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 682 cells.
Phase 2 Constant propagation | Checksum: 1e3e6dae0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1439 ; free virtual = 23351

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2997 unconnected nets.
INFO: [Opt 31-11] Eliminated 832 unconnected cells.
Phase 3 Sweep | Checksum: 21a7fd60d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1365 ; free virtual = 23277

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1b090b666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1367 ; free virtual = 23279

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1367 ; free virtual = 23279
Ending Logic Optimization Task | Checksum: 1b090b666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.203 ; gain = 0.000 ; free physical = 1366 ; free virtual = 23278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 12
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 21008065e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1179 ; free virtual = 23109
Ending Power Optimization Task | Checksum: 21008065e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.727 ; gain = 303.523 ; free physical = 1178 ; free virtual = 23108
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2159.727 ; gain = 779.031 ; free physical = 1178 ; free virtual = 23107
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1174 ; free virtual = 23106
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1224 ; free virtual = 23162
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1232 ; free virtual = 23167

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12101757a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1232 ; free virtual = 23167

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 194dd01f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1156 ; free virtual = 23091

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 194dd01f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1156 ; free virtual = 23091
Phase 1 Placer Initialization | Checksum: 194dd01f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1156 ; free virtual = 23091

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 58bcb991

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1264 ; free virtual = 23177

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 58bcb991

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1260 ; free virtual = 23174

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160a4fd95

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1249 ; free virtual = 23167

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d02ff3d7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1250 ; free virtual = 23168

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5e2a9f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1250 ; free virtual = 23168

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1db1a6aec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1248 ; free virtual = 23166

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1396e91d1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1246 ; free virtual = 23164

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: bcc485a0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1248 ; free virtual = 23166

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 114f8cc41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1170 ; free virtual = 23088

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 114f8cc41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1169 ; free virtual = 23087

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15bdb36ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1168 ; free virtual = 23086
Phase 3 Detail Placement | Checksum: 15bdb36ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1168 ; free virtual = 23086

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-19.829. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b569b12c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1227 ; free virtual = 23137
Phase 4.1 Post Commit Optimization | Checksum: 1b569b12c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23138

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b569b12c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23138

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b569b12c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23138

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2519e06b4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23138
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2519e06b4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23138
Ending Placer Task | Checksum: 1ad3e416f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23139
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1228 ; free virtual = 23139
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1182 ; free virtual = 23116
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1216 ; free virtual = 23135
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1207 ; free virtual = 23129
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1207 ; free virtual = 23129
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c6fadb7d ConstDB: 0 ShapeSum: e64365f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8b654e6d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1141 ; free virtual = 23060

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8b654e6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1140 ; free virtual = 23059

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8b654e6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1139 ; free virtual = 23058

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8b654e6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1139 ; free virtual = 23058
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19593819d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1221 ; free virtual = 23140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.035| TNS=-623.740| WHS=-0.242 | THS=-254.143|

Phase 2 Router Initialization | Checksum: 1779b3ffb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1208 ; free virtual = 23127

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aef8bd66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1207 ; free virtual = 23126

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 895
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 26a841a00

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1198 ; free virtual = 23104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.890| TNS=-716.208| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 236680d80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1198 ; free virtual = 23104

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 22eec9634

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1197 ; free virtual = 23103
Phase 4.1.2 GlobIterForTiming | Checksum: 19ef33c9d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1197 ; free virtual = 23103
Phase 4.1 Global Iteration 0 | Checksum: 19ef33c9d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1197 ; free virtual = 23103

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e0953a93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1192 ; free virtual = 23097
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.053| TNS=-688.906| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 13821a60e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1194 ; free virtual = 23100

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: de0bd401

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1180 ; free virtual = 23099
Phase 4.2.2 GlobIterForTiming | Checksum: 16d7586d4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1180 ; free virtual = 23099
Phase 4.2 Global Iteration 1 | Checksum: 16d7586d4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1180 ; free virtual = 23099

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 3206cd66

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.331| TNS=-692.069| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1039d3ca6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
Phase 4 Rip-up And Reroute | Checksum: 1039d3ca6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e1375c42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.904| TNS=-683.313| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: fda5d6e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fda5d6e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
Phase 5 Delay and Skew Optimization | Checksum: fda5d6e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141af1a8e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.863| TNS=-681.961| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bef42848

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024
Phase 6 Post Hold Fix | Checksum: 1bef42848

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.40358 %
  Global Horizontal Routing Utilization  = 6.98185 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11208ea22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11208ea22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1105 ; free virtual = 23024

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b3340139

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1104 ; free virtual = 23023

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-20.863| TNS=-681.961| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b3340139

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1104 ; free virtual = 23023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1102 ; free virtual = 23021

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1102 ; free virtual = 23021
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2159.727 ; gain = 0.000 ; free physical = 1073 ; free virtual = 23019
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
70 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 33 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May 25 12:31:53 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.617 ; gain = 299.863 ; free physical = 595 ; free virtual = 22524
INFO: [Common 17-206] Exiting Vivado at Fri May 25 12:31:53 2018...
