Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb -snapshot top_vga_tb -prj /home/student/trys/Documents/Vivado/Test/RoboZapGame/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/draw_lever.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_lever
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/trys/Documents/Vivado/Test/RoboZapGame/sim/top_vga/top_vga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_tb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.vga_pkg
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling module work.draw_bg
Compiling module work.draw_lever
Compiling module work.top_vga
Compiling module work.tiff_writer
Compiling module work.top_vga_tb
Built simulation snapshot top_vga_tb
