INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vlsi/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
