strict digraph "" {
	node [label="\N"];
	"308:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9442a28450>",
		clk_sens=True,
		fillcolor=gold,
		label="308:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x1', 'x_valid', 'x_data', 'x2', 'x3', 'x0', 'rstn', 'x6', 'x4', 'x5']"];
	"309:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9442a41150>",
		fillcolor=springgreen,
		label="309:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"308:AL" -> "309:IF"	 [cond="[]",
		lineno=None];
	"319:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9442a411d0>",
		fillcolor=springgreen,
		label="319:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"319:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9442a41250>",
		fillcolor=turquoise,
		label="319:BL
x0 <= #1 x_data;
x1 <= #1 x0;
x2 <= #1 x1;
x3 <= #1 x2;
x4 <= #1 x3;
x5 <= #1 x4;
x6 <= #1 x5;
x7 <= #1 x6;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a41290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9442a414d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a41690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a41850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a41a10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a41bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a41d90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a41f50>]",
		style=filled,
		typ=Block];
	"319:IF" -> "319:BL"	 [cond="['x_valid']",
		label=x_valid,
		lineno=319];
	"309:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9442a2c190>",
		fillcolor=turquoise,
		label="309:BL
x0 <= #1 0;
x1 <= #1 0;
x2 <= #1 0;
x3 <= #1 0;
x4 <= #1 0;
x5 <= #1 0;
x6 <= #1 0;
x7 <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2c1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9442a2c390>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2c550>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2c710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2c8d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2ca90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9442a2cc50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f9442a2ce10>]",
		style=filled,
		typ=Block];
	"Leaf_308:AL"	 [def_var="['x2', 'x3', 'x0', 'x1', 'x6', 'x7', 'x4', 'x5']",
		label="Leaf_308:AL"];
	"309:BL" -> "Leaf_308:AL"	 [cond="[]",
		lineno=None];
	"319:BL" -> "Leaf_308:AL"	 [cond="[]",
		lineno=None];
	"309:IF" -> "319:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=309];
	"309:IF" -> "309:BL"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=309];
}
