<root><simulation><result_generated_time />2023-05-12 16:20:20<layer><layer_spec />{'B': 1, 'K': 256, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 16384, 'I': 200704, 'O': 802816}<total_data_reuse />{'W': 3136, 'I': 256.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />13/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [4, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('K', 32)], [('K', 8)]], [], []]<I />[[[('K', 32)], [('K', 8)]], [[], [('OY', 4)]], [], []]<O />[[], [[('K', 32)], [('OY', 4), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 16), ('OX', 56), ('OY', 14)], []]<I />[[], [('C', 4), ('C', 16), ('OX', 56), ('OY', 14)], []]<O />[[('C', 4), ('C', 16)], [('OX', 56), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 784, 1], 'I': [256.0, 1.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 131072, 131072], 'I': [8, 1605632, 1605632], 'O': [8, 6422528, 6422528], 'O_partial': [8, 0, 0], 'O_final': [0, 6422528, 6422528]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.05, 0.0], 'O': [0.02, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.24, 0.0], 'I': [0.02, 0.24, 0.0], 'O': [0.02, 0.24, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 131072], 'I': [8, 1605632, 1605632], 'O': [8, 114688, 6422528], 'O_partial': [8, 0, 0], 'O_final': [0, 114688, 6422528]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 4, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [4, 4, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [256.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12845056, 12845056], [12845056, 16384], [16384, 0]]<I />[[200704, 200704], [200704, 200704], [200704, 0]]<O />[[(50577408, 51380224), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(50577408, 51380224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1605632, 1605632], [200704, 256], [64, 0]]<I />[[25088, 25088], [3136, 3136], [784, 0]]<O />[[(6322176, 6422528), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([6322176, 6422528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112352379.0<mem_energy_breakdown><W />[1124.9, 21153.7, 85.2]<I />[17.6, 621.5, 1044.2]<O />[4499.5, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2458<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2458<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />204094<latency_cycle_without_data_loading />200701<ideal_computing_cycle />50176<data_loading><load_cycle_total />3393<load_cycle_individual />{'W': [4, 256, 0], 'I': [1, 3136, 0]}<load_cycle_combined />{'W': 256, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />150525<mem_stall_cycle_individual />{'W': [[-50175], [-50175, 150525], [-50176, -50176]], 'I': [[-50175], [-50175, -50175], [-50176, -50176]], 'O': [[-50176], [-50176, -37632], [-37632, -47040]]}<mem_stall_cycle_shared />{'W': [[-50175], [-50175, 150525], [0, 0]], 'I': [[-50175], [-50175, 150525], [0, 0]], 'O': [[-50176], [-50176, -37632], [-37632, -47040]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 131072, 131072], 'I': [8, 1605632, 1605632], 'O': [8, 6422528, 6422528], 'O_partial': [8, 0, 0], 'O_final': [0, 6422528, 6422528]}<data_size_each_level_total />{'W': [2048, 131072, 131072], 'I': [32, 1605632, 1605632], 'O': [8192, 6422528, 6422528]}<loop_cycles_each_level />{'W': [1, 50176, 50176], 'I': [1, 50176, 50176], 'O': [64, 50176, 50176]}<top_ir_loop_size />{'W': [1, 784, 1], 'I': [1, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 0.1], [128.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 2.6]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [8192.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'O': [[8.0, 0.1], [128.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2208.0, 162.6], [34.6, 128.0]], 'I': [[8.0, 8.0], [2208.0, 162.6], [34.6, 128.0]], 'O': [[8.0, 0.1], [2208.0, 162.6], [34.6, 128.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [1, 1, 50176], [50176, 50176, 1]], 'I': [[1, 1, 50176], [1, 1, 50176], [50176, 50176, 1]], 'O': [[1, 1, 50176], [64, 64, 784], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 1, 50176], [4, 1, 50176]], [[256, 50176, 1], [64, 50176, 1]]], 'I': [[0, 1, 50176], [[0, 1, 50176], [0, 1, 50176]], [[3136, 50176, 1], [784, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 64, 784], [16, 64, 784]], [[12544, 50176, 1], [3136, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-49920, -50112]], 'I': [[-1], [-1, -1], [-47040, -49392]], 'O': [[-1], [-64, -48], [-37632, -47040]]}<single_stall_count />{'W': [50175, 50175, 0], 'I': [50175, 50175, 0], 'O': [50176, 784, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [50175, 0], 'I': [0, 0], 'O': [12544, 12544]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -50176], [-37632, -37632]], 1: [[-50176, -50176], [-37632, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>