$date
	Mon May  1 13:21:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DMux_tb $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$scope module u_DMux $end
$var wire 1 # in_i $end
$var wire 1 $ sel_i $end
$var wire 1 ! b_o $end
$var wire 1 " a_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20000
1"
1#
#30000
0"
1$
0#
#40000
1!
1#
#1040000
