
---------- Begin Simulation Statistics ----------
final_tick                                25951434000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128911                       # Simulator instruction rate (inst/s)
host_mem_usage                                 802356                       # Number of bytes of host memory used
host_op_rate                                   241801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.50                       # Real time elapsed on the host
host_tick_rate                              260816911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12826742                       # Number of instructions simulated
sim_ops                                      24059360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025951                       # Number of seconds simulated
sim_ticks                                 25951434000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1684182                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25451                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1709064                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1681374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1684182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2808                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1710340                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     615                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          578                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8120220                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6466479                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25461                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1643152                       # Number of branches committed
system.cpu.commit.bw_lim_events               2527741                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          401056                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12826742                       # Number of instructions committed
system.cpu.commit.committedOps               24059360                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     25879673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.929662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.435983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21603186     83.48%     83.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1121998      4.34%     87.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        84170      0.33%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       117190      0.45%     88.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95272      0.37%     88.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       200690      0.78%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        94996      0.37%     90.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34430      0.13%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2527741      9.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25879673                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    9537588                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   90                       # Number of function calls committed.
system.cpu.commit.int_insts                  17709213                       # Number of committed integer instructions.
system.cpu.commit.loads                       4781699                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           43      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12951033     53.83%     53.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     53.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     53.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3138134     13.04%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              32      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             46      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1593642      6.62%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1569066      6.52%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1618965      6.73%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            871      0.00%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3162734     13.15%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24728      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24059360                       # Class of committed instruction
system.cpu.commit.refs                        4807298                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12826742                       # Number of Instructions Simulated
system.cpu.committedOps                      24059360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.023229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.023229                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              20838533                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               24718808                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1779045                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2390442                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25480                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                904984                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4915392                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        127955                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26212                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.fetch.Branches                     1710340                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3319450                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      22581301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7255                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13395303                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            71                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50960                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.065905                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3331611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1681989                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.516168                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           25938484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.968809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.459431                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22185562     85.53%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    26781      0.10%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265003      1.02%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   130338      0.50%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   107198      0.41%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   240430      0.93%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    26869      0.10%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1260935      4.86%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1695368      6.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25938484                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   9613634                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9562029                       # number of floating regfile writes
system.cpu.idleCycles                           12951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25738                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1648288                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.255023                       # Inst execution rate
system.cpu.iew.exec_refs                     13171023                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26211                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1801975                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4872300                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26958                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24457817                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              13144812                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             63365                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32569643                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  86197                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3187276                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25480                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3336036                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1132699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               58                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        90601                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1359                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24048                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26121076                       # num instructions consuming a value
system.cpu.iew.wb_count                      24207661                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719837                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18802913                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.932806                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24209666                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 39279235                       # number of integer regfile reads
system.cpu.int_regfile_writes                12972897                       # number of integer regfile writes
system.cpu.ipc                               0.494259                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.494259                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               278      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13079587     40.08%     40.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     40.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     40.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3201778      9.81%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1593703      4.88%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569159      4.81%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4465818     13.68%     73.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1601      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8696163     26.65%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24732      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32633008                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16676266                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31823030                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9586621                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9871196                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2826053                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086601                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   78757      2.79%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             8057      0.29%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1206717     42.70%     45.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.00%     45.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1532485     54.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18782517                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           62230978                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14621040                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14985095                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24457745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32633008                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          398456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23455                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       590212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25938484                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.258092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.923929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15239822     58.75%     58.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3341621     12.88%     71.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1437167      5.54%     77.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1570355      6.05%     83.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1863039      7.18%     90.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1397902      5.39%     95.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              541290      2.09%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              361722      1.39%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              185566      0.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25938484                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.257464                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3319464                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               944                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              932                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4872300                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26958                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                16476963                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         25951435                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 6275490                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              28817303                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1443297                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2263849                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               13346930                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                435878                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              49250388                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24572326                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            29414994                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2757421                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2565                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25480                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14615106                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   597691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           9793543                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22958570                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1138                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6030702                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     47812348                       # The number of ROB reads
system.cpu.rob.rob_writes                    48979751                       # The number of ROB writes
system.cpu.timesIdled                             194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       536193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1499523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3000296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            230                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534545                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1617179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1617179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            540493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  540493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              540493                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1083278000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2923112500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1500676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2032308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               96                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              96                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1500341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4500287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4501068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96147584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96176064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          536412                       # Total snoops (count)
system.tol2bus.snoopTraffic                    105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2037185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010648                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2036954     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    231      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2037185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3004254000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4501311000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1005000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960258                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960279                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data              960258                       # number of overall hits
system.l2.overall_hits::total                  960279                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             540179                       # number of demand (read+write) misses
system.l2.demand_misses::total                 540494                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            540179                       # number of overall misses
system.l2.overall_misses::total                540494                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  61567622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61598673000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31051000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  61567622000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61598673000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1500437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1500773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1500437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1500773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.360014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.360014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98574.603175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113976.333771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113967.357639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98574.603175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113976.333771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113967.357639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        540179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            540494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       540179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           540494                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  50764042000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50788813000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  50764042000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50788813000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.360014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.360014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78638.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93976.333771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93967.394643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78638.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93976.333771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93967.394643                       # average overall mshr miss latency
system.l2.replacements                         536412                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1869                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              110                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          110                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8782000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8782000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95456.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95456.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75456.521739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75456.521739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98574.603175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98574.603175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78638.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78638.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        960254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            960254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       540087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          540087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  61558840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61558840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1500341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1500341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.359976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113979.488490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113979.488490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       540087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       540087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  50757100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50757100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.359976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93979.488490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93979.488490                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.948530                       # Cycle average of tags in use
system.l2.tags.total_refs                     3000282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.550856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.012289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.532401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4081.403840                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24542868                       # Number of tag accesses
system.l2.tags.data_accesses                 24542868                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       34571456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34591552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          540179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              540493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            774370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1332159757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1332934126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       774370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           774370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4064207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4064207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4064207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           774370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1332159757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1336998333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    540177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002101896250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1041363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      540493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                    540493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12818797250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2702455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22953003500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23716.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42466.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                540493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  259375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  198033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   71363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       299639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.778574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.479225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.128929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       190093     63.44%     63.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82543     27.55%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16967      5.66%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4877      1.63%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2049      0.68%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1209      0.40%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          741      0.25%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          463      0.15%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          697      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       299639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5365.120000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4803.144009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1291.271625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             3      3.00%      3.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      1.00%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      1.00%      5.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      1.00%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      2.00%      8.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      2.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      4.00%     14.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            4      4.00%     18.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           10     10.00%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631           21     21.00%     49.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887           28     28.00%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143           10     10.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            5      5.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            4      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            3      3.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.568535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88     88.00%     88.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      4.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      8.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34591424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  103680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34591552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1332.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1332.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25951299000                       # Total gap between requests
system.mem_ctrls.avgGap                      47868.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     34571328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       103680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 774369.539656267152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1332154824.276762485504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3995154.949818958063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       540179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8652000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  22944351500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 619595231750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27554.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42475.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 375967980.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1073491860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            570544095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1927592940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3293820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2047980480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11688071730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        122764320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17433739245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        671.783272                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    217647750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    866320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24867466250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1066044840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            566585910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1931512800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5162580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2047980480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11687758800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        123027840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17428073250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.564941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    219483250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    866320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24865630750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3319017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3319017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3319017                       # number of overall hits
system.cpu.icache.overall_hits::total         3319017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          433                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40484000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40484000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40484000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40484000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3319450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3319450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3319450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3319450                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000130                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93496.535797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93496.535797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93496.535797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93496.535797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           97                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32507000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32507000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32507000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32507000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96747.023810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96747.023810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96747.023810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96747.023810                       # average overall mshr miss latency
system.cpu.icache.replacements                    110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3319017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3319017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40484000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40484000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3319450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3319450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93496.535797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93496.535797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32507000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32507000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96747.023810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96747.023810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           212.887223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3319352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9908.513433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.887223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6639235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6639235                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1797719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1797719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1797719                       # number of overall hits
system.cpu.dcache.overall_hits::total         1797719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3121744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3121744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3121744                       # number of overall misses
system.cpu.dcache.overall_misses::total       3121744                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 211733896999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211733896999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 211733896999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211733896999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4919463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4919463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4919463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4919463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.634570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.634570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.634570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.634570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67825.515801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67825.515801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67825.515801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67825.515801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14964119                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1171895                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.769164                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1869                       # number of writebacks
system.cpu.dcache.writebacks::total              1869                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1621307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1621307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1621307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1621307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500437                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  86747229999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86747229999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  86747229999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86747229999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.305000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.305000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.305000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.305000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57814.643333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57814.643333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57814.643333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57814.643333                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1772216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1772216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3121647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3121647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 211724443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211724443000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4893863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4893863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.637870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.637870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67824.594837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67824.594837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1621306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1621306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  86738075000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86738075000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.306576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.306576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57812.240684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57812.240684                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           97                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9453999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9453999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97463.907216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97463.907216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9154999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9154999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95364.572917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95364.572917                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25951434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.230804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3298156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.198130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.230804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11339363                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11339363                       # Number of data accesses

---------- End Simulation Statistics   ----------
