
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.4.0-132-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -debug_access+all -lca -kdb -l func_sim.log ../TESTBENCH/TB_TOP.v ../../RTL/TOP.v \
../../RTL/pipe_array_mult.v
                         Chronologic VCS (TM)
          Version M-2017.03-SP2 -- Fri Dec 23 15:20:05 2022
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '../TESTBENCH/TB_TOP.v'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  	Illegal port or variable declaration
  "../TESTBENCH/TB_TOP.v", 12: token is 'UTOP'
      TOP UTOP(.a(a), .b(b), .y(y), .CLK(CLK), .RESETn(RESETn));
              ^

1 warning
1 error
CPU time: .196 seconds to compile
