{"vcs1":{"timestamp_begin":1682279608.634687515, "rt":0.76, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682279609.456569999, "rt":1.02, "ut":0.20, "st":0.23}}
{"link":{"timestamp_begin":1682279610.530896904, "rt":1.55, "ut":0.07, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279608.362235038}
{"VCS_COMP_START_TIME": 1682279608.362235038}
{"VCS_COMP_END_TIME": 1682279612.804333674}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340784}}
{"stitch_vcselab": {"peak_mem": 238988}}
