/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: Qiming Sun <qiming.sun@mediatek.com>
 */

#ifndef _DTS_IOMMU_PORT_MT6899_H_
#define _DTS_IOMMU_PORT_MT6899_H_

#include <dt-bindings/memory/mtk-memory-port.h>

/* table id must be the same as mtk_iommu.h */
#define MM_TAB					(0)
#define APU_TAB					(1)

/* iova region definition */
#define NORMAL_DOM				(0)
#define LK_RESV_DOM				(1)
#define CCU0_DOM				(2)
#define CCU1_DOM				(3)
#define VIDEO_UP_DOM0				(4)
#define VIDEO_UP_DOM1				(5)

#define APU_DATA_DOM				(0)
#define APU_SEC_DOM				(1)
#define APU_CODE_DOM				(2)

/* Larb0 -- 5 */
#define M4U_L0_P0_OVL_RDMA0_HDR			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 0, 0)
#define M4U_L0_P1_OVL_RDMA0_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 0, 1)
#define M4U_L0_P2_OVL_RDMA2_HDR			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 0, 2)
#define M4U_L0_P3_OVL_RDMA2_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 0, 3)
#define M4U_L0_P4_DISP_FAKE0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 0, 4)

/* Larb1 -- 4 */
#define M4U_L1_P0_OVL_RDMA0_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 1, 0)
#define M4U_L1_P1_OVL_RDMA2_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 1, 1)
#define M4U_L1_P2_DISP_WDMA2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 1, 2)
#define M4U_L1_P3_DISP_FAKE1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 1, 3)

/* Larb2 -- 8 */
#define M4U_L2_P0_MDP_RDMA0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 0)
#define M4U_L2_P1_MDP_WROT0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 1)
#define M4U_L2_P2_MDP_RROT0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 2)
#define M4U_L2_P3_MDP_RROT0_2ND			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 3)
#define M4U_L2_P4_MDP_RDMA2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 4)
#define M4U_L2_P5_MDP_WROT2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 5)
#define M4U_L2_P6_MDP_FG0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 6)
#define M4U_L2_P7_MDP_FAKE_ENG0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 2, 7)

/* Larb3 -- 8 */
#define M4U_L3_P0_MDP_RDMA0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 0)
#define M4U_L3_P1_MDP_WROT0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 1)
#define M4U_L3_P2_MDP_RROT0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 2)
#define M4U_L3_P3_MDP_RROT0_2ND			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 3)
#define M4U_L3_P4_MDP_RDMA2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 4)
#define M4U_L3_P5_MDP_WROT2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 5)
#define M4U_L3_P6_MDP_FG0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 6)
#define M4U_L3_P7_MDP_FAKE_ENG0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 3, 7)

/* Larb4 -- 7 */
#define M4U_L4_P0_HW_VDEC_UFO_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 0)
#define M4U_L4_P1_HW_VDEC_PP_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 1)
#define M4U_L4_P2_HW_VDEC_MC_PORT2_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 2)
#define M4U_L4_P3_HW_VDEC_VLD_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 3)
#define M4U_L4_P4_HW_VDEC_VLD2_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 4)
#define M4U_L4_P5_HW_VDEC_AVC_MV_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 5)
#define M4U_L4_P6_HW_VDEC_TILE_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 4, 6)

/* Larb5 -- 9 */
#define M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 0)
#define M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 1)
#define M4U_L5_P2_HW_VDEC_MC_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 2)
#define M4U_L5_P3_HW_VDEC_UFO_ENC_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 3)
#define M4U_L5_P4_HW_VDEC_LAT0_AVC_MV_EXT	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 4)
#define M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 5)
#define M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 6)
#define M4U_L5_P7_HW_VDEC_LAT0_UNIWARP_EXT	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 7)
#define M4U_L5_P8_HW_VDEC_UNIWRAP_EXT		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 5, 8)

/* larb6--dummy */

/* Larb7 -- 32 */
#define M4U_L7_P0_VENC_RCPU_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 0)
#define M4U_L7_P1_VENC_REC_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 1)
#define M4U_L7_P2_VENC_BSDMA_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 2)
#define M4U_L7_P3_VENC_SV_COMV_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 3)
#define M4U_L7_P4_VENC_RD_COMV_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 4)
#define M4U_L7_P5_VENC_NBM_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 5)
#define M4U_L7_P6_VENC_NBM_RDMA_LITE_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 6)
#define M4U_L7_P7_JPGENC_Y_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 7)
#define M4U_L7_P8_JPGENC_C_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 8)
#define M4U_L7_P9_JPGENC_Q_TABLE_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 9)
#define M4U_L7_P10_VENC_SUB_W_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 10)
#define M4U_L7_P11_VENC_FCS_NBM_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 11)
#define M4U_L7_P12_VENC_EC_WPP_BSDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 12)
#define M4U_L7_P13_VENC_EC_WPP_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 13)
#define M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 14)
#define M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 15)
#define M4U_L7_P16_JPGENC_BSDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 16)
#define M4U_L7_P17_JPGDEC_WDMA_0_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 17)
#define M4U_L7_P18_JPGDEC_BSDMA_0_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 18)
#define M4U_L7_P19_VENC_NBM_WDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 19)
#define M4U_L7_P20_VENC_NBM_WDMA_LITE_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 20)
#define M4U_L7_P21_VENC_CUR_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 21)
#define M4U_L7_P22_VENC_CUR_CHROMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 22)
#define M4U_L7_P23_VENC_REF_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 23)
#define M4U_L7_P24_VENC_REF_CHROMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 24)
#define M4U_L7_P25_VENC_SUB_R_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 25)
#define M4U_L7_P26_VENC_FCS_NBM_WDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 26)
#define M4U_L7_P27_JPGDEC_WDMA_1_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 27)
#define M4U_L7_P28_JPGDEC_BSDMA_1_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 28)
#define M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 29)
#define M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 30)
#define M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 7, 31)

/* Larb8 -- 32 */
#define M4U_L8_P0_VENC_RCPU_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 0)
#define M4U_L8_P1_VENC_REC_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 1)
#define M4U_L8_P2_VENC_BSDMA_U0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 2)
#define M4U_L8_P3_VENC_SV_COMV_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 3)
#define M4U_L8_P4_VENC_RD_COMV_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 4)
#define M4U_L8_P5_VENC_NBM_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 5)
#define M4U_L8_P6_VENC_NBM_RDMA_LITE_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 6)
#define M4U_L8_P7_JPGENC_Y_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 7)
#define M4U_L8_P8_JPGENC_C_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 8)
#define M4U_L8_P9_JPGENC_Q_TABLE_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 9)
#define M4U_L8_P10_VENC_SUB_W_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 10)
#define M4U_L8_P11_VENC_FCS_NBM_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 11)
#define M4U_L8_P12_VENC_EC_WPP_BSDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 12)
#define M4U_L8_P13_VENC_EC_WPP_RDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 13)
#define M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 14)
#define M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 15)
#define M4U_L8_P16_JPGENC_BSDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 16)
#define M4U_L8_P17_JPGDEC_WDMA_0_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 17)
#define M4U_L8_P18_JPGDEC_BSDMA_0_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 18)
#define M4U_L8_P19_VENC_NBM_WDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 19)
#define M4U_L8_P20_VENC_NBM_WDMA_LITE_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 20)
#define M4U_L8_P21_VENC_CUR_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 21)
#define M4U_L8_P22_VENC_CUR_CHROMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 22)
#define M4U_L8_P23_VENC_REF_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 23)
#define M4U_L8_P24_VENC_REF_CHROMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 24)
#define M4U_L8_P25_VENC_SUB_R_LUMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 25)
#define M4U_L8_P26_VENC_FCS_NBM_WDMA_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 26)
#define M4U_L8_P27_JPGDEC_WDMA_1_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 27)
#define M4U_L8_P28_JPGDEC_BSDMA_1_U0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 28)
#define M4U_L8_P29_JPGDEC_HUFF_OFFSET_1_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 29)
#define M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 30)
#define M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 8, 31)

/* Larb9 -- 27 */
#define M4U_L9_P0_IMGI_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 0)
#define M4U_L9_P1_IMGCI_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 1)
#define M4U_L9_P2_SMTI_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 2)
#define M4U_L9_P3_YUVO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 3)
#define M4U_L9_P4_YUVCO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 4)
#define M4U_L9_P5_YUVO_T2_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 5)
#define M4U_L9_P6_YUVBO_T2_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 6)
#define M4U_L9_P7_TNCSTO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 7)
#define M4U_L9_P8_TNCSTI_T2_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 8)
#define M4U_L9_P9_YUFETI_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 9)
#define M4U_L9_P10_STG_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 10)
#define M4U_L9_P11_STG_T2_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 11)
#define M4U_L9_P12_ME_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 12)
#define M4U_L9_P13_ME_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 13)
#define M4U_L9_P14_MEMMG_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 14)
#define M4U_L9_P15_MEMMG_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 15)
#define M4U_L9_P16_ME_2ND_RDMA_0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 16)
#define M4U_L9_P17_ME_2ND_WDMA_0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 17)
#define M4U_L9_P18_MEMMG_2ND_RDMA_0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 18)
#define M4U_L9_P19_MEMMG_2ND_WDMA_0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 19)
#define M4U_L9_P20_STSCMD_ME0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 20)
#define M4U_L9_P21_STSCMD_ME1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 21)
#define M4U_L9_P22_IMGI_T1_N_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 22)
#define M4U_L9_P23_SMTO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 23)
#define M4U_L9_P24_TNCSO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 24)
#define M4U_L9_P25_YUFETO_T1_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 25)
#define M4U_L9_P26_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 9, 26)

/* larb10--dummy */

/* Larb11 -- 16 */
#define M4U_L11_P0_WPE_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 0)
#define M4U_L11_P1_WPE_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 1)
#define M4U_L11_P2_WPE_RDMA_2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 2)
#define M4U_L11_P3_PIMGI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 3)
#define M4U_L11_P4_STG_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 4)
#define M4U_L11_P5_STG_P2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 5)
#define M4U_L11_P6_STG_P3_WROT			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 6)
#define M4U_L11_P7_OMC_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 7)
#define M4U_L11_P8_OMC_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 8)
#define M4U_L11_P9_STG_P4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 9)
#define M4U_L11_P10_PIMGCI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 10)
#define M4U_L11_P11_WPE_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 11)
#define M4U_L11_P12_WROT_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 12)
#define M4U_L11_P13_IOSO_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 13)
#define M4U_L11_P14_OMC_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 14)
#define M4U_L11_P15_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 11, 15)

/* Larb12 -- 6 */
#define M4U_L12_P0_FDVT_RDA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 0)
#define M4U_L12_P1_FDVT_WRA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 1)
#define M4U_L12_P2_STSCMD_FDVT			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 2)
#define M4U_L12_P3_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 3)
#define M4U_L12_P4_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 4)
#define M4U_L12_P5_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 12, 5)

/* Larb13 -- 7 */
#define M4U_L13_P0_CAMSV_B_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 0)
#define M4U_L13_P1_CAMSV_B0_WDMA		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 1)
#define M4U_L13_P2_CAMSV_B1_WDMA		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 2)
#define M4U_L13_P3_FAKE_ENG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 3)
#define M4U_L13_P4_RESERVED_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 4)
#define M4U_L13_P5_CAMSV_B0_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 5)
#define M4U_L13_P6_CAMSV_B1_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 13, 6)

/* Larb14 -- 6 */
#define M4U_L14_P0_CAMSV_A_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 0)
#define M4U_L14_P1_CAMSV_A0_WDMA		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 1)
#define M4U_L14_P2_CAMSV_A1_WDMA		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 2)
#define M4U_L14_P3_RESERVED_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 3)
#define M4U_L14_P4_CAMSV_A0_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 4)
#define M4U_L14_P5_CAMSV_A1_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 14, 5)

/* Larb15 -- 32 */
#define M4U_L15_P0_VIPI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 0)
#define M4U_L15_P1_VIPCI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 1)
#define M4U_L15_P2_IMG3O_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 2)
#define M4U_L15_P3_IMG3CO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 3)
#define M4U_L15_P4_IMG7O_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 4)
#define M4U_L15_P5_IMG7CO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 5)
#define M4U_L15_P6_IMG2O_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 6)
#define M4U_L15_P7_IMG5O_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 7)
#define M4U_L15_P8_DHZAI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 8)
#define M4U_L15_P9_STG_D4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 9)
#define M4U_L15_P10_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 10)
#define M4U_L15_P11_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 11)
#define M4U_L15_P12_EECSI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 12)
#define M4U_L15_P13_SNRCSI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 13)
#define M4U_L15_P14_SNRCSI_D1_N			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 14)
#define M4U_L15_P15_SMTI_D4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 15)
#define M4U_L15_P16_SMTI_D10			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 16)
#define M4U_L15_P17_SMTCI_D4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 17)
#define M4U_L15_P18_YUFETI_D2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 18)
#define M4U_L15_P19_BOKMI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 19)
#define M4U_L15_P20_BOKMI_D1_N			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 20)
#define M4U_L15_P21_CNRO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 21)
#define M4U_L15_P22_BOKMO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 22)
#define M4U_L15_P23_STG_D5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 23)
#define M4U_L15_P24_STG_D6			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 24)
#define M4U_L15_P25_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 25)
#define M4U_L15_P26_TNCO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 26)
#define M4U_L15_P27_SMTO_D4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 27)
#define M4U_L15_P28_SMTO_D10			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 28)
#define M4U_L15_P29_SMTCO_D4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 29)
#define M4U_L15_P30_YUFETO_D2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 30)
#define M4U_L15_P31_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 15, 31)

/* Larb16 -- 19 */
#define M4U_L16_P0_CQI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 0)
#define M4U_L16_P1_CQI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 1)
#define M4U_L16_P2_RAWI_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 2)
#define M4U_L16_P3_RAWI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 3)
#define M4U_L16_P4_RAWI_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 4)
#define M4U_L16_P5_RAWI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 5)
#define M4U_L16_P6_BPCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 6)
#define M4U_L16_P7_BPCI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 7)
#define M4U_L16_P8_GRMGI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 8)
#define M4U_L16_P9_LSCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 9)
#define M4U_L16_P10_IMGO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 10)
#define M4U_L16_P11_IMGO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 11)
#define M4U_L16_P12_DRZB2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 12)
#define M4U_L16_P13_DRZB2NBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 13)
#define M4U_L16_P14_GMPO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 14)
#define M4U_L16_P15_DRZB2NCO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 15)
#define M4U_L16_P16_AWBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 16)
#define M4U_L16_P17_STG_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 17)
#define M4U_L16_P18_STG_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 16, 18)

/* Larb17 -- 7 */
#define M4U_L17_P0_YUVO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 0)
#define M4U_L17_P1_YUVO_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 1)
#define M4U_L17_P2_YUVO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 2)
#define M4U_L17_P3_DRZH2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 3)
#define M4U_L17_P4_YUVO_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 4)
#define M4U_L17_P5_DRZH1NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 5)
#define M4U_L17_P6_STG_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 17, 6)

/* Larb18 -- 6 */
#define M4U_L18_P0_IMGADL_RD_0_PINGUS_EMPTY	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 0)
#define M4U_L18_P1_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 1)
#define M4U_L18_P2_IMGADL_WR_0_PINGUS_EMPTY	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 2)
#define M4U_L18_P3_IMGADL_WR_1_PINGUS_EMPTY	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 3)
#define M4U_L18_P4_ROOTCQ_CQI			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 4)
#define M4U_L18_P5_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 18, 5)

/* Larb19 -- 15 */
#define M4U_L19_P0_YUV_LA_READ_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 0)
#define M4U_L19_P1_YUV_LA_WTIRE_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 1)
#define M4U_L19_P2_YUV_FUS_READ_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 2)
#define M4U_L19_P3_YUV_FUS_WTIRE_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 3)
#define M4U_L19_P4_DVS_RD_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 4)
#define M4U_L19_P5_DVS_WT_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 5)
#define M4U_L19_P6_DVP_RD_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 6)
#define M4U_L19_P7_DVP_WT_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 7)
#define M4U_L19_P8_DHZE_R_DHZE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 8)
#define M4U_L19_P9_DHZE_W_DHZE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 9)
#define M4U_L19_P10_DVGF_RD_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 10)
#define M4U_L19_P11_DVGF_WT_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 11)
#define M4U_L19_P12_STG_WR_DPE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 12)
#define M4U_L19_P13_YUV_FUS_STG_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 13)
#define M4U_L19_P14_YUV_LA_STG_YUVFUS		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 19, 14)

/* Larb20 -- 6 */
#define M4U_L20_P0_OVL_RDMA1_HDR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 0)
#define M4U_L20_P1_OVL_RDMA1_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 1)
#define M4U_L20_P2_OVL_RDMA3_HDR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 2)
#define M4U_L20_P3_OVL_RDMA3_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 3)
#define M4U_L20_P4_OVL_RDMA4_HDR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 4)
#define M4U_L20_P5_OVL_RDMA4_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 20, 5)

/* Larb21 -- 5 */
#define M4U_L21_P0_OVL_RDMA1_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 21, 0)
#define M4U_L21_P1_OVL_RDMA3_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 21, 1)
#define M4U_L21_P2_OVL_RDMA4_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 21, 2)
#define M4U_L21_P3_DISP_WDMA0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 21, 3)
#define M4U_L21_P4_DISP_UFBC_WDMA0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 21, 4)

/* Larb22 -- 16 */
#define M4U_L22_P0_WPE_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 0)
#define M4U_L22_P1_WPE_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 1)
#define M4U_L22_P2_WPE_RDMA_2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 2)
#define M4U_L22_P3_PIMGI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 3)
#define M4U_L22_P4_STG_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 4)
#define M4U_L22_P5_STG_P2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 5)
#define M4U_L22_P6_STG_P3_WROT			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 6)
#define M4U_L22_P7_OMC_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 7)
#define M4U_L22_P8_OMC_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 8)
#define M4U_L22_P9_STG_P4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 9)
#define M4U_L22_P10_PIMGCI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 10)
#define M4U_L22_P11_WPE_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 11)
#define M4U_L22_P12_WROT_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 12)
#define M4U_L22_P13_IOSO_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 13)
#define M4U_L22_P14_OMC_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 14)
#define M4U_L22_P15_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 22, 15)

/* Larb23 -- 16 */
#define M4U_L23_P0_WPE_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 0)
#define M4U_L23_P1_WPE_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 1)
#define M4U_L23_P2_WPE_RDMA_2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 2)
#define M4U_L23_P3_PIMGI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 3)
#define M4U_L23_P4_STG_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 4)
#define M4U_L23_P5_STG_P2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 5)
#define M4U_L23_P6_STG_P3_WROT			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 6)
#define M4U_L23_P7_OMC_RDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 7)
#define M4U_L23_P8_OMC_RDMA_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 8)
#define M4U_L23_P9_STG_P4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 9)
#define M4U_L23_P10_PIMGCI_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 10)
#define M4U_L23_P11_WPE_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 11)
#define M4U_L23_P12_WROT_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 12)
#define M4U_L23_P13_IOSO_P1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 13)
#define M4U_L23_P14_OMC_WDMA_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 14)
#define M4U_L23_P15_RESERVE			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 23, 15)

/* larb24--dummy */

/* Larb25 -- 16 */
#define M4U_L25_P0_CQI_M1_MRAW0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 0)
#define M4U_L25_P1_IMGO_M1_MRAW0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 1)
#define M4U_L25_P2_CQI_M1_MRAW2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 2)
#define M4U_L25_P3_IMGO_M1_MRAW2		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 3)
#define M4U_L25_P4_SMIR0_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 4)
#define M4U_L25_P5_SMIR1_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 5)
#define M4U_L25_P6_SMIR2_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 6)
#define M4U_L25_P7_SMIR3_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 7)
#define M4U_L25_P8_SMIR4_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 8)
#define M4U_L25_P9_SMIW_PDA_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 9)
#define M4U_L25_P10_STG_WR_PDA_A		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 10)
#define M4U_L25_P11_STG_M1_MRAW0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 11)
#define M4U_L25_P12_STG_M1_MRAW2		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 12)
#define M4U_L25_P13_RESERVED_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 13)
#define M4U_L25_P14_RESERVED_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 14)
#define M4U_L25_P15_RESERVED_2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 25, 15)

/* Larb26 -- 16 */
#define M4U_L26_P0_CQI_M1_MRAW1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 0)
#define M4U_L26_P1_IMGO_M1_MRAW1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 1)
#define M4U_L26_P2_CQI_M1_MRAW3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 2)
#define M4U_L26_P3_IMGO_M1_MRAW3		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 3)
#define M4U_L26_P4_SMIR0_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 4)
#define M4U_L26_P5_SMIR1_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 5)
#define M4U_L26_P6_SMIR2_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 6)
#define M4U_L26_P7_SMIR3_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 7)
#define M4U_L26_P8_SMIR4_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 8)
#define M4U_L26_P9_SMIW_PDA_B			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 9)
#define M4U_L26_P10_STG_WR_PDA_B		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 10)
#define M4U_L26_P11_STG_M1_MRAW1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 11)
#define M4U_L26_P12_STG_M1_MRAW3		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 12)
#define M4U_L26_P13_RESERVED_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 13)
#define M4U_L26_P14_RESERVED_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 14)
#define M4U_L26_P15_RESERVED_2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 26, 15)

/* Larb27 -- 9 */
#define M4U_L27_P0_IPUI_I1_ADLRD		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 0)
#define M4U_L27_P1_ROOTCQ_CQI_E1_ROOTCQ		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 1)
#define M4U_L27_P2_IPUO_O1_ADLWR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 2)
#define M4U_L27_P3_CQI_U1_UISP			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 3)
#define M4U_L27_P4_STG_U1_UISP			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 4)
#define M4U_L27_P5_CAMSV_A1_WDMA_CAMSV_A_DEMUX	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 5)
#define M4U_L27_P6_CAMSV_B1_WDMA_CAMSV_B_DEMUX	MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 6)
#define M4U_L27_P7_IMGO_U1_UISP			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 7)
#define M4U_L27_P8_YUVO_U1_UISP			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 27, 8)

/* Larb28 -- 28 */
#define M4U_L28_P0_IMGI_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 0)
#define M4U_L28_P1_IMGCI_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 1)
#define M4U_L28_P2_YUVO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 2)
#define M4U_L28_P3_YUVCO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 3)
#define M4U_L28_P4_YUVO_T2_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 4)
#define M4U_L28_P5_YUVBO_T2_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 5)
#define M4U_L28_P6_STG_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 6)
#define M4U_L28_P7_IMGI_T1_N_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 7)
#define M4U_L28_P8_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 8)
#define M4U_L28_P9_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 9)
#define M4U_L28_P10_SMTI_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 10)
#define M4U_L28_P11_SMTI_T4_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 11)
#define M4U_L28_P12_TNCSTI_T2_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 12)
#define M4U_L28_P13_LTMSTI_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 13)
#define M4U_L28_P14_FBWO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 14)
#define M4U_L28_P15_TIMGO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 15)
#define M4U_L28_P16_TNCSTO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 16)
#define M4U_L28_P17_YUFETI_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 17)
#define M4U_L28_P18_STG_T2_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 18)
#define M4U_L28_P19_STG_T3_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 19)
#define M4U_L28_P20_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 20)
#define M4U_L28_P21_TNCSO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 21)
#define M4U_L28_P22_SMTO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 22)
#define M4U_L28_P23_SMTO_T4_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 23)
#define M4U_L28_P24_LTMSBO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 24)
#define M4U_L28_P25_YUFETO_T1_A			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 25)
#define M4U_L28_P26_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 26)
#define M4U_L28_P27_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 28, 27)

/* Larb29 -- 14 */
#define M4U_L29_P0_CAMSV_C_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 0)
#define M4U_L29_P1_CAMSV_D_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 1)
#define M4U_L29_P2_CAMSV_E_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 2)
#define M4U_L29_P3_CAMSV_F_CQI_E1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 3)
#define M4U_L29_P4_CAMSV_C_WDMA			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 4)
#define M4U_L29_P5_CAMSV_D_WDMA			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 5)
#define M4U_L29_P6_CAMSV_E_WDMA			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 6)
#define M4U_L29_P7_CAMSV_F_WDMA			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 7)
#define M4U_L29_P8_RESERVED_0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 8)
#define M4U_L29_P9_RESERVED_1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 9)
#define M4U_L29_P10_CAMSV_C_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 10)
#define M4U_L29_P11_CAMSV_D_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 11)
#define M4U_L29_P12_CAMSV_E_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 12)
#define M4U_L29_P13_CAMSV_F_STG			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 29, 13)

/* Larb30 -- 4 */
#define M4U_L30_P0_CCUI				MTK_M4U_PORT_ID(MM_TAB, CCU0_DOM, 30, 0)
#define M4U_L30_P1_CCUO				MTK_M4U_PORT_ID(MM_TAB, CCU0_DOM, 30, 1)
#define M4U_L30_P2_CCUI2			MTK_M4U_PORT_ID(MM_TAB, CCU1_DOM, 30, 2)
#define M4U_L30_P3_CCUO2			MTK_M4U_PORT_ID(MM_TAB, CCU1_DOM, 30, 3)

/* larb31--dummy */

/* Larb32 -- 9 */
#define M4U_L32_P0_DISP_POSTMASK0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 0)
#define M4U_L32_P1_DISP_POSTMASK1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 1)
#define M4U_L32_P2_DISP_GAMMA0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 2)
#define M4U_L32_P3_DISP_GAMMA1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 3)
#define M4U_L32_P4_DISP_MDP_RDMA0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 4)
#define M4U_L32_P5_DISP_ODDMR0_DMRR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 5)
#define M4U_L32_P6_DISP_ODDMR0_ODR		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 6)
#define M4U_L32_P7_DISP_ODDMR0_ODW		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 7)
#define M4U_L32_P8_DISP_WDMA1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 32, 8)

/* Larb33 -- 8 */
#define M4U_L33_P0_DISP1_DISP_DSI0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 0)
#define M4U_L33_P1_DISP1_DISP_DSI1		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 1)
#define M4U_L33_P2_DISP1_DISP_DSI2		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 2)
#define M4U_L33_P3_DISP1_MDP_RDMA0		MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 3)
#define M4U_L33_P4_DISP1_GDMA			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 4)
#define M4U_L33_P5_DISP1_WDMA0			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 5)
#define M4U_L33_P6_DISP1_WDMA1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 6)
#define M4U_L33_P7_DISP1_WDMA2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 33, 7)

/* Larb34 -- 7 */
#define M4U_L34_P0_YUVO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 0)
#define M4U_L34_P1_YUVO_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 1)
#define M4U_L34_P2_YUVO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 2)
#define M4U_L34_P3_DRZH2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 3)
#define M4U_L34_P4_YUVO_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 4)
#define M4U_L34_P5_DRZH1NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 5)
#define M4U_L34_P6_STG_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 34, 6)

/* Larb35 -- 7 */
#define M4U_L35_P0_YUVO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 0)
#define M4U_L35_P1_YUVO_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 1)
#define M4U_L35_P2_YUVO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 2)
#define M4U_L35_P3_DRZH2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 3)
#define M4U_L35_P4_YUVO_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 4)
#define M4U_L35_P5_DRZH1NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 5)
#define M4U_L35_P6_STG_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 35, 6)

/* Larb36 -- 19 */
#define M4U_L36_P0_CQI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 0)
#define M4U_L36_P1_CQI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 1)
#define M4U_L36_P2_RAWI_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 2)
#define M4U_L36_P3_RAWI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 3)
#define M4U_L36_P4_RAWI_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 4)
#define M4U_L36_P5_RAWI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 5)
#define M4U_L36_P6_BPCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 6)
#define M4U_L36_P7_BPCI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 7)
#define M4U_L36_P8_GRMGI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 8)
#define M4U_L36_P9_LSCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 9)
#define M4U_L36_P10_IMGO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 10)
#define M4U_L36_P11_IMGO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 11)
#define M4U_L36_P12_DRZB2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 12)
#define M4U_L36_P13_DRZB2NBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 13)
#define M4U_L36_P14_GMPO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 14)
#define M4U_L36_P15_DRZB2NCO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 15)
#define M4U_L36_P16_AWBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 16)
#define M4U_L36_P17_STG_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 17)
#define M4U_L36_P18_STG_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 36, 18)

/* Larb37 -- 19 */
#define M4U_L37_P0_CQI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 0)
#define M4U_L37_P1_CQI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 1)
#define M4U_L37_P2_RAWI_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 2)
#define M4U_L37_P3_RAWI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 3)
#define M4U_L37_P4_RAWI_R4			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 4)
#define M4U_L37_P5_RAWI_R5			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 5)
#define M4U_L37_P6_BPCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 6)
#define M4U_L37_P7_BPCI_R3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 7)
#define M4U_L37_P8_GRMGI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 8)
#define M4U_L37_P9_LSCI_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 9)
#define M4U_L37_P10_IMGO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 10)
#define M4U_L37_P11_IMGO_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 11)
#define M4U_L37_P12_DRZB2NO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 12)
#define M4U_L37_P13_DRZB2NBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 13)
#define M4U_L37_P14_GMPO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 14)
#define M4U_L37_P15_DRZB2NCO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 15)
#define M4U_L37_P16_AWBO_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 16)
#define M4U_L37_P17_STG_R1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 17)
#define M4U_L37_P18_STG_R2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 37, 18)

/* Larb38 -- 26 */
#define M4U_L38_P0_TNRWI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 0)
#define M4U_L38_P1_RECBI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 1)
#define M4U_L38_P2_RECI_D3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 2)
#define M4U_L38_P3_SMTI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 3)
#define M4U_L38_P4_SMTCI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 4)
#define M4U_L38_P5_IMG4O_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 5)
#define M4U_L38_P6_IMG4CO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 6)
#define M4U_L38_P7_TNRMO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 7)
#define M4U_L38_P8_STG_D2			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 8)
#define M4U_L38_P9_STG_D3			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 9)
#define M4U_L38_P10_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 10)
#define M4U_L38_P11_SMTO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 11)
#define M4U_L38_P12_SMTCO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 12)
#define M4U_L38_P13_YUFETO_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 13)
#define M4U_L38_P14_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 14)
#define M4U_L38_P15_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 15)
#define M4U_L38_P16_IMGI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 16)
#define M4U_L38_P17_IMGCI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 17)
#define M4U_L38_P18_RECI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 18)
#define M4U_L38_P19_RECI_D1_N			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 19)
#define M4U_L38_P20_TNRCI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 20)
#define M4U_L38_P21_TNRCI_D1_N			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 21)
#define M4U_L38_P22_STG_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 22)
#define M4U_L38_P23_IMGDI_D1			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 23)
#define M4U_L38_P24_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 24)
#define M4U_L38_P25_RESERVED			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 38, 25)

/* fake larb39 */
#define M4U_PORT_L39_CCU0			MTK_M4U_PORT_ID(MM_TAB, CCU0_DOM, 39, 0)

/* fake larb40 */
#define M4U_PORT_L40_CCU1			MTK_M4U_PORT_ID(MM_TAB, CCU1_DOM, 40, 0)

/* fake larb41 */
#define M4U_PORT_L41_VIDEO_UP0			MTK_M4U_PORT_ID(MM_TAB, VIDEO_UP_DOM0, 41, 0)
#define M4U_PORT_L41_VIDEO_UP1			MTK_M4U_PORT_ID(MM_TAB, VIDEO_UP_DOM1, 41, 0)
#define M4U_PORT_L41_GCE_DM			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 41, 1)
#define M4U_PORT_L41_GCE_MM			MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 41, 2)

/* fake larb42 reserved */
#define M4U_PORT_L42_APU_DATA			MTK_M4U_PORT_ID(APU_TAB, APU_DATA_DOM, 42, 0)
#define M4U_PORT_L42_APU_CODE			MTK_M4U_PORT_ID(APU_TAB, APU_CODE_DOM, 42, 1)

#endif /* _DTS_IOMMU_PORT_MT6899_H_ */
