<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hds.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Antirrebote.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Antirrebote.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Antirrebote.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Modos.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Modos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Modos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Modos.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Modos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Modos.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Modos.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Modos.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Modos.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Modos.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Modos.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Modos.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Modos.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Modos.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Modos.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Modos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Modos.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Modos.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Modos.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Modos.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Modos.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Modos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Modos_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Modos_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Modos_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Modos_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Modos_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Modos_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Modos_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Modos_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Modos_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Modos_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Modos_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Modos_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Modos_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Modos_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Modos_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Modos_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Modos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Visualiza_Displays.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Visualiza_Displays.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Visualiza_Displays.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="antirrebote_test_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="antirrebote_test_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="antirrebote_test_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="antirrebote_test_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="crono_test1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eggtimer_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modo.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modo_ajustefecha_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modo_ajustehora_test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modo_ajustehora_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="modo_ajustehora_test1_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modo_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modohora.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modohora.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modohora.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modos.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modos.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modos.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_modo_hora_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_modo_hora_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_modo_hora_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="velocidad_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1418396881" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1418396881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421345430" xil_pn:in_ck="7098643642015984087" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1421345430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Antirrebote.vhd"/>
      <outfile xil_pn:name="Top_Casio.vhd"/>
      <outfile xil_pn:name="Visualiza_Displays.vhd"/>
      <outfile xil_pn:name="antirrebote_test_1.vhd"/>
      <outfile xil_pn:name="crono.vhd"/>
      <outfile xil_pn:name="crono_test1.vhd"/>
      <outfile xil_pn:name="eggtimer.vhd"/>
      <outfile xil_pn:name="eggtimer_test1.vhd"/>
      <outfile xil_pn:name="modo_ajuste.vhd"/>
      <outfile xil_pn:name="modo_ajustefecha_test1.vhd"/>
      <outfile xil_pn:name="modo_ajustehora.vhd"/>
      <outfile xil_pn:name="modo_ajustehora_test1.vhd"/>
      <outfile xil_pn:name="modo_alarma.vhd"/>
      <outfile xil_pn:name="modo_hora.vhd"/>
      <outfile xil_pn:name="pulsos.vhd"/>
      <outfile xil_pn:name="pulsos_test1.vhd"/>
      <outfile xil_pn:name="tb_modo_hora.vhd"/>
      <outfile xil_pn:name="velocidad.vhd"/>
      <outfile xil_pn:name="velocidad_test2.vhd"/>
      <outfile xil_pn:name="visualiza_test1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421241899" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6337714214218187939" xil_pn:start_ts="1421241899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421241899" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8100256654327450981" xil_pn:start_ts="1421241899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418396881" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7686490054355737590" xil_pn:start_ts="1418396881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421241899" xil_pn:in_ck="7098643642015984087" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1421241899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Antirrebote.vhd"/>
      <outfile xil_pn:name="Top_Casio.vhd"/>
      <outfile xil_pn:name="Visualiza_Displays.vhd"/>
      <outfile xil_pn:name="antirrebote_test_1.vhd"/>
      <outfile xil_pn:name="crono.vhd"/>
      <outfile xil_pn:name="crono_test1.vhd"/>
      <outfile xil_pn:name="eggtimer.vhd"/>
      <outfile xil_pn:name="eggtimer_test1.vhd"/>
      <outfile xil_pn:name="modo_ajuste.vhd"/>
      <outfile xil_pn:name="modo_ajustefecha_test1.vhd"/>
      <outfile xil_pn:name="modo_ajustehora.vhd"/>
      <outfile xil_pn:name="modo_ajustehora_test1.vhd"/>
      <outfile xil_pn:name="modo_alarma.vhd"/>
      <outfile xil_pn:name="modo_hora.vhd"/>
      <outfile xil_pn:name="pulsos.vhd"/>
      <outfile xil_pn:name="pulsos_test1.vhd"/>
      <outfile xil_pn:name="tb_modo_hora.vhd"/>
      <outfile xil_pn:name="velocidad.vhd"/>
      <outfile xil_pn:name="velocidad_test2.vhd"/>
      <outfile xil_pn:name="visualiza_test1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421241903" xil_pn:in_ck="7098643642015984087" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6856292822200340728" xil_pn:start_ts="1421241899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_modo_hora_beh.prj"/>
      <outfile xil_pn:name="tb_modo_hora_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1421241903" xil_pn:in_ck="-646433253205433721" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7037213264051992907" xil_pn:start_ts="1421241903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_modo_hora_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-405255792201094745" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7686490054355737590" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4056218373207138213" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421067497" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6530757215757401792" xil_pn:start_ts="1421067497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422031964" xil_pn:in_ck="5080024501324682920" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7160886501077099431" xil_pn:start_ts="1422031953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Modos.lso"/>
      <outfile xil_pn:name="Modos.ngc"/>
      <outfile xil_pn:name="Modos.ngr"/>
      <outfile xil_pn:name="Modos.prj"/>
      <outfile xil_pn:name="Modos.stx"/>
      <outfile xil_pn:name="Modos.syr"/>
      <outfile xil_pn:name="Modos.xst"/>
      <outfile xil_pn:name="Modos_stx_beh.prj"/>
      <outfile xil_pn:name="Modos_vhdl.prj"/>
      <outfile xil_pn:name="Modos_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1421067507" xil_pn:in_ck="3101138516183363114" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4575838170106539974" xil_pn:start_ts="1421067507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422031967" xil_pn:in_ck="-2437657054297891790" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5699806246363090685" xil_pn:start_ts="1422031964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Modos.bld"/>
      <outfile xil_pn:name="Modos.ngd"/>
      <outfile xil_pn:name="Modos_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422031971" xil_pn:in_ck="-2737535281978042925" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1422031967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Modos.pcf"/>
      <outfile xil_pn:name="Modos_map.map"/>
      <outfile xil_pn:name="Modos_map.mrp"/>
      <outfile xil_pn:name="Modos_map.ncd"/>
      <outfile xil_pn:name="Modos_map.ngm"/>
      <outfile xil_pn:name="Modos_map.xrpt"/>
      <outfile xil_pn:name="Modos_summary.xml"/>
      <outfile xil_pn:name="Modos_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422031985" xil_pn:in_ck="-3910933221187382772" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1422031971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Modos.ncd"/>
      <outfile xil_pn:name="Modos.pad"/>
      <outfile xil_pn:name="Modos.par"/>
      <outfile xil_pn:name="Modos.ptwx"/>
      <outfile xil_pn:name="Modos.unroutes"/>
      <outfile xil_pn:name="Modos.xpi"/>
      <outfile xil_pn:name="Modos_pad.csv"/>
      <outfile xil_pn:name="Modos_pad.txt"/>
      <outfile xil_pn:name="Modos_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422031995" xil_pn:in_ck="113157739757701" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1422031985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Modos.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="modos.bgn"/>
      <outfile xil_pn:name="modos.bit"/>
      <outfile xil_pn:name="modos.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1422031985" xil_pn:in_ck="-47097375617196337" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1422031983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Modos.twr"/>
      <outfile xil_pn:name="Modos.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
