uart_send_fifo.v,verilog,xil_defaultlib,../../../../xdu_4channel.srcs/sources_1/ip/uart_send_fifo/sim/uart_send_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
