# PIPELINE-PROCESSOR-DESIGN

"COMPANY": CODTECH IT SOLUTIONS

"NAME": PINNINTI INDU

"INTERN ID": CT04DL993

"DOMIAN": VLSI

"DURATION": 4 WEEKS

"MENTOR": NEELA SANTOSH

## PIPELINE PROCESSOR DESIGN REFERS TO THE TECHNIQUE OF BREAKING DOWN THE EXECUTIVE PATH OF INSTRUCTIONS IN A CPU INTO MULTIPLE STAGES,ALLOWING OVWERLAPPING EXECUTION TO IMPROVE PERFORMANCE
TOOLS USED ARE : VERILOG/VHDL(WRITING RTL CODE FOR PIPELINE PROCESSOR DESIGN)
                MODELSIM(SIMULATION),VIVADO(BY XILINX-INCLUDE SIMULATION,SYNTHESIS,IMPLEMENTATION 
                FOR FPGA)
PLATFORMS : XILINX FPGA BOARD
EDITORS : VIVADO DESIGN SUITES - XILINX
          QUARTUS PRIME - FOR INTEL FPGA
          VS CODE - FOR VERILOG/VHDL SYNTAX SUPPORT

#OUTPUT

![Image](https://github.com/user-attachments/assets/bf79bba0-b89c-4110-a189-38ecb7305c3b)
          
                
