{"vcs1":{"timestamp_begin":1762582314.406045398, "rt":1.43, "ut":1.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1762582315.916453783, "rt":0.35, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1762582316.315800800, "rt":0.29, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762582313.910695994}
{"VCS_COMP_START_TIME": 1762582313.910695994}
{"VCS_COMP_END_TIME": 1762582753.951553732}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 1221536}}
{"stitch_vcselab": {"peak_mem": 1221767}}
