

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Wed Dec 19 16:40:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      3.23|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  141|  141|       141|          -|          -|  inf |    no    |
        | + mutateChild1  |   64|   64|         1|          1|          2|    64|    yes   |
        | + mutateChild2  |   64|   64|         1|          1|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 8 }
  Pipeline-1: II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond1)
	8  / (!exitcond1)
9 --> 
	10  / true
10 --> 
	11  / (exitcond)
	10  / (!exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_15 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_16 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_17 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_18 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_19 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_20 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_21 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_22 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_23 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_24 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_25 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_26 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_27 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_28 (27)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_29 (28)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:14  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_30 (29)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:15  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_31 (30)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:16  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_32 (31)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:17  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_33 (32)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:18  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_34 (33)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:19  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_35 (34)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:20  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_36 (35)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:21  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_37 (36)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:54
:22  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_38 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:55
:23  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_39 (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:24  call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind

ST_1: tmp_2 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:25  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)

ST_1: StgValue_41 (40)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:26  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind

ST_1: p_ssdm_reset_v (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:27  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_43 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:28  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_44 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:29  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_45 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:30  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_46 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:31  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_47 (46)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:32  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_48 (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:33  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_49 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:34  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_50 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:35  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: empty (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:36  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:37  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_2)

ST_1: StgValue_53 (52)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:38  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7


 <State 2>: 0.00ns
ST_2: StgValue_54 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: tmp (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_2: StgValue_56 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_2: StgValue_57 (58)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit7:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 false)


 <State 3>: 0.00ns
ST_3: StgValue_58 (59)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit7:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: val_V_3 (60)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:62
_ZN7_ap_sc_7sc_core4waitEi.exit7:6  %val_V_3 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent1)


 <State 4>: 0.00ns
ST_4: StgValue_60 (61)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:63
_ZN7_ap_sc_7sc_core4waitEi.exit7:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: val_V_4 (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:64
_ZN7_ap_sc_7sc_core4waitEi.exit7:8  %val_V_4 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent2)


 <State 5>: 0.00ns
ST_5: StgValue_62 (63)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:65
_ZN7_ap_sc_7sc_core4waitEi.exit7:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind


 <State 6>: 3.23ns
ST_6: StgValue_63 (64)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:85
_ZN7_ap_sc_7sc_core4waitEi.exit7:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: val_V (65)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
_ZN7_ap_sc_7sc_core4waitEi.exit7:11  %val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %mutation_probability)

ST_6: tmp_s (67)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114
_ZN7_ap_sc_7sc_core4waitEi.exit7:13  %tmp_s = icmp ugt i24 %val_V, 1024


 <State 7>: 1.59ns
ST_7: loop_begin (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit7:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_7: StgValue_67 (66)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:109
_ZN7_ap_sc_7sc_core4waitEi.exit7:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: StgValue_68 (68)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ZN7_ap_sc_7sc_core4waitEi.exit7:14  br label %1


 <State 8>: 3.04ns
ST_8: v_V (70)  [1/1] 0.00ns
:0  %v_V = phi i64 [ %val_V_4, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %child1_V_2, %_ifconv ]

ST_8: j (71)  [1/1] 0.00ns
:1  %j = phi i7 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %j_1, %_ifconv ]

ST_8: exitcond1 (72)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:2  %exitcond1 = icmp eq i7 %j, -64

ST_8: j_1 (73)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:3  %j_1 = add i7 %j, 1

ST_8: StgValue_73 (74)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:4  br i1 %exitcond1, label %.preheader.preheader, label %_ifconv

ST_8: j_cast3 (76)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112 (grouped into LUT with out node child1_V_2)
_ifconv:0  %j_cast3 = zext i7 %j to i32

ST_8: empty_3 (77)  [1/1] 0.00ns
_ifconv:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_8: StgValue_76 (78)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind

ST_8: tmp_3 (79)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

ST_8: StgValue_78 (80)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:113
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_8: op2_assign (81)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:115 (grouped into LUT with out node child1_V_2)
_ifconv:5  %op2_assign = shl i32 1, %j_cast3

ST_8: child1_V (82)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child1_V_2)
_ifconv:6  %child1_V = select i1 %tmp_s, i32 %op2_assign, i32 0

ST_8: child1_V_cast (83)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child1_V_2)
_ifconv:7  %child1_V_cast = sext i32 %child1_V to i64

ST_8: child1_V_2 (84)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (out node of the LUT)
_ifconv:8  %child1_V_2 = xor i64 %child1_V_cast, %v_V

ST_8: empty_4 (85)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:117
_ifconv:9  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_3)

ST_8: StgValue_84 (86)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:10  br label %1


 <State 9>: 1.59ns
ST_9: StgValue_85 (88)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader.preheader:0  br label %.preheader


 <State 10>: 3.04ns
ST_10: v_V_1 (90)  [1/1] 0.00ns
.preheader:0  %v_V_1 = phi i64 [ %child2_V_2, %_ifconv1 ], [ %val_V_3, %.preheader.preheader ]

ST_10: j1 (91)  [1/1] 0.00ns
.preheader:1  %j1 = phi i7 [ %j_2, %_ifconv1 ], [ 0, %.preheader.preheader ]

ST_10: exitcond (92)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:2  %exitcond = icmp eq i7 %j1, -64

ST_10: j_2 (93)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:3  %j_2 = add i7 %j1, 1

ST_10: StgValue_90 (94)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:4  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit14, label %_ifconv1

ST_10: j1_cast2 (96)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120 (grouped into LUT with out node child2_V_2)
_ifconv1:0  %j1_cast2 = zext i7 %j1 to i32

ST_10: empty_5 (97)  [1/1] 0.00ns
_ifconv1:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_10: StgValue_93 (98)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind

ST_10: tmp_5 (99)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

ST_10: StgValue_95 (100)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:121
_ifconv1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_10: op2_assign_1 (101)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:123 (grouped into LUT with out node child2_V_2)
_ifconv1:5  %op2_assign_1 = shl i32 1, %j1_cast2

ST_10: child2_V_1 (102)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child2_V_2)
_ifconv1:6  %child2_V_1 = select i1 %tmp_s, i32 %op2_assign_1, i32 0

ST_10: child2_V_1_cast (103)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child2_V_2)
_ifconv1:7  %child2_V_1_cast = sext i32 %child2_V_1 to i64

ST_10: child2_V_2 (104)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (out node of the LUT)
_ifconv1:8  %child2_V_2 = xor i64 %child2_V_1_cast, %v_V_1

ST_10: empty_6 (105)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:125
_ifconv1:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_5)

ST_10: StgValue_101 (106)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:10  br label %.preheader


 <State 11>: 0.00ns
ST_11: StgValue_102 (108)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit14:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: StgValue_103 (109)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:129
_ZN7_ap_sc_7sc_core4waitEi.exit14:1  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child1, i64 %v_V)


 <State 12>: 0.00ns
ST_12: StgValue_104 (110)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:130
_ZN7_ap_sc_7sc_core4waitEi.exit14:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: StgValue_105 (111)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:131
_ZN7_ap_sc_7sc_core4waitEi.exit14:3  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child2, i64 %v_V_1)


 <State 13>: 0.00ns
ST_13: StgValue_106 (112)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:132
_ZN7_ap_sc_7sc_core4waitEi.exit14:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: StgValue_107 (113)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:133
_ZN7_ap_sc_7sc_core4waitEi.exit14:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 true)


 <State 14>: 2.07ns
ST_14: StgValue_108 (114)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: tmp_4 (115)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:7  %tmp_4 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_14: tmp_1 (116)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:8  %tmp_1 = xor i1 %tmp_4, true

ST_14: StgValue_111 (117)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:9  call void (...)* @_ssdm_op_Poll(i1 %tmp_1)

ST_14: StgValue_112 (118)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:136
_ZN7_ap_sc_7sc_core4waitEi.exit14:10  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startGenerating]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generatingDone]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_parent1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_parent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_child1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_child2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mutation_probability]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumberIndex_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_trueRandomIndex_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumbers_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15     (specifcore       ) [ 000000000000000]
StgValue_16     (specbitsmap      ) [ 000000000000000]
StgValue_17     (specbitsmap      ) [ 000000000000000]
StgValue_18     (specbitsmap      ) [ 000000000000000]
StgValue_19     (specbitsmap      ) [ 000000000000000]
StgValue_20     (specbitsmap      ) [ 000000000000000]
StgValue_21     (specbitsmap      ) [ 000000000000000]
StgValue_22     (specbitsmap      ) [ 000000000000000]
StgValue_23     (specbitsmap      ) [ 000000000000000]
StgValue_24     (specbitsmap      ) [ 000000000000000]
StgValue_25     (specbitsmap      ) [ 000000000000000]
StgValue_26     (specbitsmap      ) [ 000000000000000]
StgValue_27     (specbitsmap      ) [ 000000000000000]
StgValue_28     (specbitsmap      ) [ 000000000000000]
StgValue_29     (specport         ) [ 000000000000000]
StgValue_30     (specport         ) [ 000000000000000]
StgValue_31     (specport         ) [ 000000000000000]
StgValue_32     (specport         ) [ 000000000000000]
StgValue_33     (specport         ) [ 000000000000000]
StgValue_34     (specport         ) [ 000000000000000]
StgValue_35     (specport         ) [ 000000000000000]
StgValue_36     (specport         ) [ 000000000000000]
StgValue_37     (specport         ) [ 000000000000000]
StgValue_38     (specport         ) [ 000000000000000]
StgValue_39     (specprocessdef   ) [ 000000000000000]
tmp_2           (specregionbegin  ) [ 000000000000000]
StgValue_41     (specprotocol     ) [ 000000000000000]
p_ssdm_reset_v  (specstatebegin   ) [ 000000000000000]
StgValue_43     (specifcore       ) [ 000000000000000]
StgValue_44     (specifcore       ) [ 000000000000000]
StgValue_45     (specifcore       ) [ 000000000000000]
StgValue_46     (specifcore       ) [ 000000000000000]
StgValue_47     (specifcore       ) [ 000000000000000]
StgValue_48     (specifcore       ) [ 000000000000000]
StgValue_49     (specifcore       ) [ 000000000000000]
StgValue_50     (specifcore       ) [ 000000000000000]
empty           (specstateend     ) [ 000000000000000]
empty_2         (specregionend    ) [ 000000000000000]
StgValue_53     (br               ) [ 000000000000000]
StgValue_54     (wait             ) [ 000000000000000]
tmp             (read             ) [ 000000000000000]
StgValue_56     (poll             ) [ 000000000000000]
StgValue_57     (write            ) [ 000000000000000]
StgValue_58     (wait             ) [ 000000000000000]
val_V_3         (read             ) [ 000011111110000]
StgValue_60     (wait             ) [ 000000000000000]
val_V_4         (read             ) [ 000001111000000]
StgValue_62     (wait             ) [ 000000000000000]
StgValue_63     (wait             ) [ 000000000000000]
val_V           (read             ) [ 000000000000000]
tmp_s           (icmp             ) [ 000000011110000]
loop_begin      (specloopbegin    ) [ 000000000000000]
StgValue_67     (wait             ) [ 000000000000000]
StgValue_68     (br               ) [ 001111111111111]
v_V             (phi              ) [ 000000001111000]
j               (phi              ) [ 000000001000000]
exitcond1       (icmp             ) [ 001111111111111]
j_1             (add              ) [ 001111111111111]
StgValue_73     (br               ) [ 000000000000000]
j_cast3         (zext             ) [ 000000000000000]
empty_3         (speclooptripcount) [ 000000000000000]
StgValue_76     (specloopname     ) [ 000000000000000]
tmp_3           (specregionbegin  ) [ 000000000000000]
StgValue_78     (specpipeline     ) [ 000000000000000]
op2_assign      (shl              ) [ 000000000000000]
child1_V        (select           ) [ 000000000000000]
child1_V_cast   (sext             ) [ 000000000000000]
child1_V_2      (xor              ) [ 001111111111111]
empty_4         (specregionend    ) [ 000000000000000]
StgValue_84     (br               ) [ 001111111111111]
StgValue_85     (br               ) [ 001111111111111]
v_V_1           (phi              ) [ 000000000011100]
j1              (phi              ) [ 000000000010000]
exitcond        (icmp             ) [ 001111111111111]
j_2             (add              ) [ 001111111111111]
StgValue_90     (br               ) [ 000000000000000]
j1_cast2        (zext             ) [ 000000000000000]
empty_5         (speclooptripcount) [ 000000000000000]
StgValue_93     (specloopname     ) [ 000000000000000]
tmp_5           (specregionbegin  ) [ 000000000000000]
StgValue_95     (specpipeline     ) [ 000000000000000]
op2_assign_1    (shl              ) [ 000000000000000]
child2_V_1      (select           ) [ 000000000000000]
child2_V_1_cast (sext             ) [ 000000000000000]
child2_V_2      (xor              ) [ 001111111111111]
empty_6         (specregionend    ) [ 000000000000000]
StgValue_101    (br               ) [ 001111111111111]
StgValue_102    (wait             ) [ 000000000000000]
StgValue_103    (write            ) [ 000000000000000]
StgValue_104    (wait             ) [ 000000000000000]
StgValue_105    (write            ) [ 000000000000000]
StgValue_106    (wait             ) [ 000000000000000]
StgValue_107    (write            ) [ 000000000000000]
StgValue_108    (wait             ) [ 000000000000000]
tmp_4           (read             ) [ 000000000000000]
tmp_1           (xor              ) [ 000000000000000]
StgValue_111    (poll             ) [ 000000000000000]
StgValue_112    (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="startGenerating">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startGenerating"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="generatingDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generatingDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="generation_parent1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="generation_parent2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="generation_child1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="generation_child2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mutation_probability">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mutation_probability"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="random">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="random"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="GenerationGenerator_randomNumberIndex_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumberIndex_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="GenerationGenerator_trueRandomIndex_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_trueRandomIndex_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="GenerationGenerator_randomNumbers_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumbers_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_4/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/2 StgValue_107/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="val_V_3_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_3/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="val_V_4_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_4/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="val_V_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_103_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="3"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_105_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="64" slack="2"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/12 "/>
</bind>
</comp>

<comp id="177" class="1005" name="v_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="3"/>
<pin id="179" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="v_V_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="4"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/8 "/>
</bind>
</comp>

<comp id="188" class="1005" name="j_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v_V_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="2"/>
<pin id="201" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_V_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="v_V_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="64" slack="7"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V_1/10 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="j1_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_56_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_56/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="0"/>
<pin id="229" dir="0" index="1" bw="12" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="exitcond1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_cast3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast3/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="op2_assign_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="op2_assign/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="child1_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="2"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="child1_V/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="child1_V_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="child1_V_cast/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="child1_V_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="child1_V_2/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="j1_cast2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j1_cast2/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="op2_assign_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="op2_assign_1/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="child2_V_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="4"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="child2_V_1/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="child2_V_1_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="child2_V_1_cast/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="child2_V_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="child2_V_2/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="StgValue_111_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_111/14 "/>
</bind>
</comp>

<comp id="323" class="1005" name="val_V_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="7"/>
<pin id="325" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="val_V_3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="val_V_4_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="4"/>
<pin id="330" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="val_V_4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_s_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="2"/>
<pin id="335" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="child1_V_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="child1_V_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="j_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="child2_V_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="child2_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="96" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="98" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="100" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="102" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="126" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="126" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="128" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="187"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="108" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="108" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="130" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="156" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="192" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="110" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="192" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="112" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="192" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="181" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="214" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="110" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="214" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="112" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="214" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="203" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="130" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="128" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="94" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="144" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="331"><net_src comp="150" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="336"><net_src comp="227" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="345"><net_src comp="239" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="350"><net_src comp="266" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="358"><net_src comp="278" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="363"><net_src comp="305" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: generatingDone | {2 13 }
	Port: generation_child1 | {11 }
	Port: generation_child2 | {12 }
 - Input state : 
	Port: GenerationGenerator::generateGeneration : startGenerating | {2 14 }
	Port: GenerationGenerator::generateGeneration : generation_parent1 | {3 }
	Port: GenerationGenerator::generateGeneration : generation_parent2 | {4 }
	Port: GenerationGenerator::generateGeneration : mutation_probability | {6 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond1 : 1
		j_1 : 1
		StgValue_73 : 2
		j_cast3 : 1
		op2_assign : 2
		child1_V : 3
		child1_V_cast : 4
		child1_V_2 : 5
		empty_4 : 1
	State 9
	State 10
		exitcond : 1
		j_2 : 1
		StgValue_90 : 2
		j1_cast2 : 1
		op2_assign_1 : 2
		child2_V_1 : 3
		child2_V_1_cast : 4
		child2_V_2 : 5
		empty_6 : 1
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     child1_V_2_fu_266     |    0    |    64   |
|    xor   |     child2_V_2_fu_305     |    0    |    64   |
|          |        tmp_1_fu_311       |    0    |    2    |
|----------|---------------------------|---------|---------|
|    shl   |     op2_assign_fu_249     |    24   |    17   |
|          |    op2_assign_1_fu_288    |    24   |    17   |
|----------|---------------------------|---------|---------|
|    add   |         j_1_fu_239        |    26   |    12   |
|          |         j_2_fu_278        |    26   |    12   |
|----------|---------------------------|---------|---------|
|  select  |      child1_V_fu_255      |    0    |    32   |
|          |     child2_V_1_fu_294     |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_227       |    0    |    13   |
|   icmp   |      exitcond1_fu_233     |    0    |    4    |
|          |      exitcond_fu_272      |    0    |    4    |
|----------|---------------------------|---------|---------|
|          |      grp_read_fu_130      |    0    |    0    |
|   read   |    val_V_3_read_fu_144    |    0    |    0    |
|          |    val_V_4_read_fu_150    |    0    |    0    |
|          |     val_V_read_fu_156     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      grp_write_fu_136     |    0    |    0    |
|   write  | StgValue_103_write_fu_162 |    0    |    0    |
|          | StgValue_105_write_fu_169 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   poll   |     StgValue_56_fu_221    |    0    |    0    |
|          |    StgValue_111_fu_317    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       j_cast3_fu_245      |    0    |    0    |
|          |      j1_cast2_fu_284      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    child1_V_cast_fu_262   |    0    |    0    |
|          |   child2_V_1_cast_fu_301  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   100   |   273   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|child1_V_2_reg_347|   64   |
|child2_V_2_reg_360|   64   |
|    j1_reg_210    |    7   |
|    j_1_reg_342   |    7   |
|    j_2_reg_355   |    7   |
|     j_reg_188    |    7   |
|   tmp_s_reg_333  |    1   |
|   v_V_1_reg_199  |   64   |
|    v_V_reg_177   |   64   |
|  val_V_3_reg_323 |   64   |
|  val_V_4_reg_328 |   64   |
+------------------+--------+
|       Total      |   413  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_136 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||  1.588  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   100  |   273  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   413  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   513  |   273  |
+-----------+--------+--------+--------+
