# verilog_inout_delay
Delayed bidirectional connection module. Compatible with SDF annotations.

Based on original design by Greg Hilton on Stack Overflow:
https://stackoverflow.com/questions/47820470/how-to-model-bidirectional-transport-delay
