{"sha": "a793339b732e4a0cd883de9db8698afbcb88bfdf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTc5MzMzOWI3MzJlNGEwY2Q4ODNkZTlkYjg2OThhZmJjYjg4YmZkZg==", "commit": {"author": {"name": "Matthew Fortune", "email": "matthew.fortune@imgtec.com", "date": "2016-05-04T12:59:28Z"}, "committer": {"name": "Matthew Fortune", "email": "mpf@gcc.gnu.org", "date": "2016-05-04T12:59:28Z"}, "message": "Update MIPS P5600 processor definition to avoid IMADD\n\ngcc/\n\n\t* config/mips/mips-cpus.def (p5600): Avoid IMADD by default.\n\tClean up p5600 comments.\n\nFrom-SVN: r235873", "tree": {"sha": "4029aa3cc8c770f94df561838657fb32958cd881", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4029aa3cc8c770f94df561838657fb32958cd881"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a793339b732e4a0cd883de9db8698afbcb88bfdf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a793339b732e4a0cd883de9db8698afbcb88bfdf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a793339b732e4a0cd883de9db8698afbcb88bfdf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a793339b732e4a0cd883de9db8698afbcb88bfdf/comments", "author": {"login": "mfortune", "id": 10220247, "node_id": "MDQ6VXNlcjEwMjIwMjQ3", "avatar_url": "https://avatars.githubusercontent.com/u/10220247?v=4", "gravatar_id": "", "url": "https://api.github.com/users/mfortune", "html_url": "https://github.com/mfortune", "followers_url": "https://api.github.com/users/mfortune/followers", "following_url": "https://api.github.com/users/mfortune/following{/other_user}", "gists_url": "https://api.github.com/users/mfortune/gists{/gist_id}", "starred_url": "https://api.github.com/users/mfortune/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/mfortune/subscriptions", "organizations_url": "https://api.github.com/users/mfortune/orgs", "repos_url": "https://api.github.com/users/mfortune/repos", "events_url": "https://api.github.com/users/mfortune/events{/privacy}", "received_events_url": "https://api.github.com/users/mfortune/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d3e40b7647aa1bb68bf1299e8a72bcb38af16cfb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3e40b7647aa1bb68bf1299e8a72bcb38af16cfb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d3e40b7647aa1bb68bf1299e8a72bcb38af16cfb"}], "stats": {"total": 13, "additions": 8, "deletions": 5}, "files": [{"sha": "ea32ba5c56ece51ca515c35c196e87ed500a83f0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a793339b732e4a0cd883de9db8698afbcb88bfdf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a793339b732e4a0cd883de9db8698afbcb88bfdf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a793339b732e4a0cd883de9db8698afbcb88bfdf", "patch": "@@ -1,3 +1,8 @@\n+2016-06-04  Matthew Fortune  <matthew.fortune@imgtec.com>\n+\n+\t* config/mips/mips-cpus.def (p5600): Avoid IMADD by default.\n+\tClean up p5600 comments.\n+\n 2016-05-04  Richard Biener  <rguenther@suse.de>\n \n \t* match.pd: Add BIT_FIELD_REF canonicalizations and vector"}, {"sha": "5df9807b1924b51c343bdc4cdd03b3b48647b88e", "filename": "gcc/config/mips/mips-cpus.def", "status": "modified", "additions": 3, "deletions": 5, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a793339b732e4a0cd883de9db8698afbcb88bfdf/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a793339b732e4a0cd883de9db8698afbcb88bfdf/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-cpus.def?ref=a793339b732e4a0cd883de9db8698afbcb88bfdf", "patch": "@@ -44,10 +44,7 @@ MIPS_CPU (\"mips4\", PROCESSOR_R10000, 4, 0)\n    isn't tuned to a specific processor.  */\n MIPS_CPU (\"mips32\", PROCESSOR_4KC, 32, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"mips32r2\", PROCESSOR_74KF2_1, 33, PTF_AVOID_BRANCHLIKELY)\n-/* mips32r3 is micromips hense why it uses the M4K processor.\n-   mips32r5 should use the p5600 processor, but there is no definition \n-   for this yet, so in the short term we will use the same processor entry \n-   as mips32r2.  */\n+/* mips32r3 is micromips hense why it uses the M4K processor.  */\n MIPS_CPU (\"mips32r3\", PROCESSOR_M4K, 34, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"mips32r5\", PROCESSOR_P5600, 36, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"mips32r6\", PROCESSOR_I6400, 37, 0)\n@@ -150,7 +147,8 @@ MIPS_CPU (\"1004kf1_1\", PROCESSOR_24KF1_1, 33, 0)\n MIPS_CPU (\"interaptiv\", PROCESSOR_24KF2_1, 33, 0)\n \n /* MIPS32 Release 5 processors.  */\n-MIPS_CPU (\"p5600\", PROCESSOR_P5600, 36, PTF_AVOID_BRANCHLIKELY)\n+MIPS_CPU (\"p5600\", PROCESSOR_P5600, 36, PTF_AVOID_BRANCHLIKELY\n+\t\t\t\t\t| PTF_AVOID_IMADD)\n MIPS_CPU (\"m5100\", PROCESSOR_M5100, 36, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"m5101\", PROCESSOR_M5100, 36, PTF_AVOID_BRANCHLIKELY)\n "}]}