

================================================================
== Vivado HLS Report for 'createRoundKey'
================================================================
* Date:           Fri Dec 13 14:33:37 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.169 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 80.000 ns | 80.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ptr_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %ptr)" [../../refactored/helper.cpp:310]   --->   Operation 10 'read' 'ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i9 %ptr_read to i64" [../../refactored/helper.cpp:318]   --->   Operation 11 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318" [../../refactored/helper.cpp:318]   --->   Operation 12 'getelementptr' 'expandedKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8* %expandedKey_addr, align 1" [../../refactored/helper.cpp:318]   --->   Operation 13 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln318 = trunc i9 %ptr_read to i8" [../../refactored/helper.cpp:318]   --->   Operation 14 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln318 = add i8 1, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 15 'add' 'add_ln318' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i8 %add_ln318 to i64" [../../refactored/helper.cpp:318]   --->   Operation 16 'zext' 'zext_ln318_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%expandedKey_addr_1 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_1" [../../refactored/helper.cpp:318]   --->   Operation 17 'getelementptr' 'expandedKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1" [../../refactored/helper.cpp:318]   --->   Operation 18 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8* %expandedKey_addr, align 1" [../../refactored/helper.cpp:318]   --->   Operation 19 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1" [../../refactored/helper.cpp:318]   --->   Operation 20 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%add_ln318_1 = add i8 2, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 21 'add' 'add_ln318_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i8 %add_ln318_1 to i64" [../../refactored/helper.cpp:318]   --->   Operation 22 'zext' 'zext_ln318_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%expandedKey_addr_2 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_2" [../../refactored/helper.cpp:318]   --->   Operation 23 'getelementptr' 'expandedKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8* %expandedKey_addr_2, align 1" [../../refactored/helper.cpp:318]   --->   Operation 24 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln318_2 = add i8 3, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 25 'add' 'add_ln318_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i8 %add_ln318_2 to i64" [../../refactored/helper.cpp:318]   --->   Operation 26 'zext' 'zext_ln318_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%expandedKey_addr_3 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_3" [../../refactored/helper.cpp:318]   --->   Operation 27 'getelementptr' 'expandedKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8* %expandedKey_addr_3, align 1" [../../refactored/helper.cpp:318]   --->   Operation 28 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8* %expandedKey_addr_2, align 1" [../../refactored/helper.cpp:318]   --->   Operation 29 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8* %expandedKey_addr_3, align 1" [../../refactored/helper.cpp:318]   --->   Operation 30 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln318_3 = add i8 4, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 31 'add' 'add_ln318_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln318_4 = zext i8 %add_ln318_3 to i64" [../../refactored/helper.cpp:318]   --->   Operation 32 'zext' 'zext_ln318_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%expandedKey_addr_4 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_4" [../../refactored/helper.cpp:318]   --->   Operation 33 'getelementptr' 'expandedKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8* %expandedKey_addr_4, align 1" [../../refactored/helper.cpp:318]   --->   Operation 34 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln318_4 = add i8 5, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 35 'add' 'add_ln318_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln318_5 = zext i8 %add_ln318_4 to i64" [../../refactored/helper.cpp:318]   --->   Operation 36 'zext' 'zext_ln318_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%expandedKey_addr_5 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_5" [../../refactored/helper.cpp:318]   --->   Operation 37 'getelementptr' 'expandedKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8* %expandedKey_addr_5, align 1" [../../refactored/helper.cpp:318]   --->   Operation 38 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8* %expandedKey_addr_4, align 1" [../../refactored/helper.cpp:318]   --->   Operation 39 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8* %expandedKey_addr_5, align 1" [../../refactored/helper.cpp:318]   --->   Operation 40 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln318_5 = add i8 6, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 41 'add' 'add_ln318_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln318_6 = zext i8 %add_ln318_5 to i64" [../../refactored/helper.cpp:318]   --->   Operation 42 'zext' 'zext_ln318_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%expandedKey_addr_6 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_6" [../../refactored/helper.cpp:318]   --->   Operation 43 'getelementptr' 'expandedKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8* %expandedKey_addr_6, align 1" [../../refactored/helper.cpp:318]   --->   Operation 44 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln318_6 = add i8 7, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 45 'add' 'add_ln318_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln318_7 = zext i8 %add_ln318_6 to i64" [../../refactored/helper.cpp:318]   --->   Operation 46 'zext' 'zext_ln318_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%expandedKey_addr_7 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_7" [../../refactored/helper.cpp:318]   --->   Operation 47 'getelementptr' 'expandedKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8* %expandedKey_addr_7, align 1" [../../refactored/helper.cpp:318]   --->   Operation 48 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8* %expandedKey_addr_6, align 1" [../../refactored/helper.cpp:318]   --->   Operation 49 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8* %expandedKey_addr_7, align 1" [../../refactored/helper.cpp:318]   --->   Operation 50 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln318_7 = add i8 8, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 51 'add' 'add_ln318_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln318_8 = zext i8 %add_ln318_7 to i64" [../../refactored/helper.cpp:318]   --->   Operation 52 'zext' 'zext_ln318_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%expandedKey_addr_8 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_8" [../../refactored/helper.cpp:318]   --->   Operation 53 'getelementptr' 'expandedKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8* %expandedKey_addr_8, align 1" [../../refactored/helper.cpp:318]   --->   Operation 54 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln318_8 = add i8 9, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 55 'add' 'add_ln318_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln318_9 = zext i8 %add_ln318_8 to i64" [../../refactored/helper.cpp:318]   --->   Operation 56 'zext' 'zext_ln318_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%expandedKey_addr_9 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_9" [../../refactored/helper.cpp:318]   --->   Operation 57 'getelementptr' 'expandedKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8* %expandedKey_addr_9, align 1" [../../refactored/helper.cpp:318]   --->   Operation 58 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8* %expandedKey_addr_8, align 1" [../../refactored/helper.cpp:318]   --->   Operation 59 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8* %expandedKey_addr_9, align 1" [../../refactored/helper.cpp:318]   --->   Operation 60 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln318_9 = add i8 10, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 61 'add' 'add_ln318_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln318_10 = zext i8 %add_ln318_9 to i64" [../../refactored/helper.cpp:318]   --->   Operation 62 'zext' 'zext_ln318_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%expandedKey_addr_10 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_10" [../../refactored/helper.cpp:318]   --->   Operation 63 'getelementptr' 'expandedKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8* %expandedKey_addr_10, align 1" [../../refactored/helper.cpp:318]   --->   Operation 64 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln318_10 = add i8 11, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 65 'add' 'add_ln318_10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln318_11 = zext i8 %add_ln318_10 to i64" [../../refactored/helper.cpp:318]   --->   Operation 66 'zext' 'zext_ln318_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%expandedKey_addr_11 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_11" [../../refactored/helper.cpp:318]   --->   Operation 67 'getelementptr' 'expandedKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8* %expandedKey_addr_11, align 1" [../../refactored/helper.cpp:318]   --->   Operation 68 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8* %expandedKey_addr_10, align 1" [../../refactored/helper.cpp:318]   --->   Operation 69 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 70 [1/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8* %expandedKey_addr_11, align 1" [../../refactored/helper.cpp:318]   --->   Operation 70 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln318_11 = add i8 12, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 71 'add' 'add_ln318_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln318_12 = zext i8 %add_ln318_11 to i64" [../../refactored/helper.cpp:318]   --->   Operation 72 'zext' 'zext_ln318_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%expandedKey_addr_12 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_12" [../../refactored/helper.cpp:318]   --->   Operation 73 'getelementptr' 'expandedKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8* %expandedKey_addr_12, align 1" [../../refactored/helper.cpp:318]   --->   Operation 74 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln318_12 = add i8 13, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 75 'add' 'add_ln318_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln318_13 = zext i8 %add_ln318_12 to i64" [../../refactored/helper.cpp:318]   --->   Operation 76 'zext' 'zext_ln318_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%expandedKey_addr_13 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_13" [../../refactored/helper.cpp:318]   --->   Operation 77 'getelementptr' 'expandedKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8* %expandedKey_addr_13, align 1" [../../refactored/helper.cpp:318]   --->   Operation 78 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 79 [1/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8* %expandedKey_addr_12, align 1" [../../refactored/helper.cpp:318]   --->   Operation 79 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 80 [1/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8* %expandedKey_addr_13, align 1" [../../refactored/helper.cpp:318]   --->   Operation 80 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln318_13 = add i8 14, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 81 'add' 'add_ln318_13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln318_14 = zext i8 %add_ln318_13 to i64" [../../refactored/helper.cpp:318]   --->   Operation 82 'zext' 'zext_ln318_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%expandedKey_addr_14 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_14" [../../refactored/helper.cpp:318]   --->   Operation 83 'getelementptr' 'expandedKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8* %expandedKey_addr_14, align 1" [../../refactored/helper.cpp:318]   --->   Operation 84 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln318_14 = add i8 15, %trunc_ln318" [../../refactored/helper.cpp:318]   --->   Operation 85 'add' 'add_ln318_14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln318_15 = zext i8 %add_ln318_14 to i64" [../../refactored/helper.cpp:318]   --->   Operation 86 'zext' 'zext_ln318_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%expandedKey_addr_15 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_15" [../../refactored/helper.cpp:318]   --->   Operation 87 'getelementptr' 'expandedKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8* %expandedKey_addr_15, align 1" [../../refactored/helper.cpp:318]   --->   Operation 88 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 89 [1/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8* %expandedKey_addr_14, align 1" [../../refactored/helper.cpp:318]   --->   Operation 89 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 90 [1/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8* %expandedKey_addr_15, align 1" [../../refactored/helper.cpp:318]   --->   Operation 90 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %expandedKey_load, 0" [../../refactored/helper.cpp:320]   --->   Operation 91 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %expandedKey_load_4, 1" [../../refactored/helper.cpp:320]   --->   Operation 92 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %expandedKey_load_8, 2" [../../refactored/helper.cpp:320]   --->   Operation 93 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %expandedKey_load_12, 3" [../../refactored/helper.cpp:320]   --->   Operation 94 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %expandedKey_load_1, 4" [../../refactored/helper.cpp:320]   --->   Operation 95 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %expandedKey_load_5, 5" [../../refactored/helper.cpp:320]   --->   Operation 96 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %expandedKey_load_9, 6" [../../refactored/helper.cpp:320]   --->   Operation 97 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %expandedKey_load_13, 7" [../../refactored/helper.cpp:320]   --->   Operation 98 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %expandedKey_load_2, 8" [../../refactored/helper.cpp:320]   --->   Operation 99 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %expandedKey_load_6, 9" [../../refactored/helper.cpp:320]   --->   Operation 100 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %expandedKey_load_10, 10" [../../refactored/helper.cpp:320]   --->   Operation 101 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %expandedKey_load_14, 11" [../../refactored/helper.cpp:320]   --->   Operation 102 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %expandedKey_load_3, 12" [../../refactored/helper.cpp:320]   --->   Operation 103 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %expandedKey_load_7, 13" [../../refactored/helper.cpp:320]   --->   Operation 104 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %expandedKey_load_11, 14" [../../refactored/helper.cpp:320]   --->   Operation 105 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %expandedKey_load_15, 15" [../../refactored/helper.cpp:320]   --->   Operation 106 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [../../refactored/helper.cpp:320]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read on port 'ptr' (../../refactored/helper.cpp:310) [3]  (0 ns)
	'add' operation ('add_ln318', ../../refactored/helper.cpp:318) [8]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_1', ../../refactored/helper.cpp:318) [10]  (0 ns)
	'load' operation ('expandedKey_load_1', ../../refactored/helper.cpp:318) on array 'expandedKey' [11]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_1', ../../refactored/helper.cpp:318) [12]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_2', ../../refactored/helper.cpp:318) [14]  (0 ns)
	'load' operation ('expandedKey_load_2', ../../refactored/helper.cpp:318) on array 'expandedKey' [15]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_3', ../../refactored/helper.cpp:318) [20]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_4', ../../refactored/helper.cpp:318) [22]  (0 ns)
	'load' operation ('expandedKey_load_4', ../../refactored/helper.cpp:318) on array 'expandedKey' [23]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_5', ../../refactored/helper.cpp:318) [28]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_6', ../../refactored/helper.cpp:318) [30]  (0 ns)
	'load' operation ('expandedKey_load_6', ../../refactored/helper.cpp:318) on array 'expandedKey' [31]  (3.25 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_7', ../../refactored/helper.cpp:318) [36]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_8', ../../refactored/helper.cpp:318) [38]  (0 ns)
	'load' operation ('expandedKey_load_8', ../../refactored/helper.cpp:318) on array 'expandedKey' [39]  (3.25 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_9', ../../refactored/helper.cpp:318) [44]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_10', ../../refactored/helper.cpp:318) [46]  (0 ns)
	'load' operation ('expandedKey_load_10', ../../refactored/helper.cpp:318) on array 'expandedKey' [47]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_11', ../../refactored/helper.cpp:318) [52]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_12', ../../refactored/helper.cpp:318) [54]  (0 ns)
	'load' operation ('expandedKey_load_12', ../../refactored/helper.cpp:318) on array 'expandedKey' [55]  (3.25 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln318_13', ../../refactored/helper.cpp:318) [60]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_14', ../../refactored/helper.cpp:318) [62]  (0 ns)
	'load' operation ('expandedKey_load_14', ../../refactored/helper.cpp:318) on array 'expandedKey' [63]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_14', ../../refactored/helper.cpp:318) on array 'expandedKey' [63]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
