<source>

<component>FL part of XGMII OBUF</component>

<authors>
    <author login="polcak_l">Libor Polcak</author>
</authors>

<features>
    <item>Divides FrameLink data flow into frame and footer data</item>
	 <item>Sets up control signals of Buf part FIFOs</item>
</features>

<!--<bugs>
</bugs>-->

<!--<todo>
</todo>-->

<description>
   Fl part of XGMII OBUF processes input FrameLink data flow. FrameLink data
   are divided into frame data and footer data. Control signals of FIFOs from
   Buf part are set up according to FrameLink control signals.
</description>

<interface>
    <generic_map>
        <generic name="CTRL_CMD" type="boolean" default="">
				   Frames contain control part
        </generic>
        <generic name="DATA_WIDTH" type="integer" default="">
				   FrameLink width
        </generic>
    </generic_map>

    <port_map>
    
        <port name="CLK" dir="in" width="1">
           Internal Clock signal
        </port>
        <port name="RESET" dir="in" width="1">
           Synchronous reset
        </port>

        <divider> Input FrameLink interface </divider>
        <port name="RX_DATA" dir="in" width="DATA_WIDTH">
				   Input FrameLink data
        </port>
        <port name="RX_REM" dir="in" width="log2(DATA_WIDTH/8)">
				   The highest valid byte in the last word
        </port>
        <port name="RX_SOF_N" dir="in" width="1">
				   Start of frame
        </port>
        <port name="RX_SOP_N" dir="in" width="1">
				   Start of packet
        </port>
        <port name="RX_EOF_N" dir="in" width="1">
				   End of frame
        </port>
        <port name="RX_EOP_N" dir="in" width="1">
				   End of packet
        </port>
        <port name="RX_SRC_RDY_N" dir="in" width="1">
				   Source ready
        </port>
        <port name="RX_DST_RDY_N" dir="out" width="1">
				   Destination ready
        </port>
        
        <divider> Output DFIFO interface </divider>
        <port name="TX_DATA" dir="out" width="DATA_WIDTH">
				   Frame data
        </port>
        <port name="TX_SOP_N" dir="out" width="1">
				   Start of packet
        </port>
        <port name="TX_EOP_N" dir="out" width="1">
				   End of packet
        </port>
        <port name="TX_EOP_POS" dir="out" width="log2(DATA_WIDTH/8)">
				   The highest valid byte in the last word
        </port>
        <port name="TX_WR" dir="out" width="1">
				   DFIFO write enable
        </port>
        <port name="TX_MARK" dir="out" width="1">
               DFIFO mark write position
        </port>
        <port name="TX_DFIFO_FULL" dir="in" width="1">
               DFIFO full flag
        </port>
        <port name="TX_DFIFO_OVF" dir="in" width="1">
               DFIFO overflow flag
        </port>
        
        <divider> Output HFIFO interface </divider>
        <port name="TX_HDATA" dir="out" width="C_FTR_MAX_BIT+1">
				   Footer data
        </port>
        <port name="TX_HFIFO_WR" dir="out" width="1">
				   HFIFO write enable
        </port>
        <port name="TX_HFIFO_FULL" dir="in" width="1">
				   HFIFO full flag
        </port>

    </port_map>
</interface>

<!--<constant>
</constant>-->

<!--<operations>
</operations>-->

<!--<addr_space>
</addr_space>-->

<!--<sw_body>
</sw_body>-->

<body>

	<h1>Fl information</h1>

	<h2>General info</h2>
	<p>
      Frame data and corresponding control signals (SOP_N, EOP_N, REM) are
      directly forwarded to the next part of XGMII OBUF. Forwarded footer data
      are chosen according to the CTRL_CMD generic input. Control signals of
      FIFOs from Buf part are set up using FSM.
	</p>

	<!--<h1>Frequency and Resources usage</h1>
	<h2>Precision</h2>

	<p>
		<tab sloupce="ccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>BlockRams (% of C6X BRAMs)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Chip utilization (Precision)</nazev>
		</tab>

		<tab sloupce="ccc">
			<tr>
				<th>Max.frequency by Precision (XGMII_CLK)</th>
				<th>Frequency tested in HW (XGMII_CLK)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Maximal frequency (Precision)</nazev>
		</tab>
   </p>

	<h2>XST</h2>
   <p>
		<tab sloupce="ccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>BlockRams (% of C6X BRAMs)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Chip utilization (XST)</nazev>
		</tab>

		<tab sloupce="ccc">
			<tr>
				<th>Max.frequency by XST (XGMII_CLK)</th>
				<th>Frequency tested in HW (XGMII_CLK)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Maximal frequency (XST)</nazev>
		</tab>
   </p>-->

	<h1>Schemes</h1>
	<p>
		Block structure of the component.
		<obr src="./fig/fl.fig">Fl architecture</obr>
	</p>
	
	<p>
      Fl FSM state diagram.
		<obr src="./fig/fl_fsm.fig">Fl FSM</obr>
	</p>

</body>


</source>
