{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649091127961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649091127961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 19:52:07 2022 " "Processing started: Mon Apr 04 19:52:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649091127961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649091127961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FULLADDER_16 -c FULLADDER_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FULLADDER_16 -c FULLADDER_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649091127961 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649091128233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_3-LOGICFUNC " "Found design unit 1: XOR_3-LOGICFUNC" {  } { { "../VHDL files/XOR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128536 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_3 " "Found entity 1: XOR_3" {  } { { "../VHDL files/XOR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2-STRUCTURAL " "Found design unit 1: XOR_2-STRUCTURAL" {  } { { "../VHDL files/XOR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128547 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2 " "Found entity 1: XOR_2" {  } { { "../VHDL files/XOR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_3-LOGICFUNC " "Found design unit 1: OR_3-LOGICFUNC" {  } { { "../VHDL files/OR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128664 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_3 " "Found entity 1: OR_3" {  } { { "../VHDL files/OR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-LOGICFUNC " "Found design unit 1: OR_2-LOGICFUNC" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128676 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1-BEHAV " "Found design unit 1: NOT1-BEHAV" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128688 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-LOGICFUNC " "Found design unit 1: AND_2-LOGICFUNC" {  } { { "../VHDL files/AND2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/AND2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128700 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "../VHDL files/AND2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/AND2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER_1-logic_structural " "Found design unit 1: FULLADDER_1-logic_structural" {  } { { "../VHDL files/fulladder.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128711 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER_1 " "Found entity 1: FULLADDER_1" {  } { { "../VHDL files/fulladder.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER_16-logic_structural " "Found design unit 1: FULLADDER_16-logic_structural" {  } { { "FULLADDER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/fulladder_16/FULLADDER_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128723 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER_16 " "Found entity 1: FULLADDER_16" {  } { { "FULLADDER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/fulladder_16/FULLADDER_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091128723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091128723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FULLADDER_16 " "Elaborating entity \"FULLADDER_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649091128754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_1 FULLADDER_1:FA0 " "Elaborating entity \"FULLADDER_1\" for hierarchy \"FULLADDER_1:FA0\"" {  } { { "FULLADDER_16.vhd" "FA0" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/fulladder_16/FULLADDER_16.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3 FULLADDER_1:FA0\|XOR_3:V0 " "Elaborating entity \"XOR_3\" for hierarchy \"FULLADDER_1:FA0\|XOR_3:V0\"" {  } { { "../VHDL files/fulladder.vhd" "V0" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0 " "Elaborating entity \"XOR_2\" for hierarchy \"FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\"" {  } { { "../VHDL files/XOR_3.vhd" "V0" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_3.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|NOT1:V0 " "Elaborating entity \"NOT1\" for hierarchy \"FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|NOT1:V0\"" {  } { { "../VHDL files/XOR_2.vhd" "V0" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|AND_2:V2 " "Elaborating entity \"AND_2\" for hierarchy \"FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|AND_2:V2\"" {  } { { "../VHDL files/XOR_2.vhd" "V2" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|OR_2:V4 " "Elaborating entity \"OR_2\" for hierarchy \"FULLADDER_1:FA0\|XOR_3:V0\|XOR_2:V0\|OR_2:V4\"" {  } { { "../VHDL files/XOR_2.vhd" "V4" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3 FULLADDER_1:FA0\|OR_3:V4 " "Elaborating entity \"OR_3\" for hierarchy \"FULLADDER_1:FA0\|OR_3:V4\"" {  } { { "../VHDL files/fulladder.vhd" "V4" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649091128912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649091130086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649091130086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649091130207 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649091130207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649091130207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649091130207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649091130242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 19:52:10 2022 " "Processing ended: Mon Apr 04 19:52:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649091130242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649091130242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649091130242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649091130242 ""}
