
TP_Autoradio_Nelven_Hugo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08008878  08008878  00009878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c28  08008c28  0000a3e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c28  08008c28  00009c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c30  08008c30  0000a3e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c30  08008c30  00009c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c34  08008c34  00009c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003e4  20000000  08008c38  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007bd0  200003e4  0800901c  0000a3e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007fb4  0800901c  0000afb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a3e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d656  00000000  00000000  0000a414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045d4  00000000  00000000  00027a6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  0002c040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001364  00000000  00000000  0002d960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af50  00000000  00000000  0002ecc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dbb2  00000000  00000000  00059c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010000a  00000000  00000000  000777c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001777d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071a8  00000000  00000000  00177814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017e9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003e4 	.word	0x200003e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008860 	.word	0x08008860

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e8 	.word	0x200003e8
 80001cc:	08008860 	.word	0x08008860

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a6:	8911      	ldrh	r1, [r2, #8]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fa9a 	bl	8001ae4 <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	4a14      	ldr	r2, [pc, #80]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b6:	8a11      	ldrh	r1, [r2, #16]
 80005b8:	2200      	movs	r2, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 fa92 	bl	8001ae4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f000 ff5f 	bl	8001484 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005cc:	8a11      	ldrh	r1, [r2, #16]
 80005ce:	2201      	movs	r2, #1
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 fa87 	bl	8001ae4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f000 ff54 	bl	8001484 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80005dc:	2120      	movs	r1, #32
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 f814 	bl	800060c <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 80005e4:	2100      	movs	r1, #0
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f810 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 80005ec:	2100      	movs	r1, #0
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 f80c 	bl	800060c <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2012      	movs	r0, #18
 80005f8:	f000 f808 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 80005fc:	2100      	movs	r1, #0
 80005fe:	2013      	movs	r0, #19
 8000600:	f000 f804 	bl	800060c <MCP23S17_WriteRegister>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000000 	.word	0x20000000

0800060c <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800061e:	7c9b      	ldrb	r3, [r3, #18]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	b25b      	sxtb	r3, r3
 8000626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 800062e:	733b      	strb	r3, [r7, #12]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	737b      	strb	r3, [r7, #13]
 8000634:	79bb      	ldrb	r3, [r7, #6]
 8000636:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000638:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063e:	8911      	ldrh	r1, [r2, #8]
 8000640:	2200      	movs	r2, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fa4e 	bl	8001ae4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800064a:	6818      	ldr	r0, [r3, #0]
 800064c:	f107 010c 	add.w	r1, r7, #12
 8000650:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000654:	2203      	movs	r2, #3
 8000656:	f002 fe6c 	bl	8003332 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	4a05      	ldr	r2, [pc, #20]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 8000660:	8911      	ldrh	r1, [r2, #8]
 8000662:	2201      	movs	r2, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f001 fa3d 	bl	8001ae4 <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000000 	.word	0x20000000

08000678 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af02      	add	r7, sp, #8
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 8000684:	7c9b      	ldrb	r3, [r3, #18]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	b25b      	sxtb	r3, r3
 800068c:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000690:	b25b      	sxtb	r3, r3
 8000692:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000694:	733b      	strb	r3, [r7, #12]
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	737b      	strb	r3, [r7, #13]
 800069a:	2300      	movs	r3, #0
 800069c:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 800069e:	f107 0308 	add.w	r3, r7, #8
 80006a2:	2100      	movs	r1, #0
 80006a4:	460a      	mov	r2, r1
 80006a6:	801a      	strh	r2, [r3, #0]
 80006a8:	460a      	mov	r2, r1
 80006aa:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 80006ac:	4b10      	ldr	r3, [pc, #64]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a0f      	ldr	r2, [pc, #60]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006b2:	8911      	ldrh	r1, [r2, #8]
 80006b4:	2200      	movs	r2, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fa14 	bl	8001ae4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006be:	6818      	ldr	r0, [r3, #0]
 80006c0:	f107 0208 	add.w	r2, r7, #8
 80006c4:	f107 010c 	add.w	r1, r7, #12
 80006c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2303      	movs	r3, #3
 80006d0:	f002 ffa5 	bl	800361e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	4a05      	ldr	r2, [pc, #20]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006da:	8911      	ldrh	r1, [r2, #8]
 80006dc:	2201      	movs	r2, #1
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 fa00 	bl	8001ae4 <HAL_GPIO_WritePin>

    return rxData[2];
 80006e4:	7abb      	ldrb	r3, [r7, #10]
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000000 	.word	0x20000000

080006f4 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 80006f8:	21ff      	movs	r1, #255	@ 0xff
 80006fa:	2012      	movs	r0, #18
 80006fc:	f7ff ff86 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000700:	21ff      	movs	r1, #255	@ 0xff
 8000702:	2013      	movs	r0, #19
 8000704:	f7ff ff82 	bl	800060c <MCP23S17_WriteRegister>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <MCP23S17_SetAllPinsLow>:

// Éteint toutes les LEDs
void MCP23S17_SetAllPinsLow(void) {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000710:	2100      	movs	r1, #0
 8000712:	2012      	movs	r0, #18
 8000714:	f7ff ff7a 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 8000718:	2100      	movs	r1, #0
 800071a:	2013      	movs	r0, #19
 800071c:	f7ff ff76 	bl	800060c <MCP23S17_WriteRegister>
}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}

08000724 <Select_LED>:

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
 800072e:	460b      	mov	r3, r1
 8000730:	71bb      	strb	r3, [r7, #6]
 8000732:	4613      	mov	r3, r2
 8000734:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000736:	79bb      	ldrb	r3, [r7, #6]
 8000738:	2b07      	cmp	r3, #7
 800073a:	d836      	bhi.n	80007aa <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	2b41      	cmp	r3, #65	@ 0x41
 8000740:	d002      	beq.n	8000748 <Select_LED+0x24>
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	2b61      	cmp	r3, #97	@ 0x61
 8000746:	d101      	bne.n	800074c <Select_LED+0x28>
 8000748:	2312      	movs	r3, #18
 800074a:	e000      	b.n	800074e <Select_LED+0x2a>
 800074c:	2313      	movs	r3, #19
 800074e:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000750:	7bbb      	ldrb	r3, [r7, #14]
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff90 	bl	8000678 <MCP23S17_ReadRegister>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 800075c:	797b      	ldrb	r3, [r7, #5]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d10d      	bne.n	800077e <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 8000762:	23ff      	movs	r3, #255	@ 0xff
 8000764:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 8000766:	79bb      	ldrb	r3, [r7, #6]
 8000768:	2201      	movs	r2, #1
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	b25b      	sxtb	r3, r3
 8000770:	43db      	mvns	r3, r3
 8000772:	b25a      	sxtb	r2, r3
 8000774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000778:	4013      	ands	r3, r2
 800077a:	b25b      	sxtb	r3, r3
 800077c:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 800077e:	797b      	ldrb	r3, [r7, #5]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d10b      	bne.n	800079c <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 8000784:	23ff      	movs	r3, #255	@ 0xff
 8000786:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000788:	79bb      	ldrb	r3, [r7, #6]
 800078a:	2201      	movs	r2, #1
 800078c:	fa02 f303 	lsl.w	r3, r2, r3
 8000790:	b25a      	sxtb	r2, r3
 8000792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000796:	4313      	orrs	r3, r2
 8000798:	b25b      	sxtb	r3, r3
 800079a:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 800079c:	7bfa      	ldrb	r2, [r7, #15]
 800079e:	7bbb      	ldrb	r3, [r7, #14]
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ff32 	bl	800060c <MCP23S17_WriteRegister>
 80007a8:	e000      	b.n	80007ac <Select_LED+0x88>
    if (led > 7) return;
 80007aa:	bf00      	nop
}
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
	...

080007b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007b4:	b480      	push	{r7}
 80007b6:	b085      	sub	sp, #20
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60f8      	str	r0, [r7, #12]
 80007bc:	60b9      	str	r1, [r7, #8]
 80007be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80007c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	4a06      	ldr	r2, [pc, #24]	@ (80007e4 <vApplicationGetIdleTaskMemory+0x30>)
 80007ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2280      	movs	r2, #128	@ 0x80
 80007d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000404 	.word	0x20000404
 80007e4:	200004a4 	.word	0x200004a4

080007e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007e8:	b5b0      	push	{r4, r5, r7, lr}
 80007ea:	b088      	sub	sp, #32
 80007ec:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000818 <MX_FREERTOS_Init+0x30>)
 80007f0:	1d3c      	adds	r4, r7, #4
 80007f2:	461d      	mov	r5, r3
 80007f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2100      	movs	r1, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f005 f875 	bl	80058f4 <osThreadCreate>
 800080a:	4603      	mov	r3, r0
 800080c:	4a03      	ldr	r2, [pc, #12]	@ (800081c <MX_FREERTOS_Init+0x34>)
 800080e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bdb0      	pop	{r4, r5, r7, pc}
 8000818:	08008884 	.word	0x08008884
 800081c:	20000400 	.word	0x20000400

08000820 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000828:	2001      	movs	r0, #1
 800082a:	f005 f8af 	bl	800598c <osDelay>
 800082e:	e7fb      	b.n	8000828 <StartDefaultTask+0x8>

08000830 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	@ 0x28
 8000834:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	4b35      	ldr	r3, [pc, #212]	@ (800091c <MX_GPIO_Init+0xec>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a34      	ldr	r2, [pc, #208]	@ (800091c <MX_GPIO_Init+0xec>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b32      	ldr	r3, [pc, #200]	@ (800091c <MX_GPIO_Init+0xec>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	4b2f      	ldr	r3, [pc, #188]	@ (800091c <MX_GPIO_Init+0xec>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	4a2e      	ldr	r2, [pc, #184]	@ (800091c <MX_GPIO_Init+0xec>)
 8000864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086a:	4b2c      	ldr	r3, [pc, #176]	@ (800091c <MX_GPIO_Init+0xec>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b29      	ldr	r3, [pc, #164]	@ (800091c <MX_GPIO_Init+0xec>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	4a28      	ldr	r2, [pc, #160]	@ (800091c <MX_GPIO_Init+0xec>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000882:	4b26      	ldr	r3, [pc, #152]	@ (800091c <MX_GPIO_Init+0xec>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088e:	4b23      	ldr	r3, [pc, #140]	@ (800091c <MX_GPIO_Init+0xec>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	4a22      	ldr	r2, [pc, #136]	@ (800091c <MX_GPIO_Init+0xec>)
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089a:	4b20      	ldr	r3, [pc, #128]	@ (800091c <MX_GPIO_Init+0xec>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	f003 0302 	and.w	r3, r3, #2
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2121      	movs	r1, #33	@ 0x21
 80008aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ae:	f001 f919 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2180      	movs	r1, #128	@ 0x80
 80008b6:	481a      	ldr	r0, [pc, #104]	@ (8000920 <MX_GPIO_Init+0xf0>)
 80008b8:	f001 f914 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	4814      	ldr	r0, [pc, #80]	@ (8000924 <MX_GPIO_Init+0xf4>)
 80008d4:	f000 ff5c 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80008d8:	2321      	movs	r3, #33	@ 0x21
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	4619      	mov	r1, r3
 80008ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f2:	f000 ff4d 	bl	8001790 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008f6:	2380      	movs	r3, #128	@ 0x80
 80008f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	4619      	mov	r1, r3
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_GPIO_Init+0xf0>)
 800090e:	f000 ff3f 	bl	8001790 <HAL_GPIO_Init>

}
 8000912:	bf00      	nop
 8000914:	3728      	adds	r7, #40	@ 0x28
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40021000 	.word	0x40021000
 8000920:	48000400 	.word	0x48000400
 8000924:	48000800 	.word	0x48000800

08000928 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000930:	1d39      	adds	r1, r7, #4
 8000932:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000936:	2201      	movs	r2, #1
 8000938:	4803      	ldr	r0, [pc, #12]	@ (8000948 <__io_putchar+0x20>)
 800093a:	f003 fe27 	bl	800458c <HAL_UART_Transmit>
	return chr;
 800093e:	687b      	ldr	r3, [r7, #4]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20000758 	.word	0x20000758

0800094c <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	460b      	mov	r3, r1
 8000956:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000958:	887a      	ldrh	r2, [r7, #2]
 800095a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <drv_uart_receive+0x24>)
 8000962:	f003 fe9c 	bl	800469e <HAL_UART_Receive>
	return 0;
 8000966:	2300      	movs	r3, #0
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000758 	.word	0x20000758

08000974 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	460b      	mov	r3, r1
 800097e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000980:	887a      	ldrh	r2, [r7, #2]
 8000982:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	4803      	ldr	r0, [pc, #12]	@ (8000998 <drv_uart_transmit+0x24>)
 800098a:	f003 fdff 	bl	800458c <HAL_UART_Transmit>
	return 0;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000758 	.word	0x20000758

0800099c <fonction>:
				.drv_shell_receive = drv_uart_receive
		}
};

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 80009a8:	480f      	ldr	r0, [pc, #60]	@ (80009e8 <fonction+0x4c>)
 80009aa:	f006 fee3 	bl	8007774 <puts>

	printf("argc = %d\r\n", argc);
 80009ae:	68b9      	ldr	r1, [r7, #8]
 80009b0:	480e      	ldr	r0, [pc, #56]	@ (80009ec <fonction+0x50>)
 80009b2:	f006 fe77 	bl	80076a4 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	e00c      	b.n	80009d6 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	461a      	mov	r2, r3
 80009c8:	6979      	ldr	r1, [r7, #20]
 80009ca:	4809      	ldr	r0, [pc, #36]	@ (80009f0 <fonction+0x54>)
 80009cc:	f006 fe6a 	bl	80076a4 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	3301      	adds	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	697a      	ldr	r2, [r7, #20]
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	429a      	cmp	r2, r3
 80009dc:	dbee      	blt.n	80009bc <fonction+0x20>
	}

	return 0;
 80009de:	2300      	movs	r3, #0
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	080088a0 	.word	0x080088a0
 80009ec:	080088bc 	.word	0x080088bc
 80009f0:	080088c8 	.word	0x080088c8

080009f4 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d005      	beq.n	8000a12 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 8000a06:	4811      	ldr	r0, [pc, #68]	@ (8000a4c <addition+0x58>)
 8000a08:	f006 feb4 	bl	8007774 <puts>
		return -1;
 8000a0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a10:	e018      	b.n	8000a44 <addition+0x50>
	}

	int a = atoi(argv[1]);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3304      	adds	r3, #4
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f006 fcc3 	bl	80073a4 <atoi>
 8000a1e:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3308      	adds	r3, #8
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f006 fcbc 	bl	80073a4 <atoi>
 8000a2c:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 8000a2e:	69fa      	ldr	r2, [r7, #28]
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	4413      	add	r3, r2
 8000a34:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	69ba      	ldr	r2, [r7, #24]
 8000a3a:	69f9      	ldr	r1, [r7, #28]
 8000a3c:	4804      	ldr	r0, [pc, #16]	@ (8000a50 <addition+0x5c>)
 8000a3e:	f006 fe31 	bl	80076a4 <iprintf>

	return 0;
 8000a42:	2300      	movs	r3, #0
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3720      	adds	r7, #32
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	080088d8 	.word	0x080088d8
 8000a50:	080088f8 	.word	0x080088f8

08000a54 <led_control>:

int led_control(h_shell_t *h_shell, int argc, char **argv)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b089      	sub	sp, #36	@ 0x24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	numero = atoi(argv[1]);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3304      	adds	r3, #4
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f006 fc9c 	bl	80073a4 <atoi>
 8000a6c:	61b8      	str	r0, [r7, #24]
	if (argc==3)
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	2b03      	cmp	r3, #3
 8000a72:	d14b      	bne.n	8000b0c <led_control+0xb8>
	{
		if ((numero > 8) && (numero < 17)){
 8000a74:	69bb      	ldr	r3, [r7, #24]
 8000a76:	2b08      	cmp	r3, #8
 8000a78:	dd3e      	ble.n	8000af8 <led_control+0xa4>
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	2b10      	cmp	r3, #16
 8000a7e:	dc3b      	bgt.n	8000af8 <led_control+0xa4>
			if (numero > 8)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	2b08      	cmp	r3, #8
 8000a84:	dd12      	ble.n	8000aac <led_control+0x58>
			{
				Select_LED('B', 16-numero,atoi(argv[2]));
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	f1c3 0310 	rsb	r3, r3, #16
 8000a8e:	b2dc      	uxtb	r4, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3308      	adds	r3, #8
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f006 fc84 	bl	80073a4 <atoi>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4621      	mov	r1, r4
 8000aa4:	2042      	movs	r0, #66	@ 0x42
 8000aa6:	f7ff fe3d 	bl	8000724 <Select_LED>
 8000aaa:	e01b      	b.n	8000ae4 <led_control+0x90>
			}
			else if (numero < 8)
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	2b07      	cmp	r3, #7
 8000ab0:	dc0f      	bgt.n	8000ad2 <led_control+0x7e>
			{
				int state = atoi(argv[2]);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3308      	adds	r3, #8
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f006 fc73 	bl	80073a4 <atoi>
 8000abe:	6178      	str	r0, [r7, #20]
				Select_LED('A', numero,state);
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	697a      	ldr	r2, [r7, #20]
 8000ac6:	b2d2      	uxtb	r2, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	2041      	movs	r0, #65	@ 0x41
 8000acc:	f7ff fe2a 	bl	8000724 <Select_LED>
 8000ad0:	e008      	b.n	8000ae4 <led_control+0x90>
			}
			else {
				size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"[N>16] ! Il y a pas assez de led\r\n");
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000ad8:	4a38      	ldr	r2, [pc, #224]	@ (8000bbc <led_control+0x168>)
 8000ada:	2128      	movs	r1, #40	@ 0x28
 8000adc:	4618      	mov	r0, r3
 8000ade:	f006 fc65 	bl	80073ac <sniprintf>
 8000ae2:	61f8      	str	r0, [r7, #28]
			}
			size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"LED OK\r\n");
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000aea:	4a35      	ldr	r2, [pc, #212]	@ (8000bc0 <led_control+0x16c>)
 8000aec:	2128      	movs	r1, #40	@ 0x28
 8000aee:	4618      	mov	r0, r3
 8000af0:	f006 fc5c 	bl	80073ac <sniprintf>
 8000af4:	61f8      	str	r0, [r7, #28]
 8000af6:	e053      	b.n	8000ba0 <led_control+0x14c>
			}
		else{
			size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"[N>16] ! Il y a pas assez de led\r\n");
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000afe:	4a2f      	ldr	r2, [pc, #188]	@ (8000bbc <led_control+0x168>)
 8000b00:	2128      	movs	r1, #40	@ 0x28
 8000b02:	4618      	mov	r0, r3
 8000b04:	f006 fc52 	bl	80073ac <sniprintf>
 8000b08:	61f8      	str	r0, [r7, #28]
 8000b0a:	e049      	b.n	8000ba0 <led_control+0x14c>
		}
	}
	else if (argc==4)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	2b04      	cmp	r3, #4
 8000b10:	d13d      	bne.n	8000b8e <led_control+0x13a>
	{
		numero = atoi(argv[1]) * 10 + atoi(argv[2]);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3304      	adds	r3, #4
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f006 fc43 	bl	80073a4 <atoi>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	4613      	mov	r3, r2
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	4413      	add	r3, r2
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	461c      	mov	r4, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3308      	adds	r3, #8
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f006 fc37 	bl	80073a4 <atoi>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4423      	add	r3, r4
 8000b3a:	61bb      	str	r3, [r7, #24]
		if (numero < 17){
 8000b3c:	69bb      	ldr	r3, [r7, #24]
 8000b3e:	2b10      	cmp	r3, #16
 8000b40:	dc1b      	bgt.n	8000b7a <led_control+0x126>
		Select_LED('B', 16-numero,atoi(argv[3]));
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	f1c3 0310 	rsb	r3, r3, #16
 8000b4a:	b2dc      	uxtb	r4, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	330c      	adds	r3, #12
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f006 fc26 	bl	80073a4 <atoi>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4621      	mov	r1, r4
 8000b60:	2042      	movs	r0, #66	@ 0x42
 8000b62:	f7ff fddf 	bl	8000724 <Select_LED>
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"LED OK\r\n");
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000b6c:	4a14      	ldr	r2, [pc, #80]	@ (8000bc0 <led_control+0x16c>)
 8000b6e:	2128      	movs	r1, #40	@ 0x28
 8000b70:	4618      	mov	r0, r3
 8000b72:	f006 fc1b 	bl	80073ac <sniprintf>
 8000b76:	61f8      	str	r0, [r7, #28]
 8000b78:	e012      	b.n	8000ba0 <led_control+0x14c>
		}
		else{
			size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"[N>16] ! Il y a pas assez de led\r\n");
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000b80:	4a0e      	ldr	r2, [pc, #56]	@ (8000bbc <led_control+0x168>)
 8000b82:	2128      	movs	r1, #40	@ 0x28
 8000b84:	4618      	mov	r0, r3
 8000b86:	f006 fc11 	bl	80073ac <sniprintf>
 8000b8a:	61f8      	str	r0, [r7, #28]
 8000b8c:	e008      	b.n	8000ba0 <led_control+0x14c>
		}
	}
	else
	{
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"Écrire : l <id[0:16]> <0|1>\r\n");
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000b94:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <led_control+0x170>)
 8000b96:	2128      	movs	r1, #40	@ 0x28
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f006 fc07 	bl	80073ac <sniprintf>
 8000b9e:	61f8      	str	r0, [r7, #28]
	}
	drv_uart_transmit(h_shell->print_buffer,size);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8000ba6:	69fa      	ldr	r2, [r7, #28]
 8000ba8:	b292      	uxth	r2, r2
 8000baa:	4611      	mov	r1, r2
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fee1 	bl	8000974 <drv_uart_transmit>
	return 0;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3724      	adds	r7, #36	@ 0x24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd90      	pop	{r4, r7, pc}
 8000bbc:	08008908 	.word	0x08008908
 8000bc0:	0800892c 	.word	0x0800892c
 8000bc4:	08008938 	.word	0x08008938

08000bc8 <task_shell>:

void task_shell(void * unused)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000bd0:	480d      	ldr	r0, [pc, #52]	@ (8000c08 <task_shell+0x40>)
 8000bd2:	f006 fa87 	bl	80070e4 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <task_shell+0x44>)
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <task_shell+0x48>)
 8000bda:	2166      	movs	r1, #102	@ 0x66
 8000bdc:	480a      	ldr	r0, [pc, #40]	@ (8000c08 <task_shell+0x40>)
 8000bde:	f006 fab5 	bl	800714c <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 8000be2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <task_shell+0x4c>)
 8000be4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c18 <task_shell+0x50>)
 8000be6:	2161      	movs	r1, #97	@ 0x61
 8000be8:	4807      	ldr	r0, [pc, #28]	@ (8000c08 <task_shell+0x40>)
 8000bea:	f006 faaf 	bl	800714c <shell_add>
	shell_add(&h_shell, 'l', led_control, "LED control: l <id[0:16]> <0|1>");
 8000bee:	4b0b      	ldr	r3, [pc, #44]	@ (8000c1c <task_shell+0x54>)
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c20 <task_shell+0x58>)
 8000bf2:	216c      	movs	r1, #108	@ 0x6c
 8000bf4:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <task_shell+0x40>)
 8000bf6:	f006 faa9 	bl	800714c <shell_add>
	shell_run(&h_shell);
 8000bfa:	4803      	ldr	r0, [pc, #12]	@ (8000c08 <task_shell+0x40>)
 8000bfc:	f006 fb50 	bl	80072a0 <shell_run>

	// Une tâche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000014 	.word	0x20000014
 8000c0c:	08008958 	.word	0x08008958
 8000c10:	0800099d 	.word	0x0800099d
 8000c14:	08008970 	.word	0x08008970
 8000c18:	080009f5 	.word	0x080009f5
 8000c1c:	08008984 	.word	0x08008984
 8000c20:	08000a55 	.word	0x08000a55

08000c24 <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000c2c:	2120      	movs	r1, #32
 8000c2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c32:	f000 ff6f 	bl	8001b14 <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 8000c36:	20fa      	movs	r0, #250	@ 0xfa
 8000c38:	f005 f9e4 	bl	8006004 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000c3c:	bf00      	nop
 8000c3e:	e7f5      	b.n	8000c2c <task_led+0x8>

08000c40 <task_chenillard>:
	}
}

void task_chenillard(void *unused)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
	    uint8_t led_state = 0x01;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	73fb      	strb	r3, [r7, #15]
	    {
	        // Allume la LED correspondante sur MCP23S17 port A
//	    	MCP23S17_WriteRegister(0x12, led_state);

	        // Décale la LED à allumer
	        led_state <<= 1;
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	73fb      	strb	r3, [r7, #15]
	        if (led_state == 0) {
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <task_chenillard+0x1c>
	            led_state = 0x01;  // Reset au début du chenillard
 8000c58:	2301      	movs	r3, #1
 8000c5a:	73fb      	strb	r3, [r7, #15]
	        }

	        vTaskDelay(pdMS_TO_TICKS(200));  // délai 200 ms
 8000c5c:	20c8      	movs	r0, #200	@ 0xc8
 8000c5e:	f005 f9d1 	bl	8006004 <vTaskDelay>
	        led_state <<= 1;
 8000c62:	e7f3      	b.n	8000c4c <task_chenillard+0xc>

08000c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6a:	f000 fbcb 	bl	8001404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6e:	f000 f867 	bl	8000d40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c72:	f7ff fddd 	bl	8000830 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c76:	f000 fb07 	bl	8001288 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000c7a:	f000 f8cb 	bl	8000e14 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  MCP23S17_Init();
 8000c7e:	f7ff fc8d 	bl	800059c <MCP23S17_Init>
  MCP23S17_SetAllPinsLow();
 8000c82:	f7ff fd43 	bl	800070c <MCP23S17_SetAllPinsLow>
  HAL_Delay(1000);
 8000c86:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c8a:	f000 fbfb 	bl	8001484 <HAL_Delay>
  MCP23S17_SetAllPinsHigh();
 8000c8e:	f7ff fd31 	bl	80006f4 <MCP23S17_SetAllPinsHigh>


	printf("==== Autoradio Hugo Nelven Start ====\r\n");
 8000c92:	4821      	ldr	r0, [pc, #132]	@ (8000d18 <main+0xb4>)
 8000c94:	f006 fd6e 	bl	8007774 <puts>
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000c98:	2300      	movs	r3, #0
 8000c9a:	9301      	str	r3, [sp, #4]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ca6:	491d      	ldr	r1, [pc, #116]	@ (8000d1c <main+0xb8>)
 8000ca8:	481d      	ldr	r0, [pc, #116]	@ (8000d20 <main+0xbc>)
 8000caa:	f005 f85b 	bl	8005d64 <xTaskCreate>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d004      	beq.n	8000cbe <main+0x5a>
	{
		printf("Error creating task Shell\r\n");
 8000cb4:	481b      	ldr	r0, [pc, #108]	@ (8000d24 <main+0xc0>)
 8000cb6:	f006 fd5d 	bl	8007774 <puts>
		Error_Handler();
 8000cba:	f000 f8a5 	bl	8000e08 <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	9301      	str	r3, [sp, #4]
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	2280      	movs	r2, #128	@ 0x80
 8000cca:	4917      	ldr	r1, [pc, #92]	@ (8000d28 <main+0xc4>)
 8000ccc:	4817      	ldr	r0, [pc, #92]	@ (8000d2c <main+0xc8>)
 8000cce:	f005 f849 	bl	8005d64 <xTaskCreate>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d004      	beq.n	8000ce2 <main+0x7e>
	{
		printf("Error creating task LED\r\n");
 8000cd8:	4815      	ldr	r0, [pc, #84]	@ (8000d30 <main+0xcc>)
 8000cda:	f006 fd4b 	bl	8007774 <puts>
		Error_Handler();
 8000cde:	f000 f893 	bl	8000e08 <Error_Handler>
	}

	if (xTaskCreate(task_chenillard, "Chenillard", 512, NULL, 3, NULL) != pdPASS)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	9301      	str	r3, [sp, #4]
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	9300      	str	r3, [sp, #0]
 8000cea:	2300      	movs	r3, #0
 8000cec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cf0:	4910      	ldr	r1, [pc, #64]	@ (8000d34 <main+0xd0>)
 8000cf2:	4811      	ldr	r0, [pc, #68]	@ (8000d38 <main+0xd4>)
 8000cf4:	f005 f836 	bl	8005d64 <xTaskCreate>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d004      	beq.n	8000d08 <main+0xa4>
	{
		printf("Error creating task Chenillard\r\n");
 8000cfe:	480f      	ldr	r0, [pc, #60]	@ (8000d3c <main+0xd8>)
 8000d00:	f006 fd38 	bl	8007774 <puts>
		Error_Handler();
 8000d04:	f000 f880 	bl	8000e08 <Error_Handler>
	}

	vTaskStartScheduler();
 8000d08:	f005 f9b2 	bl	8006070 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d0c:	f7ff fd6c 	bl	80007e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d10:	f004 fde9 	bl	80058e6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <main+0xb0>
 8000d18:	080089a4 	.word	0x080089a4
 8000d1c:	080089cc 	.word	0x080089cc
 8000d20:	08000bc9 	.word	0x08000bc9
 8000d24:	080089d4 	.word	0x080089d4
 8000d28:	080089f0 	.word	0x080089f0
 8000d2c:	08000c25 	.word	0x08000c25
 8000d30:	080089f4 	.word	0x080089f4
 8000d34:	08008a10 	.word	0x08008a10
 8000d38:	08000c41 	.word	0x08000c41
 8000d3c:	08008a1c 	.word	0x08008a1c

08000d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b096      	sub	sp, #88	@ 0x58
 8000d44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	2244      	movs	r2, #68	@ 0x44
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f006 fd18 	bl	8007784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d54:	463b      	mov	r3, r7
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d62:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d66:	f000 fefd 	bl	8001b64 <HAL_PWREx_ControlVoltageScaling>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d70:	f000 f84a 	bl	8000e08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d74:	2302      	movs	r3, #2
 8000d76:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d7c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d7e:	2310      	movs	r3, #16
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d82:	2302      	movs	r3, #2
 8000d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d86:	2302      	movs	r3, #2
 8000d88:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d8e:	230a      	movs	r3, #10
 8000d90:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d92:	2307      	movs	r3, #7
 8000d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d96:	2302      	movs	r3, #2
 8000d98:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 ff34 	bl	8001c10 <HAL_RCC_OscConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dae:	f000 f82b 	bl	8000e08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db2:	230f      	movs	r3, #15
 8000db4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db6:	2303      	movs	r3, #3
 8000db8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dc6:	463b      	mov	r3, r7
 8000dc8:	2104      	movs	r1, #4
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f001 fafc 	bl	80023c8 <HAL_RCC_ClockConfig>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dd6:	f000 f817 	bl	8000e08 <Error_Handler>
  }
}
 8000dda:	bf00      	nop
 8000ddc:	3758      	adds	r7, #88	@ 0x58
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a04      	ldr	r2, [pc, #16]	@ (8000e04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d101      	bne.n	8000dfa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000df6:	f000 fb25 	bl	8001444 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40001000 	.word	0x40001000

08000e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e0c:	b672      	cpsid	i
}
 8000e0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <Error_Handler+0x8>

08000e14 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000e18:	4b1b      	ldr	r3, [pc, #108]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e8c <MX_SPI3_Init+0x78>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e24:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000e26:	4b18      	ldr	r3, [pc, #96]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e2c:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e2e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e32:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e34:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e46:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e62:	2207      	movs	r2, #7
 8000e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e6e:	2208      	movs	r2, #8
 8000e70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <MX_SPI3_Init+0x74>)
 8000e74:	f002 f9ba 	bl	80031ec <HAL_SPI_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000e7e:	f7ff ffc3 	bl	8000e08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200006a4 	.word	0x200006a4
 8000e8c:	40003c00 	.word	0x40003c00

08000e90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a29      	ldr	r2, [pc, #164]	@ (8000f54 <HAL_SPI_MspInit+0xc4>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d14c      	bne.n	8000f4c <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000eb2:	4b29      	ldr	r3, [pc, #164]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb6:	4a28      	ldr	r2, [pc, #160]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ebe:	4b26      	ldr	r3, [pc, #152]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eca:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	4a22      	ldr	r2, [pc, #136]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ed0:	f043 0304 	orr.w	r3, r3, #4
 8000ed4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed6:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	f003 0304 	and.w	r3, r3, #4
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ee8:	f043 0302 	orr.w	r3, r3, #2
 8000eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eee:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <HAL_SPI_MspInit+0xc8>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000efa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f0c:	2306      	movs	r3, #6
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	4811      	ldr	r0, [pc, #68]	@ (8000f5c <HAL_SPI_MspInit+0xcc>)
 8000f18:	f000 fc3a 	bl	8001790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f1c:	2320      	movs	r3, #32
 8000f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f20:	2302      	movs	r3, #2
 8000f22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f2c:	2306      	movs	r3, #6
 8000f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	480a      	ldr	r0, [pc, #40]	@ (8000f60 <HAL_SPI_MspInit+0xd0>)
 8000f38:	f000 fc2a 	bl	8001790 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2105      	movs	r1, #5
 8000f40:	2033      	movs	r0, #51	@ 0x33
 8000f42:	f000 fb7b 	bl	800163c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000f46:	2033      	movs	r0, #51	@ 0x33
 8000f48:	f000 fb94 	bl	8001674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000f4c:	bf00      	nop
 8000f4e:	3728      	adds	r7, #40	@ 0x28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40003c00 	.word	0x40003c00
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	48000400 	.word	0x48000400

08000f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6e:	4a10      	ldr	r2, [pc, #64]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <HAL_MspInit+0x4c>)
 8000f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	603b      	str	r3, [r7, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	210f      	movs	r1, #15
 8000f9e:	f06f 0001 	mvn.w	r0, #1
 8000fa2:	f000 fb4b 	bl	800163c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08e      	sub	sp, #56	@ 0x38
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000fc2:	4b34      	ldr	r3, [pc, #208]	@ (8001094 <HAL_InitTick+0xe0>)
 8000fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc6:	4a33      	ldr	r2, [pc, #204]	@ (8001094 <HAL_InitTick+0xe0>)
 8000fc8:	f043 0310 	orr.w	r3, r3, #16
 8000fcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fce:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <HAL_InitTick+0xe0>)
 8000fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd2:	f003 0310 	and.w	r3, r3, #16
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fda:	f107 0210 	add.w	r2, r7, #16
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f001 fbb3 	bl	8002750 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000fea:	6a3b      	ldr	r3, [r7, #32]
 8000fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d103      	bne.n	8000ffc <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ff4:	f001 fb80 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8000ff8:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ffa:	e004      	b.n	8001006 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ffc:	f001 fb7c 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8001000:	4603      	mov	r3, r0
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001008:	4a23      	ldr	r2, [pc, #140]	@ (8001098 <HAL_InitTick+0xe4>)
 800100a:	fba2 2303 	umull	r2, r3, r2, r3
 800100e:	0c9b      	lsrs	r3, r3, #18
 8001010:	3b01      	subs	r3, #1
 8001012:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001014:	4b21      	ldr	r3, [pc, #132]	@ (800109c <HAL_InitTick+0xe8>)
 8001016:	4a22      	ldr	r2, [pc, #136]	@ (80010a0 <HAL_InitTick+0xec>)
 8001018:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800101a:	4b20      	ldr	r3, [pc, #128]	@ (800109c <HAL_InitTick+0xe8>)
 800101c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001020:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001022:	4a1e      	ldr	r2, [pc, #120]	@ (800109c <HAL_InitTick+0xe8>)
 8001024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001026:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001028:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <HAL_InitTick+0xe8>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <HAL_InitTick+0xe8>)
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <HAL_InitTick+0xe8>)
 8001036:	2200      	movs	r2, #0
 8001038:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800103a:	4818      	ldr	r0, [pc, #96]	@ (800109c <HAL_InitTick+0xe8>)
 800103c:	f002 ff92 	bl	8003f64 <HAL_TIM_Base_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001046:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800104a:	2b00      	cmp	r3, #0
 800104c:	d11b      	bne.n	8001086 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800104e:	4813      	ldr	r0, [pc, #76]	@ (800109c <HAL_InitTick+0xe8>)
 8001050:	f002 ffea 	bl	8004028 <HAL_TIM_Base_Start_IT>
 8001054:	4603      	mov	r3, r0
 8001056:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800105a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800105e:	2b00      	cmp	r3, #0
 8001060:	d111      	bne.n	8001086 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001062:	2036      	movs	r0, #54	@ 0x36
 8001064:	f000 fb06 	bl	8001674 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b0f      	cmp	r3, #15
 800106c:	d808      	bhi.n	8001080 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800106e:	2200      	movs	r2, #0
 8001070:	6879      	ldr	r1, [r7, #4]
 8001072:	2036      	movs	r0, #54	@ 0x36
 8001074:	f000 fae2 	bl	800163c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001078:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <HAL_InitTick+0xf0>)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	e002      	b.n	8001086 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001086:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800108a:	4618      	mov	r0, r3
 800108c:	3738      	adds	r7, #56	@ 0x38
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40021000 	.word	0x40021000
 8001098:	431bde83 	.word	0x431bde83
 800109c:	20000708 	.word	0x20000708
 80010a0:	40001000 	.word	0x40001000
 80010a4:	2000037c 	.word	0x2000037c

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <MemManage_Handler+0x4>

080010c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <UsageFault_Handler+0x4>

080010d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <USART2_IRQHandler+0x10>)
 80010e6:	f003 fba3 	bl	8004830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000758 	.word	0x20000758

080010f4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80010f8:	4802      	ldr	r0, [pc, #8]	@ (8001104 <SPI3_IRQHandler+0x10>)
 80010fa:	f002 fcaf 	bl	8003a5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	200006a4 	.word	0x200006a4

08001108 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <TIM6_DAC_IRQHandler+0x10>)
 800110e:	f002 fffb 	bl	8004108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000708 	.word	0x20000708

0800111c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	e00a      	b.n	8001144 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800112e:	f3af 8000 	nop.w
 8001132:	4601      	mov	r1, r0
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	60ba      	str	r2, [r7, #8]
 800113a:	b2ca      	uxtb	r2, r1
 800113c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	3301      	adds	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	429a      	cmp	r2, r3
 800114a:	dbf0      	blt.n	800112e <_read+0x12>
  }

  return len;
 800114c:	687b      	ldr	r3, [r7, #4]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e009      	b.n	800117c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	60ba      	str	r2, [r7, #8]
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fbd9 	bl	8000928 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf1      	blt.n	8001168 <_write+0x12>
  }
  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_close>:

int _close(int file)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011b6:	605a      	str	r2, [r3, #4]
  return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <_isatty>:

int _isatty(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f006 fab4 	bl	8007794 <__errno>
 800122c:	4603      	mov	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	4a05      	ldr	r2, [pc, #20]	@ (800125c <_sbrk+0x64>)
 8001248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20018000 	.word	0x20018000
 8001258:	00000400 	.word	0x00000400
 800125c:	20000754 	.word	0x20000754
 8001260:	20007fb8 	.word	0x20007fb8

08001264 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 800128e:	4a15      	ldr	r2, [pc, #84]	@ (80012e4 <MX_USART2_UART_Init+0x5c>)
 8001290:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_USART2_UART_Init+0x58>)
 80012cc:	f003 f910 	bl	80044f0 <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012d6:	f7ff fd97 	bl	8000e08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000758 	.word	0x20000758
 80012e4:	40004400 	.word	0x40004400

080012e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b0ac      	sub	sp, #176	@ 0xb0
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2288      	movs	r2, #136	@ 0x88
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f006 fa3b 	bl	8007784 <memset>
  if(uartHandle->Instance==USART2)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a25      	ldr	r2, [pc, #148]	@ (80013a8 <HAL_UART_MspInit+0xc0>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d143      	bne.n	80013a0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001318:	2302      	movs	r3, #2
 800131a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800131c:	2300      	movs	r3, #0
 800131e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4618      	mov	r0, r3
 8001326:	f001 faa5 	bl	8002874 <HAL_RCCEx_PeriphCLKConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001330:	f7ff fd6a 	bl	8000e08 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001334:	4b1d      	ldr	r3, [pc, #116]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 8001336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001338:	4a1c      	ldr	r2, [pc, #112]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 800133a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800133e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001340:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 8001342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 800134e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001350:	4a16      	ldr	r2, [pc, #88]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001358:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <HAL_UART_MspInit+0xc4>)
 800135a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001364:	230c      	movs	r3, #12
 8001366:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800137c:	2307      	movs	r3, #7
 800137e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001382:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001386:	4619      	mov	r1, r3
 8001388:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800138c:	f000 fa00 	bl	8001790 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001390:	2200      	movs	r2, #0
 8001392:	2105      	movs	r1, #5
 8001394:	2026      	movs	r0, #38	@ 0x26
 8001396:	f000 f951 	bl	800163c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800139a:	2026      	movs	r0, #38	@ 0x26
 800139c:	f000 f96a 	bl	8001674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013a0:	bf00      	nop
 80013a2:	37b0      	adds	r7, #176	@ 0xb0
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40021000 	.word	0x40021000

080013b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013b4:	f7ff ff56 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013b8:	480c      	ldr	r0, [pc, #48]	@ (80013ec <LoopForever+0x6>)
  ldr r1, =_edata
 80013ba:	490d      	ldr	r1, [pc, #52]	@ (80013f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013bc:	4a0d      	ldr	r2, [pc, #52]	@ (80013f4 <LoopForever+0xe>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c0:	e002      	b.n	80013c8 <LoopCopyDataInit>

080013c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c6:	3304      	adds	r3, #4

080013c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013cc:	d3f9      	bcc.n	80013c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ce:	4a0a      	ldr	r2, [pc, #40]	@ (80013f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013d0:	4c0a      	ldr	r4, [pc, #40]	@ (80013fc <LoopForever+0x16>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d4:	e001      	b.n	80013da <LoopFillZerobss>

080013d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d8:	3204      	adds	r2, #4

080013da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013dc:	d3fb      	bcc.n	80013d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013de:	f006 f9df 	bl	80077a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013e2:	f7ff fc3f 	bl	8000c64 <main>

080013e6 <LoopForever>:

LoopForever:
    b LoopForever
 80013e6:	e7fe      	b.n	80013e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f0:	200003e4 	.word	0x200003e4
  ldr r2, =_sidata
 80013f4:	08008c38 	.word	0x08008c38
  ldr r2, =_sbss
 80013f8:	200003e4 	.word	0x200003e4
  ldr r4, =_ebss
 80013fc:	20007fb4 	.word	0x20007fb4

08001400 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001400:	e7fe      	b.n	8001400 <ADC1_2_IRQHandler>
	...

08001404 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800140e:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <HAL_Init+0x3c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a0b      	ldr	r2, [pc, #44]	@ (8001440 <HAL_Init+0x3c>)
 8001414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001418:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800141a:	2003      	movs	r0, #3
 800141c:	f000 f903 	bl	8001626 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001420:	200f      	movs	r0, #15
 8001422:	f7ff fdc7 	bl	8000fb4 <HAL_InitTick>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	71fb      	strb	r3, [r7, #7]
 8001430:	e001      	b.n	8001436 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001432:	f7ff fd97 	bl	8000f64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001436:	79fb      	ldrb	r3, [r7, #7]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40022000 	.word	0x40022000

08001444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_IncTick+0x20>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <HAL_IncTick+0x24>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a04      	ldr	r2, [pc, #16]	@ (8001468 <HAL_IncTick+0x24>)
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000380 	.word	0x20000380
 8001468:	200007e0 	.word	0x200007e0

0800146c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return uwTick;
 8001470:	4b03      	ldr	r3, [pc, #12]	@ (8001480 <HAL_GetTick+0x14>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	200007e0 	.word	0x200007e0

08001484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800148c:	f7ff ffee 	bl	800146c <HAL_GetTick>
 8001490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800149c:	d005      	beq.n	80014aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800149e:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <HAL_Delay+0x44>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014aa:	bf00      	nop
 80014ac:	f7ff ffde 	bl	800146c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d8f7      	bhi.n	80014ac <HAL_Delay+0x28>
  {
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000380 	.word	0x20000380

080014cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014e8:	4013      	ands	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fe:	4a04      	ldr	r2, [pc, #16]	@ (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	60d3      	str	r3, [r2, #12]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001518:	4b04      	ldr	r3, [pc, #16]	@ (800152c <__NVIC_GetPriorityGrouping+0x18>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	f003 0307 	and.w	r3, r3, #7
}
 8001522:	4618      	mov	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153e:	2b00      	cmp	r3, #0
 8001540:	db0b      	blt.n	800155a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	f003 021f 	and.w	r2, r3, #31
 8001548:	4907      	ldr	r1, [pc, #28]	@ (8001568 <__NVIC_EnableIRQ+0x38>)
 800154a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	2001      	movs	r0, #1
 8001552:	fa00 f202 	lsl.w	r2, r0, r2
 8001556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000e100 	.word	0xe000e100

0800156c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	6039      	str	r1, [r7, #0]
 8001576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157c:	2b00      	cmp	r3, #0
 800157e:	db0a      	blt.n	8001596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	b2da      	uxtb	r2, r3
 8001584:	490c      	ldr	r1, [pc, #48]	@ (80015b8 <__NVIC_SetPriority+0x4c>)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	0112      	lsls	r2, r2, #4
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	440b      	add	r3, r1
 8001590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001594:	e00a      	b.n	80015ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4908      	ldr	r1, [pc, #32]	@ (80015bc <__NVIC_SetPriority+0x50>)
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	3b04      	subs	r3, #4
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	440b      	add	r3, r1
 80015aa:	761a      	strb	r2, [r3, #24]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000e100 	.word	0xe000e100
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b089      	sub	sp, #36	@ 0x24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f1c3 0307 	rsb	r3, r3, #7
 80015da:	2b04      	cmp	r3, #4
 80015dc:	bf28      	it	cs
 80015de:	2304      	movcs	r3, #4
 80015e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3304      	adds	r3, #4
 80015e6:	2b06      	cmp	r3, #6
 80015e8:	d902      	bls.n	80015f0 <NVIC_EncodePriority+0x30>
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3b03      	subs	r3, #3
 80015ee:	e000      	b.n	80015f2 <NVIC_EncodePriority+0x32>
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43da      	mvns	r2, r3
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	401a      	ands	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001608:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	fa01 f303 	lsl.w	r3, r1, r3
 8001612:	43d9      	mvns	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001618:	4313      	orrs	r3, r2
         );
}
 800161a:	4618      	mov	r0, r3
 800161c:	3724      	adds	r7, #36	@ 0x24
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff4c 	bl	80014cc <__NVIC_SetPriorityGrouping>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800164e:	f7ff ff61 	bl	8001514 <__NVIC_GetPriorityGrouping>
 8001652:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	68b9      	ldr	r1, [r7, #8]
 8001658:	6978      	ldr	r0, [r7, #20]
 800165a:	f7ff ffb1 	bl	80015c0 <NVIC_EncodePriority>
 800165e:	4602      	mov	r2, r0
 8001660:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001664:	4611      	mov	r1, r2
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff ff80 	bl	800156c <__NVIC_SetPriority>
}
 800166c:	bf00      	nop
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff ff54 	bl	8001530 <__NVIC_EnableIRQ>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d008      	beq.n	80016ba <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2204      	movs	r2, #4
 80016ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e022      	b.n	8001700 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 020e 	bic.w	r2, r2, #14
 80016c8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 0201 	bic.w	r2, r2, #1
 80016d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f003 021c 	and.w	r2, r3, #28
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	2101      	movs	r1, #1
 80016e8:	fa01 f202 	lsl.w	r2, r1, r2
 80016ec:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001700:	4618      	mov	r0, r3
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001714:	2300      	movs	r3, #0
 8001716:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d005      	beq.n	8001730 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2204      	movs	r2, #4
 8001728:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
 800172e:	e029      	b.n	8001784 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f022 020e 	bic.w	r2, r2, #14
 800173e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 0201 	bic.w	r2, r2, #1
 800174e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001754:	f003 021c 	and.w	r2, r3, #28
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	2101      	movs	r1, #1
 800175e:	fa01 f202 	lsl.w	r2, r1, r2
 8001762:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	4798      	blx	r3
    }
  }
  return status;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800179e:	e17f      	b.n	8001aa0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2101      	movs	r1, #1
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ac:	4013      	ands	r3, r2
 80017ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 8171 	beq.w	8001a9a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d005      	beq.n	80017d0 <HAL_GPIO_Init+0x40>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0303 	and.w	r3, r3, #3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d130      	bne.n	8001832 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	2203      	movs	r2, #3
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001806:	2201      	movs	r2, #1
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4013      	ands	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	f003 0201 	and.w	r2, r3, #1
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	2b03      	cmp	r3, #3
 800183c:	d118      	bne.n	8001870 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001844:	2201      	movs	r2, #1
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	08db      	lsrs	r3, r3, #3
 800185a:	f003 0201 	and.w	r2, r3, #1
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	4313      	orrs	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	2b03      	cmp	r3, #3
 800187a:	d017      	beq.n	80018ac <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	2203      	movs	r2, #3
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4013      	ands	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d123      	bne.n	8001900 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	08da      	lsrs	r2, r3, #3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3208      	adds	r2, #8
 80018c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f003 0307 	and.w	r3, r3, #7
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	220f      	movs	r2, #15
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	08da      	lsrs	r2, r3, #3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3208      	adds	r2, #8
 80018fa:	6939      	ldr	r1, [r7, #16]
 80018fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	2203      	movs	r2, #3
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0203 	and.w	r2, r3, #3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800193c:	2b00      	cmp	r3, #0
 800193e:	f000 80ac 	beq.w	8001a9a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac0 <HAL_GPIO_Init+0x330>)
 8001944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001946:	4a5e      	ldr	r2, [pc, #376]	@ (8001ac0 <HAL_GPIO_Init+0x330>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6613      	str	r3, [r2, #96]	@ 0x60
 800194e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <HAL_GPIO_Init+0x330>)
 8001950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800195a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ac4 <HAL_GPIO_Init+0x334>)
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	089b      	lsrs	r3, r3, #2
 8001960:	3302      	adds	r3, #2
 8001962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f003 0303 	and.w	r3, r3, #3
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	220f      	movs	r2, #15
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	4013      	ands	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001984:	d025      	beq.n	80019d2 <HAL_GPIO_Init+0x242>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4f      	ldr	r2, [pc, #316]	@ (8001ac8 <HAL_GPIO_Init+0x338>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d01f      	beq.n	80019ce <HAL_GPIO_Init+0x23e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4e      	ldr	r2, [pc, #312]	@ (8001acc <HAL_GPIO_Init+0x33c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d019      	beq.n	80019ca <HAL_GPIO_Init+0x23a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4d      	ldr	r2, [pc, #308]	@ (8001ad0 <HAL_GPIO_Init+0x340>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d013      	beq.n	80019c6 <HAL_GPIO_Init+0x236>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a4c      	ldr	r2, [pc, #304]	@ (8001ad4 <HAL_GPIO_Init+0x344>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d00d      	beq.n	80019c2 <HAL_GPIO_Init+0x232>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ad8 <HAL_GPIO_Init+0x348>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d007      	beq.n	80019be <HAL_GPIO_Init+0x22e>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a4a      	ldr	r2, [pc, #296]	@ (8001adc <HAL_GPIO_Init+0x34c>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d101      	bne.n	80019ba <HAL_GPIO_Init+0x22a>
 80019b6:	2306      	movs	r3, #6
 80019b8:	e00c      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019ba:	2307      	movs	r3, #7
 80019bc:	e00a      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019be:	2305      	movs	r3, #5
 80019c0:	e008      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019c2:	2304      	movs	r3, #4
 80019c4:	e006      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019c6:	2303      	movs	r3, #3
 80019c8:	e004      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019ca:	2302      	movs	r3, #2
 80019cc:	e002      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019ce:	2301      	movs	r3, #1
 80019d0:	e000      	b.n	80019d4 <HAL_GPIO_Init+0x244>
 80019d2:	2300      	movs	r3, #0
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	f002 0203 	and.w	r2, r2, #3
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	4093      	lsls	r3, r2
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019e4:	4937      	ldr	r1, [pc, #220]	@ (8001ac4 <HAL_GPIO_Init+0x334>)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	089b      	lsrs	r3, r3, #2
 80019ea:	3302      	adds	r3, #2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019f2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a16:	4a32      	ldr	r2, [pc, #200]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a1c:	4b30      	ldr	r3, [pc, #192]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	43db      	mvns	r3, r3
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a40:	4a27      	ldr	r2, [pc, #156]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a46:	4b26      	ldr	r3, [pc, #152]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d003      	beq.n	8001a6a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a6a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a94:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <HAL_GPIO_Init+0x350>)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f47f ae78 	bne.w	80017a0 <HAL_GPIO_Init+0x10>
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	48000400 	.word	0x48000400
 8001acc:	48000800 	.word	0x48000800
 8001ad0:	48000c00 	.word	0x48000c00
 8001ad4:	48001000 	.word	0x48001000
 8001ad8:	48001400 	.word	0x48001400
 8001adc:	48001800 	.word	0x48001800
 8001ae0:	40010400 	.word	0x40010400

08001ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	807b      	strh	r3, [r7, #2]
 8001af0:	4613      	mov	r3, r2
 8001af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af4:	787b      	ldrb	r3, [r7, #1]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b00:	e002      	b.n	8001b08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b02:	887a      	ldrh	r2, [r7, #2]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b26:	887a      	ldrh	r2, [r7, #2]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	041a      	lsls	r2, r3, #16
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43d9      	mvns	r1, r3
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	400b      	ands	r3, r1
 8001b36:	431a      	orrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	619a      	str	r2, [r3, #24]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b4c:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <HAL_PWREx_GetVoltageRange+0x18>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40007000 	.word	0x40007000

08001b64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b72:	d130      	bne.n	8001bd6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b74:	4b23      	ldr	r3, [pc, #140]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b80:	d038      	beq.n	8001bf4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b82:	4b20      	ldr	r3, [pc, #128]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b90:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b92:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2232      	movs	r2, #50	@ 0x32
 8001b98:	fb02 f303 	mul.w	r3, r2, r3
 8001b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001c0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba2:	0c9b      	lsrs	r3, r3, #18
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ba8:	e002      	b.n	8001bb0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bbc:	d102      	bne.n	8001bc4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1f2      	bne.n	8001baa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bd0:	d110      	bne.n	8001bf4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e00f      	b.n	8001bf6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001be2:	d007      	beq.n	8001bf4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bec:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bf2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	40007000 	.word	0x40007000
 8001c08:	20000378 	.word	0x20000378
 8001c0c:	431bde83 	.word	0x431bde83

08001c10 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b088      	sub	sp, #32
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e3ca      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c22:	4b97      	ldr	r3, [pc, #604]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c2c:	4b94      	ldr	r3, [pc, #592]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80e4 	beq.w	8001e0c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_RCC_OscConfig+0x4a>
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	2b0c      	cmp	r3, #12
 8001c4e:	f040 808b 	bne.w	8001d68 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	f040 8087 	bne.w	8001d68 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c5a:	4b89      	ldr	r3, [pc, #548]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <HAL_RCC_OscConfig+0x62>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e3a2      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1a      	ldr	r2, [r3, #32]
 8001c76:	4b82      	ldr	r3, [pc, #520]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d004      	beq.n	8001c8c <HAL_RCC_OscConfig+0x7c>
 8001c82:	4b7f      	ldr	r3, [pc, #508]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c8a:	e005      	b.n	8001c98 <HAL_RCC_OscConfig+0x88>
 8001c8c:	4b7c      	ldr	r3, [pc, #496]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d223      	bcs.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 fd87 	bl	80027b4 <RCC_SetFlashLatencyFromMSIRange>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e383      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cb0:	4b73      	ldr	r3, [pc, #460]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a72      	ldr	r2, [pc, #456]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cb6:	f043 0308 	orr.w	r3, r3, #8
 8001cba:	6013      	str	r3, [r2, #0]
 8001cbc:	4b70      	ldr	r3, [pc, #448]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	496d      	ldr	r1, [pc, #436]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cce:	4b6c      	ldr	r3, [pc, #432]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	021b      	lsls	r3, r3, #8
 8001cdc:	4968      	ldr	r1, [pc, #416]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	604b      	str	r3, [r1, #4]
 8001ce2:	e025      	b.n	8001d30 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce4:	4b66      	ldr	r3, [pc, #408]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a65      	ldr	r2, [pc, #404]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cea:	f043 0308 	orr.w	r3, r3, #8
 8001cee:	6013      	str	r3, [r2, #0]
 8001cf0:	4b63      	ldr	r3, [pc, #396]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a1b      	ldr	r3, [r3, #32]
 8001cfc:	4960      	ldr	r1, [pc, #384]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d02:	4b5f      	ldr	r3, [pc, #380]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	021b      	lsls	r3, r3, #8
 8001d10:	495b      	ldr	r1, [pc, #364]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d12:	4313      	orrs	r3, r2
 8001d14:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d109      	bne.n	8001d30 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 fd47 	bl	80027b4 <RCC_SetFlashLatencyFromMSIRange>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e343      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d30:	f000 fc4a 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 8001d34:	4602      	mov	r2, r0
 8001d36:	4b52      	ldr	r3, [pc, #328]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	091b      	lsrs	r3, r3, #4
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	4950      	ldr	r1, [pc, #320]	@ (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d42:	5ccb      	ldrb	r3, [r1, r3]
 8001d44:	f003 031f 	and.w	r3, r3, #31
 8001d48:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001d4e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d50:	4b4e      	ldr	r3, [pc, #312]	@ (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff f92d 	bl	8000fb4 <HAL_InitTick>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d052      	beq.n	8001e0a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	e327      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d032      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d70:	4b43      	ldr	r3, [pc, #268]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a42      	ldr	r2, [pc, #264]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fb76 	bl	800146c <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d84:	f7ff fb72 	bl	800146c <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e310      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d96:	4b3a      	ldr	r3, [pc, #232]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0f0      	beq.n	8001d84 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001da2:	4b37      	ldr	r3, [pc, #220]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a36      	ldr	r2, [pc, #216]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001da8:	f043 0308 	orr.w	r3, r3, #8
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b34      	ldr	r3, [pc, #208]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4931      	ldr	r1, [pc, #196]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dc0:	4b2f      	ldr	r3, [pc, #188]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69db      	ldr	r3, [r3, #28]
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	492c      	ldr	r1, [pc, #176]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
 8001dd4:	e01a      	b.n	8001e0c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a29      	ldr	r2, [pc, #164]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001ddc:	f023 0301 	bic.w	r3, r3, #1
 8001de0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001de2:	f7ff fb43 	bl	800146c <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dea:	f7ff fb3f 	bl	800146c <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e2dd      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dfc:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1f0      	bne.n	8001dea <HAL_RCC_OscConfig+0x1da>
 8001e08:	e000      	b.n	8001e0c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e0a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d074      	beq.n	8001f02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2b08      	cmp	r3, #8
 8001e1c:	d005      	beq.n	8001e2a <HAL_RCC_OscConfig+0x21a>
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	2b0c      	cmp	r3, #12
 8001e22:	d10e      	bne.n	8001e42 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	2b03      	cmp	r3, #3
 8001e28:	d10b      	bne.n	8001e42 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d064      	beq.n	8001f00 <HAL_RCC_OscConfig+0x2f0>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d160      	bne.n	8001f00 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e2ba      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x24a>
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0b      	ldr	r2, [pc, #44]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	e026      	b.n	8001ea8 <HAL_RCC_OscConfig+0x298>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e62:	d115      	bne.n	8001e90 <HAL_RCC_OscConfig+0x280>
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a05      	ldr	r2, [pc, #20]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	4b03      	ldr	r3, [pc, #12]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a02      	ldr	r2, [pc, #8]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	e014      	b.n	8001ea8 <HAL_RCC_OscConfig+0x298>
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	08008aac 	.word	0x08008aac
 8001e88:	20000378 	.word	0x20000378
 8001e8c:	2000037c 	.word	0x2000037c
 8001e90:	4ba0      	ldr	r3, [pc, #640]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a9f      	ldr	r2, [pc, #636]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e9a:	6013      	str	r3, [r2, #0]
 8001e9c:	4b9d      	ldr	r3, [pc, #628]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a9c      	ldr	r2, [pc, #624]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001ea2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ea6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d013      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb0:	f7ff fadc 	bl	800146c <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb8:	f7ff fad8 	bl	800146c <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b64      	cmp	r3, #100	@ 0x64
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e276      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eca:	4b92      	ldr	r3, [pc, #584]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x2a8>
 8001ed6:	e014      	b.n	8001f02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fac8 	bl	800146c <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee0:	f7ff fac4 	bl	800146c <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b64      	cmp	r3, #100	@ 0x64
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e262      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ef2:	4b88      	ldr	r3, [pc, #544]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1f0      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2d0>
 8001efe:	e000      	b.n	8001f02 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d060      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d005      	beq.n	8001f20 <HAL_RCC_OscConfig+0x310>
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2b0c      	cmp	r3, #12
 8001f18:	d119      	bne.n	8001f4e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d116      	bne.n	8001f4e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f20:	4b7c      	ldr	r3, [pc, #496]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_OscConfig+0x328>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e23f      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f38:	4b76      	ldr	r3, [pc, #472]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	061b      	lsls	r3, r3, #24
 8001f46:	4973      	ldr	r1, [pc, #460]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f4c:	e040      	b.n	8001fd0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d023      	beq.n	8001f9e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f56:	4b6f      	ldr	r3, [pc, #444]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a6e      	ldr	r2, [pc, #440]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f62:	f7ff fa83 	bl	800146c <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6a:	f7ff fa7f 	bl	800146c <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e21d      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f7c:	4b65      	ldr	r3, [pc, #404]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f88:	4b62      	ldr	r3, [pc, #392]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	061b      	lsls	r3, r3, #24
 8001f96:	495f      	ldr	r1, [pc, #380]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]
 8001f9c:	e018      	b.n	8001fd0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a5c      	ldr	r2, [pc, #368]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001faa:	f7ff fa5f 	bl	800146c <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb2:	f7ff fa5b 	bl	800146c <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e1f9      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fc4:	4b53      	ldr	r3, [pc, #332]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1f0      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d03c      	beq.n	8002056 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d01c      	beq.n	800201e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fea:	4a4a      	ldr	r2, [pc, #296]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff4:	f7ff fa3a 	bl	800146c <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7ff fa36 	bl	800146c <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e1d4      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800200e:	4b41      	ldr	r3, [pc, #260]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0ef      	beq.n	8001ffc <HAL_RCC_OscConfig+0x3ec>
 800201c:	e01b      	b.n	8002056 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800201e:	4b3d      	ldr	r3, [pc, #244]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002024:	4a3b      	ldr	r2, [pc, #236]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002026:	f023 0301 	bic.w	r3, r3, #1
 800202a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202e:	f7ff fa1d 	bl	800146c <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002036:	f7ff fa19 	bl	800146c <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e1b7      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002048:	4b32      	ldr	r3, [pc, #200]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 800204a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1ef      	bne.n	8002036 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 80a6 	beq.w	80021b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002064:	2300      	movs	r3, #0
 8002066:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002068:	4b2a      	ldr	r3, [pc, #168]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10d      	bne.n	8002090 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002074:	4b27      	ldr	r3, [pc, #156]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002078:	4a26      	ldr	r2, [pc, #152]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 800207a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800207e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002080:	4b24      	ldr	r3, [pc, #144]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800208c:	2301      	movs	r3, #1
 800208e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002090:	4b21      	ldr	r3, [pc, #132]	@ (8002118 <HAL_RCC_OscConfig+0x508>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002098:	2b00      	cmp	r3, #0
 800209a:	d118      	bne.n	80020ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800209c:	4b1e      	ldr	r3, [pc, #120]	@ (8002118 <HAL_RCC_OscConfig+0x508>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002118 <HAL_RCC_OscConfig+0x508>)
 80020a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020a8:	f7ff f9e0 	bl	800146c <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020b0:	f7ff f9dc 	bl	800146c <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e17a      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020c2:	4b15      	ldr	r3, [pc, #84]	@ (8002118 <HAL_RCC_OscConfig+0x508>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0f0      	beq.n	80020b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d108      	bne.n	80020e8 <HAL_RCC_OscConfig+0x4d8>
 80020d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 80020d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020e6:	e029      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d115      	bne.n	800211c <HAL_RCC_OscConfig+0x50c>
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 80020f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f6:	4a07      	ldr	r2, [pc, #28]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 80020f8:	f043 0304 	orr.w	r3, r3, #4
 80020fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002100:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002106:	4a03      	ldr	r2, [pc, #12]	@ (8002114 <HAL_RCC_OscConfig+0x504>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002110:	e014      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
 8002112:	bf00      	nop
 8002114:	40021000 	.word	0x40021000
 8002118:	40007000 	.word	0x40007000
 800211c:	4b9c      	ldr	r3, [pc, #624]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002122:	4a9b      	ldr	r2, [pc, #620]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800212c:	4b98      	ldr	r3, [pc, #608]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800212e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002132:	4a97      	ldr	r2, [pc, #604]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002134:	f023 0304 	bic.w	r3, r3, #4
 8002138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d016      	beq.n	8002172 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002144:	f7ff f992 	bl	800146c <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800214a:	e00a      	b.n	8002162 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214c:	f7ff f98e 	bl	800146c <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215a:	4293      	cmp	r3, r2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e12a      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002162:	4b8b      	ldr	r3, [pc, #556]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0ed      	beq.n	800214c <HAL_RCC_OscConfig+0x53c>
 8002170:	e015      	b.n	800219e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002172:	f7ff f97b 	bl	800146c <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002178:	e00a      	b.n	8002190 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800217a:	f7ff f977 	bl	800146c <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002188:	4293      	cmp	r3, r2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e113      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002190:	4b7f      	ldr	r3, [pc, #508]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1ed      	bne.n	800217a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800219e:	7ffb      	ldrb	r3, [r7, #31]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d105      	bne.n	80021b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021a4:	4b7a      	ldr	r3, [pc, #488]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a8:	4a79      	ldr	r2, [pc, #484]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80021aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021ae:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 80fe 	beq.w	80023b6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021be:	2b02      	cmp	r3, #2
 80021c0:	f040 80d0 	bne.w	8002364 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80021c4:	4b72      	ldr	r3, [pc, #456]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f003 0203 	and.w	r2, r3, #3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d130      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	3b01      	subs	r3, #1
 80021e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d127      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d11f      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002204:	2a07      	cmp	r2, #7
 8002206:	bf14      	ite	ne
 8002208:	2201      	movne	r2, #1
 800220a:	2200      	moveq	r2, #0
 800220c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800220e:	4293      	cmp	r3, r2
 8002210:	d113      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800221c:	085b      	lsrs	r3, r3, #1
 800221e:	3b01      	subs	r3, #1
 8002220:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002222:	429a      	cmp	r2, r3
 8002224:	d109      	bne.n	800223a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	085b      	lsrs	r3, r3, #1
 8002232:	3b01      	subs	r3, #1
 8002234:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002236:	429a      	cmp	r2, r3
 8002238:	d06e      	beq.n	8002318 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	2b0c      	cmp	r3, #12
 800223e:	d069      	beq.n	8002314 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002240:	4b53      	ldr	r3, [pc, #332]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d105      	bne.n	8002258 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800224c:	4b50      	ldr	r3, [pc, #320]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0ad      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800225c:	4b4c      	ldr	r3, [pc, #304]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a4b      	ldr	r2, [pc, #300]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002266:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002268:	f7ff f900 	bl	800146c <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002270:	f7ff f8fc 	bl	800146c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e09a      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002282:	4b43      	ldr	r3, [pc, #268]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800228e:	4b40      	ldr	r3, [pc, #256]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	4b40      	ldr	r3, [pc, #256]	@ (8002394 <HAL_RCC_OscConfig+0x784>)
 8002294:	4013      	ands	r3, r2
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800229e:	3a01      	subs	r2, #1
 80022a0:	0112      	lsls	r2, r2, #4
 80022a2:	4311      	orrs	r1, r2
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80022a8:	0212      	lsls	r2, r2, #8
 80022aa:	4311      	orrs	r1, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80022b0:	0852      	lsrs	r2, r2, #1
 80022b2:	3a01      	subs	r2, #1
 80022b4:	0552      	lsls	r2, r2, #21
 80022b6:	4311      	orrs	r1, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022bc:	0852      	lsrs	r2, r2, #1
 80022be:	3a01      	subs	r2, #1
 80022c0:	0652      	lsls	r2, r2, #25
 80022c2:	4311      	orrs	r1, r2
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022c8:	0912      	lsrs	r2, r2, #4
 80022ca:	0452      	lsls	r2, r2, #17
 80022cc:	430a      	orrs	r2, r1
 80022ce:	4930      	ldr	r1, [pc, #192]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80022d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80022da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022de:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 80022e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022ea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022ec:	f7ff f8be 	bl	800146c <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f4:	f7ff f8ba 	bl	800146c <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e058      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002306:	4b22      	ldr	r3, [pc, #136]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0f0      	beq.n	80022f4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002312:	e050      	b.n	80023b6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e04f      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002318:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d148      	bne.n	80023b6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002324:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a19      	ldr	r2, [pc, #100]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800232a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800232e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002330:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4a16      	ldr	r2, [pc, #88]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002336:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800233a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800233c:	f7ff f896 	bl	800146c <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002344:	f7ff f892 	bl	800146c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e030      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0x734>
 8002362:	e028      	b.n	80023b6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2b0c      	cmp	r3, #12
 8002368:	d023      	beq.n	80023b2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a08      	ldr	r2, [pc, #32]	@ (8002390 <HAL_RCC_OscConfig+0x780>)
 8002370:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002374:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002376:	f7ff f879 	bl	800146c <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800237c:	e00c      	b.n	8002398 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800237e:	f7ff f875 	bl	800146c <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d905      	bls.n	8002398 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e013      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
 8002390:	40021000 	.word	0x40021000
 8002394:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <HAL_RCC_OscConfig+0x7b0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1ec      	bne.n	800237e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80023a4:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <HAL_RCC_OscConfig+0x7b0>)
 80023a6:	68da      	ldr	r2, [r3, #12]
 80023a8:	4905      	ldr	r1, [pc, #20]	@ (80023c0 <HAL_RCC_OscConfig+0x7b0>)
 80023aa:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <HAL_RCC_OscConfig+0x7b4>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	60cb      	str	r3, [r1, #12]
 80023b0:	e001      	b.n	80023b6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3720      	adds	r7, #32
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40021000 	.word	0x40021000
 80023c4:	feeefffc 	.word	0xfeeefffc

080023c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0e7      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b75      	ldr	r3, [pc, #468]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d910      	bls.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b72      	ldr	r3, [pc, #456]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4970      	ldr	r1, [pc, #448]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b6e      	ldr	r3, [pc, #440]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0cf      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d010      	beq.n	800243a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	4b66      	ldr	r3, [pc, #408]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002424:	429a      	cmp	r2, r3
 8002426:	d908      	bls.n	800243a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002428:	4b63      	ldr	r3, [pc, #396]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	4960      	ldr	r1, [pc, #384]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002436:	4313      	orrs	r3, r2
 8002438:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b00      	cmp	r3, #0
 8002444:	d04c      	beq.n	80024e0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b03      	cmp	r3, #3
 800244c:	d107      	bne.n	800245e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244e:	4b5a      	ldr	r3, [pc, #360]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d121      	bne.n	800249e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e0a6      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b02      	cmp	r3, #2
 8002464:	d107      	bne.n	8002476 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002466:	4b54      	ldr	r3, [pc, #336]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d115      	bne.n	800249e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e09a      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d107      	bne.n	800248e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800247e:	4b4e      	ldr	r3, [pc, #312]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d109      	bne.n	800249e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e08e      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800248e:	4b4a      	ldr	r3, [pc, #296]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e086      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800249e:	4b46      	ldr	r3, [pc, #280]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f023 0203 	bic.w	r2, r3, #3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4943      	ldr	r1, [pc, #268]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024b0:	f7fe ffdc 	bl	800146c <HAL_GetTick>
 80024b4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024b6:	e00a      	b.n	80024ce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024b8:	f7fe ffd8 	bl	800146c <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e06e      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ce:	4b3a      	ldr	r3, [pc, #232]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 020c 	and.w	r2, r3, #12
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	429a      	cmp	r2, r3
 80024de:	d1eb      	bne.n	80024b8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d010      	beq.n	800250e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	4b31      	ldr	r3, [pc, #196]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d208      	bcs.n	800250e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024fc:	4b2e      	ldr	r3, [pc, #184]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	492b      	ldr	r1, [pc, #172]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 800250a:	4313      	orrs	r3, r2
 800250c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800250e:	4b29      	ldr	r3, [pc, #164]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d210      	bcs.n	800253e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251c:	4b25      	ldr	r3, [pc, #148]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f023 0207 	bic.w	r2, r3, #7
 8002524:	4923      	ldr	r1, [pc, #140]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	4313      	orrs	r3, r2
 800252a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800252c:	4b21      	ldr	r3, [pc, #132]	@ (80025b4 <HAL_RCC_ClockConfig+0x1ec>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d001      	beq.n	800253e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e036      	b.n	80025ac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	2b00      	cmp	r3, #0
 8002548:	d008      	beq.n	800255c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800254a:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	4918      	ldr	r1, [pc, #96]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002558:	4313      	orrs	r3, r2
 800255a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d009      	beq.n	800257c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002568:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	4910      	ldr	r1, [pc, #64]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002578:	4313      	orrs	r3, r2
 800257a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800257c:	f000 f824 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 8002580:	4602      	mov	r2, r0
 8002582:	4b0d      	ldr	r3, [pc, #52]	@ (80025b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	f003 030f 	and.w	r3, r3, #15
 800258c:	490b      	ldr	r1, [pc, #44]	@ (80025bc <HAL_RCC_ClockConfig+0x1f4>)
 800258e:	5ccb      	ldrb	r3, [r1, r3]
 8002590:	f003 031f 	and.w	r3, r3, #31
 8002594:	fa22 f303 	lsr.w	r3, r2, r3
 8002598:	4a09      	ldr	r2, [pc, #36]	@ (80025c0 <HAL_RCC_ClockConfig+0x1f8>)
 800259a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800259c:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <HAL_RCC_ClockConfig+0x1fc>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fe fd07 	bl	8000fb4 <HAL_InitTick>
 80025a6:	4603      	mov	r3, r0
 80025a8:	72fb      	strb	r3, [r7, #11]

  return status;
 80025aa:	7afb      	ldrb	r3, [r7, #11]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40022000 	.word	0x40022000
 80025b8:	40021000 	.word	0x40021000
 80025bc:	08008aac 	.word	0x08008aac
 80025c0:	20000378 	.word	0x20000378
 80025c4:	2000037c 	.word	0x2000037c

080025c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025d6:	4b3e      	ldr	r3, [pc, #248]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025e0:	4b3b      	ldr	r3, [pc, #236]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_GetSysClockFreq+0x34>
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	2b0c      	cmp	r3, #12
 80025f4:	d121      	bne.n	800263a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d11e      	bne.n	800263a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025fc:	4b34      	ldr	r3, [pc, #208]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d107      	bne.n	8002618 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002608:	4b31      	ldr	r3, [pc, #196]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800260a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260e:	0a1b      	lsrs	r3, r3, #8
 8002610:	f003 030f 	and.w	r3, r3, #15
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	e005      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002618:	4b2d      	ldr	r3, [pc, #180]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002624:	4a2b      	ldr	r2, [pc, #172]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002638:	e00a      	b.n	8002650 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	2b04      	cmp	r3, #4
 800263e:	d102      	bne.n	8002646 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002640:	4b25      	ldr	r3, [pc, #148]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	e004      	b.n	8002650 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	2b08      	cmp	r3, #8
 800264a:	d101      	bne.n	8002650 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800264c:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <HAL_RCC_GetSysClockFreq+0x114>)
 800264e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	2b0c      	cmp	r3, #12
 8002654:	d134      	bne.n	80026c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002656:	4b1e      	ldr	r3, [pc, #120]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f003 0303 	and.w	r3, r3, #3
 800265e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d003      	beq.n	800266e <HAL_RCC_GetSysClockFreq+0xa6>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d003      	beq.n	8002674 <HAL_RCC_GetSysClockFreq+0xac>
 800266c:	e005      	b.n	800267a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800266e:	4b1a      	ldr	r3, [pc, #104]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002670:	617b      	str	r3, [r7, #20]
      break;
 8002672:	e005      	b.n	8002680 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002674:	4b19      	ldr	r3, [pc, #100]	@ (80026dc <HAL_RCC_GetSysClockFreq+0x114>)
 8002676:	617b      	str	r3, [r7, #20]
      break;
 8002678:	e002      	b.n	8002680 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	617b      	str	r3, [r7, #20]
      break;
 800267e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002680:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	091b      	lsrs	r3, r3, #4
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	3301      	adds	r3, #1
 800268c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800268e:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	fb03 f202 	mul.w	r2, r3, r2
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026a6:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	0e5b      	lsrs	r3, r3, #25
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	3301      	adds	r3, #1
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026c0:	69bb      	ldr	r3, [r7, #24]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3724      	adds	r7, #36	@ 0x24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40021000 	.word	0x40021000
 80026d4:	08008ac4 	.word	0x08008ac4
 80026d8:	00f42400 	.word	0x00f42400
 80026dc:	007a1200 	.word	0x007a1200

080026e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026e4:	4b03      	ldr	r3, [pc, #12]	@ (80026f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80026e6:	681b      	ldr	r3, [r3, #0]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000378 	.word	0x20000378

080026f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026fc:	f7ff fff0 	bl	80026e0 <HAL_RCC_GetHCLKFreq>
 8002700:	4602      	mov	r2, r0
 8002702:	4b06      	ldr	r3, [pc, #24]	@ (800271c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	4904      	ldr	r1, [pc, #16]	@ (8002720 <HAL_RCC_GetPCLK1Freq+0x28>)
 800270e:	5ccb      	ldrb	r3, [r1, r3]
 8002710:	f003 031f 	and.w	r3, r3, #31
 8002714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000
 8002720:	08008abc 	.word	0x08008abc

08002724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002728:	f7ff ffda 	bl	80026e0 <HAL_RCC_GetHCLKFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	0adb      	lsrs	r3, r3, #11
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	4904      	ldr	r1, [pc, #16]	@ (800274c <HAL_RCC_GetPCLK2Freq+0x28>)
 800273a:	5ccb      	ldrb	r3, [r1, r3]
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002744:	4618      	mov	r0, r3
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40021000 	.word	0x40021000
 800274c:	08008abc 	.word	0x08008abc

08002750 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	220f      	movs	r2, #15
 800275e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002760:	4b12      	ldr	r3, [pc, #72]	@ (80027ac <HAL_RCC_GetClockConfig+0x5c>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 0203 	and.w	r2, r3, #3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800276c:	4b0f      	ldr	r3, [pc, #60]	@ (80027ac <HAL_RCC_GetClockConfig+0x5c>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002778:	4b0c      	ldr	r3, [pc, #48]	@ (80027ac <HAL_RCC_GetClockConfig+0x5c>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002784:	4b09      	ldr	r3, [pc, #36]	@ (80027ac <HAL_RCC_GetClockConfig+0x5c>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	08db      	lsrs	r3, r3, #3
 800278a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002792:	4b07      	ldr	r3, [pc, #28]	@ (80027b0 <HAL_RCC_GetClockConfig+0x60>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0207 	and.w	r2, r3, #7
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	601a      	str	r2, [r3, #0]
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40022000 	.word	0x40022000

080027b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80027bc:	2300      	movs	r3, #0
 80027be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027c0:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80027cc:	f7ff f9bc 	bl	8001b48 <HAL_PWREx_GetVoltageRange>
 80027d0:	6178      	str	r0, [r7, #20]
 80027d2:	e014      	b.n	80027fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80027d4:	4b25      	ldr	r3, [pc, #148]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d8:	4a24      	ldr	r2, [pc, #144]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027de:	6593      	str	r3, [r2, #88]	@ 0x58
 80027e0:	4b22      	ldr	r3, [pc, #136]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80027ec:	f7ff f9ac 	bl	8001b48 <HAL_PWREx_GetVoltageRange>
 80027f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80027f2:	4b1e      	ldr	r3, [pc, #120]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f6:	4a1d      	ldr	r2, [pc, #116]	@ (800286c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002804:	d10b      	bne.n	800281e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b80      	cmp	r3, #128	@ 0x80
 800280a:	d919      	bls.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002810:	d902      	bls.n	8002818 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002812:	2302      	movs	r3, #2
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	e013      	b.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002818:	2301      	movs	r3, #1
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	e010      	b.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b80      	cmp	r3, #128	@ 0x80
 8002822:	d902      	bls.n	800282a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002824:	2303      	movs	r3, #3
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	e00a      	b.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b80      	cmp	r3, #128	@ 0x80
 800282e:	d102      	bne.n	8002836 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002830:	2302      	movs	r3, #2
 8002832:	613b      	str	r3, [r7, #16]
 8002834:	e004      	b.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b70      	cmp	r3, #112	@ 0x70
 800283a:	d101      	bne.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800283c:	2301      	movs	r3, #1
 800283e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002840:	4b0b      	ldr	r3, [pc, #44]	@ (8002870 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f023 0207 	bic.w	r2, r3, #7
 8002848:	4909      	ldr	r1, [pc, #36]	@ (8002870 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4313      	orrs	r3, r2
 800284e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002850:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	429a      	cmp	r2, r3
 800285c:	d001      	beq.n	8002862 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021000 	.word	0x40021000
 8002870:	40022000 	.word	0x40022000

08002874 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800287c:	2300      	movs	r3, #0
 800287e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002880:	2300      	movs	r3, #0
 8002882:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800288c:	2b00      	cmp	r3, #0
 800288e:	d041      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002894:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002898:	d02a      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800289a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800289e:	d824      	bhi.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80028a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028a4:	d008      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80028a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028aa:	d81e      	bhi.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00a      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80028b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028b4:	d010      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80028b6:	e018      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028b8:	4b86      	ldr	r3, [pc, #536]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4a85      	ldr	r2, [pc, #532]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028c4:	e015      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3304      	adds	r3, #4
 80028ca:	2100      	movs	r1, #0
 80028cc:	4618      	mov	r0, r3
 80028ce:	f000 fabb 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 80028d2:	4603      	mov	r3, r0
 80028d4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028d6:	e00c      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3320      	adds	r3, #32
 80028dc:	2100      	movs	r1, #0
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fba6 	bl	8003030 <RCCEx_PLLSAI2_Config>
 80028e4:	4603      	mov	r3, r0
 80028e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028e8:	e003      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	74fb      	strb	r3, [r7, #19]
      break;
 80028ee:	e000      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80028f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028f2:	7cfb      	ldrb	r3, [r7, #19]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10b      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028f8:	4b76      	ldr	r3, [pc, #472]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002906:	4973      	ldr	r1, [pc, #460]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002908:	4313      	orrs	r3, r2
 800290a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800290e:	e001      	b.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002910:	7cfb      	ldrb	r3, [r7, #19]
 8002912:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d041      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002924:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002928:	d02a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800292a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800292e:	d824      	bhi.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002930:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002934:	d008      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002936:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800293a:	d81e      	bhi.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002940:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002944:	d010      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002946:	e018      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002948:	4b62      	ldr	r3, [pc, #392]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4a61      	ldr	r2, [pc, #388]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002952:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002954:	e015      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3304      	adds	r3, #4
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f000 fa73 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 8002962:	4603      	mov	r3, r0
 8002964:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002966:	e00c      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3320      	adds	r3, #32
 800296c:	2100      	movs	r1, #0
 800296e:	4618      	mov	r0, r3
 8002970:	f000 fb5e 	bl	8003030 <RCCEx_PLLSAI2_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002978:	e003      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	74fb      	strb	r3, [r7, #19]
      break;
 800297e:	e000      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002980:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10b      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002988:	4b52      	ldr	r3, [pc, #328]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002996:	494f      	ldr	r1, [pc, #316]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800299e:	e001      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80a0 	beq.w	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029b6:	4b47      	ldr	r3, [pc, #284]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00d      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029cc:	4b41      	ldr	r3, [pc, #260]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d0:	4a40      	ldr	r2, [pc, #256]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80029d8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e4:	2301      	movs	r3, #1
 80029e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029e8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a3a      	ldr	r2, [pc, #232]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029f4:	f7fe fd3a 	bl	800146c <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029fa:	e009      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fc:	f7fe fd36 	bl	800146c <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d902      	bls.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	74fb      	strb	r3, [r7, #19]
        break;
 8002a0e:	e005      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a10:	4b31      	ldr	r3, [pc, #196]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ef      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002a1c:	7cfb      	ldrb	r3, [r7, #19]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d15c      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a22:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01f      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d019      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a40:	4b24      	ldr	r3, [pc, #144]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a4c:	4b21      	ldr	r3, [pc, #132]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a52:	4a20      	ldr	r2, [pc, #128]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a62:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a6c:	4a19      	ldr	r2, [pc, #100]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d016      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fcf5 	bl	800146c <HAL_GetTick>
 8002a82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a84:	e00b      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a86:	f7fe fcf1 	bl	800146c <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d902      	bls.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	74fb      	strb	r3, [r7, #19]
            break;
 8002a9c:	e006      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0ec      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002aac:	7cfb      	ldrb	r3, [r7, #19]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ab2:	4b08      	ldr	r3, [pc, #32]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ac2:	4904      	ldr	r1, [pc, #16]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002aca:	e009      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002acc:	7cfb      	ldrb	r3, [r7, #19]
 8002ace:	74bb      	strb	r3, [r7, #18]
 8002ad0:	e006      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002adc:	7cfb      	ldrb	r3, [r7, #19]
 8002ade:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ae0:	7c7b      	ldrb	r3, [r7, #17]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d105      	bne.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae6:	4b9e      	ldr	r3, [pc, #632]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aea:	4a9d      	ldr	r2, [pc, #628]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002af0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00a      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002afe:	4b98      	ldr	r3, [pc, #608]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b04:	f023 0203 	bic.w	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0c:	4994      	ldr	r1, [pc, #592]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b20:	4b8f      	ldr	r3, [pc, #572]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b26:	f023 020c 	bic.w	r2, r3, #12
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b2e:	498c      	ldr	r1, [pc, #560]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b42:	4b87      	ldr	r3, [pc, #540]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	4983      	ldr	r1, [pc, #524]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00a      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b64:	4b7e      	ldr	r3, [pc, #504]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	497b      	ldr	r1, [pc, #492]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0310 	and.w	r3, r3, #16
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b86:	4b76      	ldr	r3, [pc, #472]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b94:	4972      	ldr	r1, [pc, #456]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0320 	and.w	r3, r3, #32
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00a      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ba8:	4b6d      	ldr	r3, [pc, #436]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb6:	496a      	ldr	r1, [pc, #424]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00a      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bca:	4b65      	ldr	r3, [pc, #404]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd8:	4961      	ldr	r1, [pc, #388]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bec:	4b5c      	ldr	r3, [pc, #368]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfa:	4959      	ldr	r1, [pc, #356]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c0e:	4b54      	ldr	r3, [pc, #336]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c14:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1c:	4950      	ldr	r1, [pc, #320]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00a      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c30:	4b4b      	ldr	r3, [pc, #300]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3e:	4948      	ldr	r1, [pc, #288]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00a      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c60:	493f      	ldr	r1, [pc, #252]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d028      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c74:	4b3a      	ldr	r3, [pc, #232]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c82:	4937      	ldr	r1, [pc, #220]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c92:	d106      	bne.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c94:	4b32      	ldr	r3, [pc, #200]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	4a31      	ldr	r2, [pc, #196]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c9e:	60d3      	str	r3, [r2, #12]
 8002ca0:	e011      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ca6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002caa:	d10c      	bne.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3304      	adds	r3, #4
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 f8c8 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002cbc:	7cfb      	ldrb	r3, [r7, #19]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002cc2:	7cfb      	ldrb	r3, [r7, #19]
 8002cc4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d028      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cd2:	4b23      	ldr	r3, [pc, #140]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce0:	491f      	ldr	r1, [pc, #124]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cf0:	d106      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	4a1a      	ldr	r2, [pc, #104]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cfc:	60d3      	str	r3, [r2, #12]
 8002cfe:	e011      	b.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	2101      	movs	r1, #1
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 f899 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 8002d16:	4603      	mov	r3, r0
 8002d18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d1a:	7cfb      	ldrb	r3, [r7, #19]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002d20:	7cfb      	ldrb	r3, [r7, #19]
 8002d22:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d02b      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d30:	4b0b      	ldr	r3, [pc, #44]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d3e:	4908      	ldr	r1, [pc, #32]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d4e:	d109      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d50:	4b03      	ldr	r3, [pc, #12]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	4a02      	ldr	r2, [pc, #8]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d5a:	60d3      	str	r3, [r2, #12]
 8002d5c:	e014      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d6c:	d10c      	bne.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3304      	adds	r3, #4
 8002d72:	2101      	movs	r1, #1
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 f867 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d7e:	7cfb      	ldrb	r3, [r7, #19]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002d84:	7cfb      	ldrb	r3, [r7, #19]
 8002d86:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d02f      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d94:	4b2b      	ldr	r3, [pc, #172]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002da2:	4928      	ldr	r1, [pc, #160]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002db2:	d10d      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3304      	adds	r3, #4
 8002db8:	2102      	movs	r1, #2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 f844 	bl	8002e48 <RCCEx_PLLSAI1_Config>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dc4:	7cfb      	ldrb	r3, [r7, #19]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d014      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002dca:	7cfb      	ldrb	r3, [r7, #19]
 8002dcc:	74bb      	strb	r3, [r7, #18]
 8002dce:	e011      	b.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dd8:	d10c      	bne.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3320      	adds	r3, #32
 8002dde:	2102      	movs	r1, #2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 f925 	bl	8003030 <RCCEx_PLLSAI2_Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dea:	7cfb      	ldrb	r3, [r7, #19]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e00:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e0e:	490d      	ldr	r1, [pc, #52]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00b      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e22:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e28:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e32:	4904      	ldr	r1, [pc, #16]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002e3a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000

08002e48 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e56:	4b75      	ldr	r3, [pc, #468]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d018      	beq.n	8002e94 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e62:	4b72      	ldr	r3, [pc, #456]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	f003 0203 	and.w	r2, r3, #3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d10d      	bne.n	8002e8e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
       ||
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d009      	beq.n	8002e8e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	091b      	lsrs	r3, r3, #4
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	1c5a      	adds	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
       ||
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d047      	beq.n	8002f1e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
 8002e92:	e044      	b.n	8002f1e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d018      	beq.n	8002ece <RCCEx_PLLSAI1_Config+0x86>
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d825      	bhi.n	8002eec <RCCEx_PLLSAI1_Config+0xa4>
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d002      	beq.n	8002eaa <RCCEx_PLLSAI1_Config+0x62>
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d009      	beq.n	8002ebc <RCCEx_PLLSAI1_Config+0x74>
 8002ea8:	e020      	b.n	8002eec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002eaa:	4b60      	ldr	r3, [pc, #384]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11d      	bne.n	8002ef2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eba:	e01a      	b.n	8002ef2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ebc:	4b5b      	ldr	r3, [pc, #364]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d116      	bne.n	8002ef6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ecc:	e013      	b.n	8002ef6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ece:	4b57      	ldr	r3, [pc, #348]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10f      	bne.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eda:	4b54      	ldr	r3, [pc, #336]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eea:	e006      	b.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
      break;
 8002ef0:	e004      	b.n	8002efc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ef2:	bf00      	nop
 8002ef4:	e002      	b.n	8002efc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ef6:	bf00      	nop
 8002ef8:	e000      	b.n	8002efc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002efa:	bf00      	nop
    }

    if(status == HAL_OK)
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10d      	bne.n	8002f1e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f02:	4b4a      	ldr	r3, [pc, #296]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6819      	ldr	r1, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	430b      	orrs	r3, r1
 8002f18:	4944      	ldr	r1, [pc, #272]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d17d      	bne.n	8003020 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f24:	4b41      	ldr	r3, [pc, #260]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a40      	ldr	r2, [pc, #256]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f30:	f7fe fa9c 	bl	800146c <HAL_GetTick>
 8002f34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f36:	e009      	b.n	8002f4c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f38:	f7fe fa98 	bl	800146c <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d902      	bls.n	8002f4c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	73fb      	strb	r3, [r7, #15]
        break;
 8002f4a:	e005      	b.n	8002f58 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f4c:	4b37      	ldr	r3, [pc, #220]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1ef      	bne.n	8002f38 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d160      	bne.n	8003020 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d111      	bne.n	8002f88 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f64:	4b31      	ldr	r3, [pc, #196]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6892      	ldr	r2, [r2, #8]
 8002f74:	0211      	lsls	r1, r2, #8
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	68d2      	ldr	r2, [r2, #12]
 8002f7a:	0912      	lsrs	r2, r2, #4
 8002f7c:	0452      	lsls	r2, r2, #17
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	492a      	ldr	r1, [pc, #168]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	610b      	str	r3, [r1, #16]
 8002f86:	e027      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d112      	bne.n	8002fb4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f8e:	4b27      	ldr	r3, [pc, #156]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f96:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6892      	ldr	r2, [r2, #8]
 8002f9e:	0211      	lsls	r1, r2, #8
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6912      	ldr	r2, [r2, #16]
 8002fa4:	0852      	lsrs	r2, r2, #1
 8002fa6:	3a01      	subs	r2, #1
 8002fa8:	0552      	lsls	r2, r2, #21
 8002faa:	430a      	orrs	r2, r1
 8002fac:	491f      	ldr	r1, [pc, #124]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	610b      	str	r3, [r1, #16]
 8002fb2:	e011      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002fbc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6892      	ldr	r2, [r2, #8]
 8002fc4:	0211      	lsls	r1, r2, #8
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6952      	ldr	r2, [r2, #20]
 8002fca:	0852      	lsrs	r2, r2, #1
 8002fcc:	3a01      	subs	r2, #1
 8002fce:	0652      	lsls	r2, r2, #25
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	4916      	ldr	r1, [pc, #88]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002fd8:	4b14      	ldr	r3, [pc, #80]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a13      	ldr	r2, [pc, #76]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fe2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe4:	f7fe fa42 	bl	800146c <HAL_GetTick>
 8002fe8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fea:	e009      	b.n	8003000 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fec:	f7fe fa3e 	bl	800146c <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d902      	bls.n	8003000 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	73fb      	strb	r3, [r7, #15]
          break;
 8002ffe:	e005      	b.n	800300c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003000:	4b0a      	ldr	r3, [pc, #40]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0ef      	beq.n	8002fec <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800300c:	7bfb      	ldrb	r3, [r7, #15]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d106      	bne.n	8003020 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003012:	4b06      	ldr	r3, [pc, #24]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003014:	691a      	ldr	r2, [r3, #16]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	4904      	ldr	r1, [pc, #16]	@ (800302c <RCCEx_PLLSAI1_Config+0x1e4>)
 800301c:	4313      	orrs	r3, r2
 800301e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003020:	7bfb      	ldrb	r3, [r7, #15]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000

08003030 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800303e:	4b6a      	ldr	r3, [pc, #424]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d018      	beq.n	800307c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800304a:	4b67      	ldr	r3, [pc, #412]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 0203 	and.w	r2, r3, #3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d10d      	bne.n	8003076 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
       ||
 800305e:	2b00      	cmp	r3, #0
 8003060:	d009      	beq.n	8003076 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003062:	4b61      	ldr	r3, [pc, #388]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
       ||
 8003072:	429a      	cmp	r2, r3
 8003074:	d047      	beq.n	8003106 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	73fb      	strb	r3, [r7, #15]
 800307a:	e044      	b.n	8003106 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d018      	beq.n	80030b6 <RCCEx_PLLSAI2_Config+0x86>
 8003084:	2b03      	cmp	r3, #3
 8003086:	d825      	bhi.n	80030d4 <RCCEx_PLLSAI2_Config+0xa4>
 8003088:	2b01      	cmp	r3, #1
 800308a:	d002      	beq.n	8003092 <RCCEx_PLLSAI2_Config+0x62>
 800308c:	2b02      	cmp	r3, #2
 800308e:	d009      	beq.n	80030a4 <RCCEx_PLLSAI2_Config+0x74>
 8003090:	e020      	b.n	80030d4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003092:	4b55      	ldr	r3, [pc, #340]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d11d      	bne.n	80030da <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a2:	e01a      	b.n	80030da <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80030a4:	4b50      	ldr	r3, [pc, #320]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d116      	bne.n	80030de <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b4:	e013      	b.n	80030de <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030b6:	4b4c      	ldr	r3, [pc, #304]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030c2:	4b49      	ldr	r3, [pc, #292]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030d2:	e006      	b.n	80030e2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
      break;
 80030d8:	e004      	b.n	80030e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030da:	bf00      	nop
 80030dc:	e002      	b.n	80030e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030de:	bf00      	nop
 80030e0:	e000      	b.n	80030e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10d      	bne.n	8003106 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030ea:	4b3f      	ldr	r3, [pc, #252]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6819      	ldr	r1, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	430b      	orrs	r3, r1
 8003100:	4939      	ldr	r1, [pc, #228]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003102:	4313      	orrs	r3, r2
 8003104:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003106:	7bfb      	ldrb	r3, [r7, #15]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d167      	bne.n	80031dc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800310c:	4b36      	ldr	r3, [pc, #216]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a35      	ldr	r2, [pc, #212]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003112:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003116:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003118:	f7fe f9a8 	bl	800146c <HAL_GetTick>
 800311c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800311e:	e009      	b.n	8003134 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003120:	f7fe f9a4 	bl	800146c <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d902      	bls.n	8003134 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	73fb      	strb	r3, [r7, #15]
        break;
 8003132:	e005      	b.n	8003140 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003134:	4b2c      	ldr	r3, [pc, #176]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1ef      	bne.n	8003120 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d14a      	bne.n	80031dc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d111      	bne.n	8003170 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800314c:	4b26      	ldr	r3, [pc, #152]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003154:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6892      	ldr	r2, [r2, #8]
 800315c:	0211      	lsls	r1, r2, #8
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	68d2      	ldr	r2, [r2, #12]
 8003162:	0912      	lsrs	r2, r2, #4
 8003164:	0452      	lsls	r2, r2, #17
 8003166:	430a      	orrs	r2, r1
 8003168:	491f      	ldr	r1, [pc, #124]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800316a:	4313      	orrs	r3, r2
 800316c:	614b      	str	r3, [r1, #20]
 800316e:	e011      	b.n	8003194 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003170:	4b1d      	ldr	r3, [pc, #116]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003178:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6892      	ldr	r2, [r2, #8]
 8003180:	0211      	lsls	r1, r2, #8
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6912      	ldr	r2, [r2, #16]
 8003186:	0852      	lsrs	r2, r2, #1
 8003188:	3a01      	subs	r2, #1
 800318a:	0652      	lsls	r2, r2, #25
 800318c:	430a      	orrs	r2, r1
 800318e:	4916      	ldr	r1, [pc, #88]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003190:	4313      	orrs	r3, r2
 8003192:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003194:	4b14      	ldr	r3, [pc, #80]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a13      	ldr	r2, [pc, #76]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800319e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe f964 	bl	800146c <HAL_GetTick>
 80031a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80031a6:	e009      	b.n	80031bc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031a8:	f7fe f960 	bl	800146c <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d902      	bls.n	80031bc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	73fb      	strb	r3, [r7, #15]
          break;
 80031ba:	e005      	b.n	80031c8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80031bc:	4b0a      	ldr	r3, [pc, #40]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d0ef      	beq.n	80031a8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80031ce:	4b06      	ldr	r3, [pc, #24]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	4904      	ldr	r1, [pc, #16]	@ (80031e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	40021000 	.word	0x40021000

080031ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e095      	b.n	800332a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003202:	2b00      	cmp	r3, #0
 8003204:	d108      	bne.n	8003218 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800320e:	d009      	beq.n	8003224 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	61da      	str	r2, [r3, #28]
 8003216:	e005      	b.n	8003224 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd fe26 	bl	8000e90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800325a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003264:	d902      	bls.n	800326c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	e002      	b.n	8003272 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800326c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003270:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800327a:	d007      	beq.n	800328c <HAL_SPI_Init+0xa0>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003284:	d002      	beq.n	800328c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	431a      	orrs	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ba:	431a      	orrs	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ce:	ea42 0103 	orr.w	r1, r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	0c1b      	lsrs	r3, r3, #16
 80032e8:	f003 0204 	and.w	r2, r3, #4
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	f003 0310 	and.w	r3, r3, #16
 80032f4:	431a      	orrs	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003308:	ea42 0103 	orr.w	r1, r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b088      	sub	sp, #32
 8003336:	af00      	add	r7, sp, #0
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	603b      	str	r3, [r7, #0]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003342:	f7fe f893 	bl	800146c <HAL_GetTick>
 8003346:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b01      	cmp	r3, #1
 8003356:	d001      	beq.n	800335c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003358:	2302      	movs	r3, #2
 800335a:	e15c      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_SPI_Transmit+0x36>
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e154      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_SPI_Transmit+0x48>
 8003376:	2302      	movs	r3, #2
 8003378:	e14d      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2203      	movs	r2, #3
 8003386:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	88fa      	ldrh	r2, [r7, #6]
 800339a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	88fa      	ldrh	r2, [r7, #6]
 80033a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033cc:	d10f      	bne.n	80033ee <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f8:	2b40      	cmp	r3, #64	@ 0x40
 80033fa:	d007      	beq.n	800340c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800340a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003414:	d952      	bls.n	80034bc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <HAL_SPI_Transmit+0xf2>
 800341e:	8b7b      	ldrh	r3, [r7, #26]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d145      	bne.n	80034b0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003428:	881a      	ldrh	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003434:	1c9a      	adds	r2, r3, #2
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003448:	e032      	b.n	80034b0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b02      	cmp	r3, #2
 8003456:	d112      	bne.n	800347e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	881a      	ldrh	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003468:	1c9a      	adds	r2, r3, #2
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003472:	b29b      	uxth	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800347c:	e018      	b.n	80034b0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800347e:	f7fd fff5 	bl	800146c <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	429a      	cmp	r2, r3
 800348c:	d803      	bhi.n	8003496 <HAL_SPI_Transmit+0x164>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003494:	d102      	bne.n	800349c <HAL_SPI_Transmit+0x16a>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d109      	bne.n	80034b0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e0b2      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1c7      	bne.n	800344a <HAL_SPI_Transmit+0x118>
 80034ba:	e083      	b.n	80035c4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_SPI_Transmit+0x198>
 80034c4:	8b7b      	ldrh	r3, [r7, #26]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d177      	bne.n	80035ba <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d912      	bls.n	80034fa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d8:	881a      	ldrh	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e4:	1c9a      	adds	r2, r3, #2
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b02      	subs	r3, #2
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034f8:	e05f      	b.n	80035ba <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	330c      	adds	r3, #12
 8003504:	7812      	ldrb	r2, [r2, #0]
 8003506:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003520:	e04b      	b.n	80035ba <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b02      	cmp	r3, #2
 800352e:	d12b      	bne.n	8003588 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b01      	cmp	r3, #1
 8003538:	d912      	bls.n	8003560 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	881a      	ldrh	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354a:	1c9a      	adds	r2, r3, #2
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b02      	subs	r3, #2
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800355e:	e02c      	b.n	80035ba <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	330c      	adds	r3, #12
 800356a:	7812      	ldrb	r2, [r2, #0]
 800356c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003586:	e018      	b.n	80035ba <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003588:	f7fd ff70 	bl	800146c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d803      	bhi.n	80035a0 <HAL_SPI_Transmit+0x26e>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800359e:	d102      	bne.n	80035a6 <HAL_SPI_Transmit+0x274>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d109      	bne.n	80035ba <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e02d      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035be:	b29b      	uxth	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1ae      	bne.n	8003522 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035c4:	69fa      	ldr	r2, [r7, #28]
 80035c6:	6839      	ldr	r1, [r7, #0]
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fc85 	bl	8003ed8 <SPI_EndRxTxTransaction>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d002      	beq.n	80035da <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10a      	bne.n	80035f8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	617b      	str	r3, [r7, #20]
 80035f6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e000      	b.n	8003616 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003614:	2300      	movs	r3, #0
  }
}
 8003616:	4618      	mov	r0, r3
 8003618:	3720      	adds	r7, #32
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b08a      	sub	sp, #40	@ 0x28
 8003622:	af00      	add	r7, sp, #0
 8003624:	60f8      	str	r0, [r7, #12]
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800362c:	2301      	movs	r3, #1
 800362e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003630:	f7fd ff1c 	bl	800146c <HAL_GetTick>
 8003634:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800363c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003644:	887b      	ldrh	r3, [r7, #2]
 8003646:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003648:	887b      	ldrh	r3, [r7, #2]
 800364a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800364c:	7ffb      	ldrb	r3, [r7, #31]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d00c      	beq.n	800366c <HAL_SPI_TransmitReceive+0x4e>
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003658:	d106      	bne.n	8003668 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d102      	bne.n	8003668 <HAL_SPI_TransmitReceive+0x4a>
 8003662:	7ffb      	ldrb	r3, [r7, #31]
 8003664:	2b04      	cmp	r3, #4
 8003666:	d001      	beq.n	800366c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003668:	2302      	movs	r3, #2
 800366a:	e1f3      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_SPI_TransmitReceive+0x60>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_SPI_TransmitReceive+0x60>
 8003678:	887b      	ldrh	r3, [r7, #2]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e1e8      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_SPI_TransmitReceive+0x72>
 800368c:	2302      	movs	r3, #2
 800368e:	e1e1      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d003      	beq.n	80036ac <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2205      	movs	r2, #5
 80036a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	887a      	ldrh	r2, [r7, #2]
 80036c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	887a      	ldrh	r2, [r7, #2]
 80036d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	887a      	ldrh	r2, [r7, #2]
 80036d8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036ee:	d802      	bhi.n	80036f6 <HAL_SPI_TransmitReceive+0xd8>
 80036f0:	8abb      	ldrh	r3, [r7, #20]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d908      	bls.n	8003708 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	e007      	b.n	8003718 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003716:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003722:	2b40      	cmp	r3, #64	@ 0x40
 8003724:	d007      	beq.n	8003736 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003734:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800373e:	f240 8083 	bls.w	8003848 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <HAL_SPI_TransmitReceive+0x132>
 800374a:	8afb      	ldrh	r3, [r7, #22]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d16f      	bne.n	8003830 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003754:	881a      	ldrh	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003760:	1c9a      	adds	r2, r3, #2
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003774:	e05c      	b.n	8003830 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b02      	cmp	r3, #2
 8003782:	d11b      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x19e>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d016      	beq.n	80037bc <HAL_SPI_TransmitReceive+0x19e>
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	2b01      	cmp	r3, #1
 8003792:	d113      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003798:	881a      	ldrh	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a4:	1c9a      	adds	r2, r3, #2
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d11c      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x1e6>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d016      	beq.n	8003804 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	b292      	uxth	r2, r2
 80037e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	1c9a      	adds	r2, r3, #2
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003800:	2301      	movs	r3, #1
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003804:	f7fd fe32 	bl	800146c <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003810:	429a      	cmp	r2, r3
 8003812:	d80d      	bhi.n	8003830 <HAL_SPI_TransmitReceive+0x212>
 8003814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003816:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800381a:	d009      	beq.n	8003830 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e111      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d19d      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x158>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d197      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x158>
 8003846:	e0e5      	b.n	8003a14 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <HAL_SPI_TransmitReceive+0x23a>
 8003850:	8afb      	ldrh	r3, [r7, #22]
 8003852:	2b01      	cmp	r3, #1
 8003854:	f040 80d1 	bne.w	80039fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385c:	b29b      	uxth	r3, r3
 800385e:	2b01      	cmp	r3, #1
 8003860:	d912      	bls.n	8003888 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003866:	881a      	ldrh	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	1c9a      	adds	r2, r3, #2
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b02      	subs	r3, #2
 8003880:	b29a      	uxth	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003886:	e0b8      	b.n	80039fa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	330c      	adds	r3, #12
 8003892:	7812      	ldrb	r2, [r2, #0]
 8003894:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ae:	e0a4      	b.n	80039fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d134      	bne.n	8003928 <HAL_SPI_TransmitReceive+0x30a>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d02f      	beq.n	8003928 <HAL_SPI_TransmitReceive+0x30a>
 80038c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d12c      	bne.n	8003928 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d912      	bls.n	80038fe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038dc:	881a      	ldrh	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e8:	1c9a      	adds	r2, r3, #2
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b02      	subs	r3, #2
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038fc:	e012      	b.n	8003924 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	330c      	adds	r3, #12
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800391a:	b29b      	uxth	r3, r3
 800391c:	3b01      	subs	r3, #1
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	2b01      	cmp	r3, #1
 8003934:	d148      	bne.n	80039c8 <HAL_SPI_TransmitReceive+0x3aa>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800393c:	b29b      	uxth	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d042      	beq.n	80039c8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d923      	bls.n	8003996 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68da      	ldr	r2, [r3, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	b292      	uxth	r2, r2
 800395a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	1c9a      	adds	r2, r3, #2
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b02      	subs	r3, #2
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b01      	cmp	r3, #1
 8003982:	d81f      	bhi.n	80039c4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003992:	605a      	str	r2, [r3, #4]
 8003994:	e016      	b.n	80039c4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f103 020c 	add.w	r2, r3, #12
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	7812      	ldrb	r2, [r2, #0]
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	3b01      	subs	r3, #1
 80039bc:	b29a      	uxth	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039c4:	2301      	movs	r3, #1
 80039c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80039c8:	f7fd fd50 	bl	800146c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d803      	bhi.n	80039e0 <HAL_SPI_TransmitReceive+0x3c2>
 80039d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039de:	d102      	bne.n	80039e6 <HAL_SPI_TransmitReceive+0x3c8>
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e02c      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f47f af55 	bne.w	80038b0 <HAL_SPI_TransmitReceive+0x292>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f47f af4e 	bne.w	80038b0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a14:	6a3a      	ldr	r2, [r7, #32]
 8003a16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fa5d 	bl	8003ed8 <SPI_EndRxTxTransaction>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d008      	beq.n	8003a36 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e00e      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003a52:	2300      	movs	r3, #0
  }
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3728      	adds	r7, #40	@ 0x28
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b088      	sub	sp, #32
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	099b      	lsrs	r3, r3, #6
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10f      	bne.n	8003aa0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00a      	beq.n	8003aa0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	099b      	lsrs	r3, r3, #6
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d004      	beq.n	8003aa0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	4798      	blx	r3
    return;
 8003a9e:	e0d7      	b.n	8003c50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	085b      	lsrs	r3, r3, #1
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <HAL_SPI_IRQHandler+0x66>
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	09db      	lsrs	r3, r3, #7
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d004      	beq.n	8003ac2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	4798      	blx	r3
    return;
 8003ac0:	e0c6      	b.n	8003c50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	095b      	lsrs	r3, r3, #5
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10c      	bne.n	8003ae8 <HAL_SPI_IRQHandler+0x8c>
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	099b      	lsrs	r3, r3, #6
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	0a1b      	lsrs	r3, r3, #8
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 80b4 	beq.w	8003c50 <HAL_SPI_IRQHandler+0x1f4>
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 80ad 	beq.w	8003c50 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	099b      	lsrs	r3, r3, #6
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d023      	beq.n	8003b4a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d011      	beq.n	8003b32 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b12:	f043 0204 	orr.w	r2, r3, #4
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	617b      	str	r3, [r7, #20]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	e00b      	b.n	8003b4a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	613b      	str	r3, [r7, #16]
 8003b46:	693b      	ldr	r3, [r7, #16]
        return;
 8003b48:	e082      	b.n	8003c50 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	095b      	lsrs	r3, r3, #5
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d014      	beq.n	8003b80 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00c      	beq.n	8003ba6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b90:	f043 0208 	orr.w	r2, r3, #8
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	60bb      	str	r3, [r7, #8]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d04f      	beq.n	8003c4e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003bbc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d104      	bne.n	8003bda <HAL_SPI_IRQHandler+0x17e>
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d034      	beq.n	8003c44 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0203 	bic.w	r2, r2, #3
 8003be8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d011      	beq.n	8003c16 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf6:	4a18      	ldr	r2, [pc, #96]	@ (8003c58 <HAL_SPI_IRQHandler+0x1fc>)
 8003bf8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fd fd84 	bl	800170c <HAL_DMA_Abort_IT>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d005      	beq.n	8003c16 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d016      	beq.n	8003c4c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c22:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <HAL_SPI_IRQHandler+0x1fc>)
 8003c24:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd fd6e 	bl	800170c <HAL_DMA_Abort_IT>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003c42:	e003      	b.n	8003c4c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 f809 	bl	8003c5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003c4a:	e000      	b.n	8003c4e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003c4c:	bf00      	nop
    return;
 8003c4e:	bf00      	nop
  }
}
 8003c50:	3720      	adds	r7, #32
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	08003c71 	.word	0x08003c71

08003c5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7ff ffe5 	bl	8003c5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c92:	bf00      	nop
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003cac:	f7fd fbde 	bl	800146c <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb4:	1a9b      	subs	r3, r3, r2
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	4413      	add	r3, r2
 8003cba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003cbc:	f7fd fbd6 	bl	800146c <HAL_GetTick>
 8003cc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cc2:	4b39      	ldr	r3, [pc, #228]	@ (8003da8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	015b      	lsls	r3, r3, #5
 8003cc8:	0d1b      	lsrs	r3, r3, #20
 8003cca:	69fa      	ldr	r2, [r7, #28]
 8003ccc:	fb02 f303 	mul.w	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cd2:	e054      	b.n	8003d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cda:	d050      	beq.n	8003d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cdc:	f7fd fbc6 	bl	800146c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	69fa      	ldr	r2, [r7, #28]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d902      	bls.n	8003cf2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d13d      	bne.n	8003d6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d0a:	d111      	bne.n	8003d30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d14:	d004      	beq.n	8003d20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d1e:	d107      	bne.n	8003d30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d38:	d10f      	bne.n	8003d5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e017      	b.n	8003d9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4013      	ands	r3, r2
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	bf0c      	ite	eq
 8003d8e:	2301      	moveq	r3, #1
 8003d90:	2300      	movne	r3, #0
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d19b      	bne.n	8003cd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3720      	adds	r7, #32
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000378 	.word	0x20000378

08003dac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08a      	sub	sp, #40	@ 0x28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003dbe:	f7fd fb55 	bl	800146c <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	4413      	add	r3, r2
 8003dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003dce:	f7fd fb4d 	bl	800146c <HAL_GetTick>
 8003dd2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	330c      	adds	r3, #12
 8003dda:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ddc:	4b3d      	ldr	r3, [pc, #244]	@ (8003ed4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	4613      	mov	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	00da      	lsls	r2, r3, #3
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	0d1b      	lsrs	r3, r3, #20
 8003dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003df4:	e060      	b.n	8003eb8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003dfc:	d107      	bne.n	8003e0e <SPI_WaitFifoStateUntilTimeout+0x62>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d104      	bne.n	8003e0e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003e0c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e14:	d050      	beq.n	8003eb8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e16:	f7fd fb29 	bl	800146c <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d902      	bls.n	8003e2c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d13d      	bne.n	8003ea8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e44:	d111      	bne.n	8003e6a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e4e:	d004      	beq.n	8003e5a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e58:	d107      	bne.n	8003e6a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e68:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e72:	d10f      	bne.n	8003e94 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e010      	b.n	8003eca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d196      	bne.n	8003df6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3728      	adds	r7, #40	@ 0x28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	20000378 	.word	0x20000378

08003ed8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff ff5b 	bl	8003dac <SPI_WaitFifoStateUntilTimeout>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d007      	beq.n	8003f0c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f00:	f043 0220 	orr.w	r2, r3, #32
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e027      	b.n	8003f5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2200      	movs	r2, #0
 8003f14:	2180      	movs	r1, #128	@ 0x80
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f7ff fec0 	bl	8003c9c <SPI_WaitFlagStateUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d007      	beq.n	8003f32 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f26:	f043 0220 	orr.w	r2, r3, #32
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e014      	b.n	8003f5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f7ff ff34 	bl	8003dac <SPI_WaitFifoStateUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d007      	beq.n	8003f5a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f4e:	f043 0220 	orr.w	r2, r3, #32
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e000      	b.n	8003f5c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e049      	b.n	800400a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f000 f841 	bl	8004012 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	f000 f9e0 	bl	8004368 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
	...

08004028 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d001      	beq.n	8004040 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e04f      	b.n	80040e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0201 	orr.w	r2, r2, #1
 8004056:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a23      	ldr	r2, [pc, #140]	@ (80040ec <HAL_TIM_Base_Start_IT+0xc4>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d01d      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800406a:	d018      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1f      	ldr	r2, [pc, #124]	@ (80040f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d013      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1e      	ldr	r2, [pc, #120]	@ (80040f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d00e      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a1c      	ldr	r2, [pc, #112]	@ (80040f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d009      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a1b      	ldr	r2, [pc, #108]	@ (80040fc <HAL_TIM_Base_Start_IT+0xd4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d004      	beq.n	800409e <HAL_TIM_Base_Start_IT+0x76>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a19      	ldr	r2, [pc, #100]	@ (8004100 <HAL_TIM_Base_Start_IT+0xd8>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d115      	bne.n	80040ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	4b17      	ldr	r3, [pc, #92]	@ (8004104 <HAL_TIM_Base_Start_IT+0xdc>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b06      	cmp	r3, #6
 80040ae:	d015      	beq.n	80040dc <HAL_TIM_Base_Start_IT+0xb4>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b6:	d011      	beq.n	80040dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c8:	e008      	b.n	80040dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0201 	orr.w	r2, r2, #1
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	e000      	b.n	80040de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	40012c00 	.word	0x40012c00
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40013400 	.word	0x40013400
 8004100:	40014000 	.word	0x40014000
 8004104:	00010007 	.word	0x00010007

08004108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d020      	beq.n	800416c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d01b      	beq.n	800416c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f06f 0202 	mvn.w	r2, #2
 800413c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8e9 	bl	800432a <HAL_TIM_IC_CaptureCallback>
 8004158:	e005      	b.n	8004166 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f8db 	bl	8004316 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f8ec 	bl	800433e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	d020      	beq.n	80041b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	d01b      	beq.n	80041b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0204 	mvn.w	r2, #4
 8004188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2202      	movs	r2, #2
 800418e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f8c3 	bl	800432a <HAL_TIM_IC_CaptureCallback>
 80041a4:	e005      	b.n	80041b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f8b5 	bl	8004316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 f8c6 	bl	800433e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d020      	beq.n	8004204 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d01b      	beq.n	8004204 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f06f 0208 	mvn.w	r2, #8
 80041d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2204      	movs	r2, #4
 80041da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f89d 	bl	800432a <HAL_TIM_IC_CaptureCallback>
 80041f0:	e005      	b.n	80041fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f88f 	bl	8004316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f8a0 	bl	800433e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	f003 0310 	and.w	r3, r3, #16
 800420a:	2b00      	cmp	r3, #0
 800420c:	d020      	beq.n	8004250 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f003 0310 	and.w	r3, r3, #16
 8004214:	2b00      	cmp	r3, #0
 8004216:	d01b      	beq.n	8004250 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0210 	mvn.w	r2, #16
 8004220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2208      	movs	r2, #8
 8004226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f877 	bl	800432a <HAL_TIM_IC_CaptureCallback>
 800423c:	e005      	b.n	800424a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f869 	bl	8004316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f87a 	bl	800433e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00c      	beq.n	8004274 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f003 0301 	and.w	r3, r3, #1
 8004260:	2b00      	cmp	r3, #0
 8004262:	d007      	beq.n	8004274 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f06f 0201 	mvn.w	r2, #1
 800426c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f7fc fdb8 	bl	8000de4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427a:	2b00      	cmp	r3, #0
 800427c:	d104      	bne.n	8004288 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00c      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800429a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f913 	bl	80044c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d007      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80042be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f90b 	bl	80044dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00c      	beq.n	80042ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d007      	beq.n	80042ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f834 	bl	8004352 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	f003 0320 	and.w	r3, r3, #32
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00c      	beq.n	800430e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 0320 	and.w	r3, r3, #32
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f06f 0220 	mvn.w	r2, #32
 8004306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f8d3 	bl	80044b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800430e:	bf00      	nop
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800433e:	b480      	push	{r7}
 8004340:	b083      	sub	sp, #12
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
	...

08004368 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a46      	ldr	r2, [pc, #280]	@ (8004494 <TIM_Base_SetConfig+0x12c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d013      	beq.n	80043a8 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004386:	d00f      	beq.n	80043a8 <TIM_Base_SetConfig+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a43      	ldr	r2, [pc, #268]	@ (8004498 <TIM_Base_SetConfig+0x130>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d00b      	beq.n	80043a8 <TIM_Base_SetConfig+0x40>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a42      	ldr	r2, [pc, #264]	@ (800449c <TIM_Base_SetConfig+0x134>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d007      	beq.n	80043a8 <TIM_Base_SetConfig+0x40>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a41      	ldr	r2, [pc, #260]	@ (80044a0 <TIM_Base_SetConfig+0x138>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d003      	beq.n	80043a8 <TIM_Base_SetConfig+0x40>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a40      	ldr	r2, [pc, #256]	@ (80044a4 <TIM_Base_SetConfig+0x13c>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d108      	bne.n	80043ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a35      	ldr	r2, [pc, #212]	@ (8004494 <TIM_Base_SetConfig+0x12c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d01f      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c8:	d01b      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a32      	ldr	r2, [pc, #200]	@ (8004498 <TIM_Base_SetConfig+0x130>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d017      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a31      	ldr	r2, [pc, #196]	@ (800449c <TIM_Base_SetConfig+0x134>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d013      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a30      	ldr	r2, [pc, #192]	@ (80044a0 <TIM_Base_SetConfig+0x138>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00f      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a2f      	ldr	r2, [pc, #188]	@ (80044a4 <TIM_Base_SetConfig+0x13c>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d00b      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a2e      	ldr	r2, [pc, #184]	@ (80044a8 <TIM_Base_SetConfig+0x140>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d007      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a2d      	ldr	r2, [pc, #180]	@ (80044ac <TIM_Base_SetConfig+0x144>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d003      	beq.n	8004402 <TIM_Base_SetConfig+0x9a>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a2c      	ldr	r2, [pc, #176]	@ (80044b0 <TIM_Base_SetConfig+0x148>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d108      	bne.n	8004414 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	4313      	orrs	r3, r2
 8004412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a16      	ldr	r2, [pc, #88]	@ (8004494 <TIM_Base_SetConfig+0x12c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00f      	beq.n	8004460 <TIM_Base_SetConfig+0xf8>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a18      	ldr	r2, [pc, #96]	@ (80044a4 <TIM_Base_SetConfig+0x13c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d00b      	beq.n	8004460 <TIM_Base_SetConfig+0xf8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a17      	ldr	r2, [pc, #92]	@ (80044a8 <TIM_Base_SetConfig+0x140>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d007      	beq.n	8004460 <TIM_Base_SetConfig+0xf8>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a16      	ldr	r2, [pc, #88]	@ (80044ac <TIM_Base_SetConfig+0x144>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d003      	beq.n	8004460 <TIM_Base_SetConfig+0xf8>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a15      	ldr	r2, [pc, #84]	@ (80044b0 <TIM_Base_SetConfig+0x148>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d103      	bne.n	8004468 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	691a      	ldr	r2, [r3, #16]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b01      	cmp	r3, #1
 8004478:	d105      	bne.n	8004486 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f023 0201 	bic.w	r2, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	611a      	str	r2, [r3, #16]
  }
}
 8004486:	bf00      	nop
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40012c00 	.word	0x40012c00
 8004498:	40000400 	.word	0x40000400
 800449c:	40000800 	.word	0x40000800
 80044a0:	40000c00 	.word	0x40000c00
 80044a4:	40013400 	.word	0x40013400
 80044a8:	40014000 	.word	0x40014000
 80044ac:	40014400 	.word	0x40014400
 80044b0:	40014800 	.word	0x40014800

080044b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e040      	b.n	8004584 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc fee8 	bl	80012e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2224      	movs	r2, #36	@ 0x24
 800451c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0201 	bic.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d002      	beq.n	800453c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 ff58 	bl	80053ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fc9d 	bl	8004e7c <UART_SetConfig>
 8004542:	4603      	mov	r3, r0
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e01b      	b.n	8004584 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800455a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800456a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 ffd7 	bl	8005530 <UART_CheckIdleState>
 8004582:	4603      	mov	r3, r0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08a      	sub	sp, #40	@ 0x28
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	d177      	bne.n	8004694 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_UART_Transmit+0x24>
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e070      	b.n	8004696 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2221      	movs	r2, #33	@ 0x21
 80045c0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045c2:	f7fc ff53 	bl	800146c <HAL_GetTick>
 80045c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	88fa      	ldrh	r2, [r7, #6]
 80045cc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	88fa      	ldrh	r2, [r7, #6]
 80045d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045e0:	d108      	bne.n	80045f4 <HAL_UART_Transmit+0x68>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d104      	bne.n	80045f4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	61bb      	str	r3, [r7, #24]
 80045f2:	e003      	b.n	80045fc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045fc:	e02f      	b.n	800465e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	2200      	movs	r2, #0
 8004606:	2180      	movs	r1, #128	@ 0x80
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f001 f839 	bl	8005680 <UART_WaitOnFlagUntilTimeout>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d004      	beq.n	800461e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e03b      	b.n	8004696 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10b      	bne.n	800463c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	881a      	ldrh	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004630:	b292      	uxth	r2, r2
 8004632:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	3302      	adds	r3, #2
 8004638:	61bb      	str	r3, [r7, #24]
 800463a:	e007      	b.n	800464c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	781a      	ldrb	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	3301      	adds	r3, #1
 800464a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1c9      	bne.n	80045fe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	2200      	movs	r2, #0
 8004672:	2140      	movs	r1, #64	@ 0x40
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f001 f803 	bl	8005680 <UART_WaitOnFlagUntilTimeout>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d004      	beq.n	800468a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e005      	b.n	8004696 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2220      	movs	r2, #32
 800468e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	e000      	b.n	8004696 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004694:	2302      	movs	r3, #2
  }
}
 8004696:	4618      	mov	r0, r3
 8004698:	3720      	adds	r7, #32
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b08a      	sub	sp, #40	@ 0x28
 80046a2:	af02      	add	r7, sp, #8
 80046a4:	60f8      	str	r0, [r7, #12]
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	603b      	str	r3, [r7, #0]
 80046aa:	4613      	mov	r3, r2
 80046ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	f040 80b6 	bne.w	8004826 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d002      	beq.n	80046c6 <HAL_UART_Receive+0x28>
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e0ae      	b.n	8004828 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2222      	movs	r2, #34	@ 0x22
 80046d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046e0:	f7fc fec4 	bl	800146c <HAL_GetTick>
 80046e4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	88fa      	ldrh	r2, [r7, #6]
 80046ea:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	88fa      	ldrh	r2, [r7, #6]
 80046f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fe:	d10e      	bne.n	800471e <HAL_UART_Receive+0x80>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d105      	bne.n	8004714 <HAL_UART_Receive+0x76>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800470e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004712:	e02d      	b.n	8004770 <HAL_UART_Receive+0xd2>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	22ff      	movs	r2, #255	@ 0xff
 8004718:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800471c:	e028      	b.n	8004770 <HAL_UART_Receive+0xd2>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10d      	bne.n	8004742 <HAL_UART_Receive+0xa4>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d104      	bne.n	8004738 <HAL_UART_Receive+0x9a>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	22ff      	movs	r2, #255	@ 0xff
 8004732:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004736:	e01b      	b.n	8004770 <HAL_UART_Receive+0xd2>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	227f      	movs	r2, #127	@ 0x7f
 800473c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004740:	e016      	b.n	8004770 <HAL_UART_Receive+0xd2>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800474a:	d10d      	bne.n	8004768 <HAL_UART_Receive+0xca>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d104      	bne.n	800475e <HAL_UART_Receive+0xc0>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	227f      	movs	r2, #127	@ 0x7f
 8004758:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800475c:	e008      	b.n	8004770 <HAL_UART_Receive+0xd2>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	223f      	movs	r2, #63	@ 0x3f
 8004762:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004766:	e003      	b.n	8004770 <HAL_UART_Receive+0xd2>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004776:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004780:	d108      	bne.n	8004794 <HAL_UART_Receive+0xf6>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d104      	bne.n	8004794 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	e003      	b.n	800479c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004798:	2300      	movs	r3, #0
 800479a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800479c:	e037      	b.n	800480e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	2200      	movs	r2, #0
 80047a6:	2120      	movs	r1, #32
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 ff69 	bl	8005680 <UART_WaitOnFlagUntilTimeout>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e033      	b.n	8004828 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10c      	bne.n	80047e0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	8a7b      	ldrh	r3, [r7, #18]
 80047d0:	4013      	ands	r3, r2
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	3302      	adds	r3, #2
 80047dc:	61bb      	str	r3, [r7, #24]
 80047de:	e00d      	b.n	80047fc <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	b2da      	uxtb	r2, r3
 80047ea:	8a7b      	ldrh	r3, [r7, #18]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	4013      	ands	r3, r2
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	3301      	adds	r3, #1
 80047fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004802:	b29b      	uxth	r3, r3
 8004804:	3b01      	subs	r3, #1
 8004806:	b29a      	uxth	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1c1      	bne.n	800479e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2220      	movs	r2, #32
 800481e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	e000      	b.n	8004828 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004826:	2302      	movs	r3, #2
  }
}
 8004828:	4618      	mov	r0, r3
 800482a:	3720      	adds	r7, #32
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b0ba      	sub	sp, #232	@ 0xe8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004856:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800485a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800485e:	4013      	ands	r3, r2
 8004860:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004864:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004868:	2b00      	cmp	r3, #0
 800486a:	d115      	bne.n	8004898 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800486c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004870:	f003 0320 	and.w	r3, r3, #32
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00f      	beq.n	8004898 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d009      	beq.n	8004898 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 82ca 	beq.w	8004e22 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	4798      	blx	r3
      }
      return;
 8004896:	e2c4      	b.n	8004e22 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004898:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 8117 	beq.w	8004ad0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d106      	bne.n	80048bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80048ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80048b2:	4b85      	ldr	r3, [pc, #532]	@ (8004ac8 <HAL_UART_IRQHandler+0x298>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 810a 	beq.w	8004ad0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d011      	beq.n	80048ec <HAL_UART_IRQHandler+0xbc>
 80048c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00b      	beq.n	80048ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2201      	movs	r2, #1
 80048da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048e2:	f043 0201 	orr.w	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d011      	beq.n	800491c <HAL_UART_IRQHandler+0xec>
 80048f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00b      	beq.n	800491c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2202      	movs	r2, #2
 800490a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004912:	f043 0204 	orr.w	r2, r3, #4
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800491c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	d011      	beq.n	800494c <HAL_UART_IRQHandler+0x11c>
 8004928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00b      	beq.n	800494c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2204      	movs	r2, #4
 800493a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004942:	f043 0202 	orr.w	r2, r3, #2
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800494c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004950:	f003 0308 	and.w	r3, r3, #8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d017      	beq.n	8004988 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800495c:	f003 0320 	and.w	r3, r3, #32
 8004960:	2b00      	cmp	r3, #0
 8004962:	d105      	bne.n	8004970 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004968:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00b      	beq.n	8004988 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2208      	movs	r2, #8
 8004976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800497e:	f043 0208 	orr.w	r2, r3, #8
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800498c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004990:	2b00      	cmp	r3, #0
 8004992:	d012      	beq.n	80049ba <HAL_UART_IRQHandler+0x18a>
 8004994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004998:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00c      	beq.n	80049ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049b0:	f043 0220 	orr.w	r2, r3, #32
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 8230 	beq.w	8004e26 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80049c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ca:	f003 0320 	and.w	r3, r3, #32
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00d      	beq.n	80049ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d6:	f003 0320 	and.w	r3, r3, #32
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d007      	beq.n	80049ee <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a02:	2b40      	cmp	r3, #64	@ 0x40
 8004a04:	d005      	beq.n	8004a12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d04f      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fea1 	bl	800575a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a22:	2b40      	cmp	r3, #64	@ 0x40
 8004a24:	d141      	bne.n	8004aaa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3308      	adds	r3, #8
 8004a2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	3308      	adds	r3, #8
 8004a4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a62:	e841 2300 	strex	r3, r2, [r1]
 8004a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1d9      	bne.n	8004a26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d013      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a7e:	4a13      	ldr	r2, [pc, #76]	@ (8004acc <HAL_UART_IRQHandler+0x29c>)
 8004a80:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fc fe40 	bl	800170c <HAL_DMA_Abort_IT>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d017      	beq.n	8004ac2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa0:	e00f      	b.n	8004ac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f9d4 	bl	8004e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa8:	e00b      	b.n	8004ac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f9d0 	bl	8004e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab0:	e007      	b.n	8004ac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 f9cc 	bl	8004e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004ac0:	e1b1      	b.n	8004e26 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac2:	bf00      	nop
    return;
 8004ac4:	e1af      	b.n	8004e26 <HAL_UART_IRQHandler+0x5f6>
 8004ac6:	bf00      	nop
 8004ac8:	04000120 	.word	0x04000120
 8004acc:	08005823 	.word	0x08005823

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	f040 816a 	bne.w	8004dae <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ade:	f003 0310 	and.w	r3, r3, #16
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 8163 	beq.w	8004dae <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 815c 	beq.w	8004dae <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2210      	movs	r2, #16
 8004afc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b08:	2b40      	cmp	r3, #64	@ 0x40
 8004b0a:	f040 80d4 	bne.w	8004cb6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 80ad 	beq.w	8004c7e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	f080 80a5 	bcs.w	8004c7e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0320 	and.w	r3, r3, #32
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f040 8086 	bne.w	8004c5c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b5c:	e853 3f00 	ldrex	r3, [r3]
 8004b60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1da      	bne.n	8004b50 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3308      	adds	r3, #8
 8004ba0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004baa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bac:	f023 0301 	bic.w	r3, r3, #1
 8004bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bbe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004bc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004bc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e1      	bne.n	8004b9a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004be0:	e853 3f00 	ldrex	r3, [r3]
 8004be4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004be8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c02:	e841 2300 	strex	r3, r2, [r1]
 8004c06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1e3      	bne.n	8004bd6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c24:	e853 3f00 	ldrex	r3, [r3]
 8004c28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c2c:	f023 0310 	bic.w	r3, r3, #16
 8004c30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c46:	e841 2300 	strex	r3, r2, [r1]
 8004c4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1e4      	bne.n	8004c1c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7fc fd1a 	bl	8001690 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	4619      	mov	r1, r3
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f8f4 	bl	8004e64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c7c:	e0d5      	b.n	8004e2a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	f040 80ce 	bne.w	8004e2a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b20      	cmp	r3, #32
 8004c9c:	f040 80c5 	bne.w	8004e2a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004cac:	4619      	mov	r1, r3
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f8d8 	bl	8004e64 <HAL_UARTEx_RxEventCallback>
      return;
 8004cb4:	e0b9      	b.n	8004e2a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 80ab 	beq.w	8004e2e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004cd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 80a6 	beq.w	8004e2e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cea:	e853 3f00 	ldrex	r3, [r3]
 8004cee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cf6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d04:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d0c:	e841 2300 	strex	r3, r2, [r1]
 8004d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1e4      	bne.n	8004ce2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3308      	adds	r3, #8
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	623b      	str	r3, [r7, #32]
   return(result);
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	3308      	adds	r3, #8
 8004d38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d3c:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e3      	bne.n	8004d18 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	e853 3f00 	ldrex	r3, [r3]
 8004d70:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f023 0310 	bic.w	r3, r3, #16
 8004d78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	461a      	mov	r2, r3
 8004d82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d86:	61fb      	str	r3, [r7, #28]
 8004d88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8a:	69b9      	ldr	r1, [r7, #24]
 8004d8c:	69fa      	ldr	r2, [r7, #28]
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	617b      	str	r3, [r7, #20]
   return(result);
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e4      	bne.n	8004d64 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004da0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004da4:	4619      	mov	r1, r3
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f85c 	bl	8004e64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dac:	e03f      	b.n	8004e2e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00e      	beq.n	8004dd8 <HAL_UART_IRQHandler+0x5a8>
 8004dba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d008      	beq.n	8004dd8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004dce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fd66 	bl	80058a2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dd6:	e02d      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00e      	beq.n	8004e02 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d008      	beq.n	8004e02 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d01c      	beq.n	8004e32 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	4798      	blx	r3
    }
    return;
 8004e00:	e017      	b.n	8004e32 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d012      	beq.n	8004e34 <HAL_UART_IRQHandler+0x604>
 8004e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00c      	beq.n	8004e34 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fd17 	bl	800584e <UART_EndTransmit_IT>
    return;
 8004e20:	e008      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
      return;
 8004e22:	bf00      	nop
 8004e24:	e006      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
    return;
 8004e26:	bf00      	nop
 8004e28:	e004      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
      return;
 8004e2a:	bf00      	nop
 8004e2c:	e002      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
      return;
 8004e2e:	bf00      	nop
 8004e30:	e000      	b.n	8004e34 <HAL_UART_IRQHandler+0x604>
    return;
 8004e32:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e34:	37e8      	adds	r7, #232	@ 0xe8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop

08004e3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e80:	b08a      	sub	sp, #40	@ 0x28
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	431a      	orrs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4ba4      	ldr	r3, [pc, #656]	@ (800513c <UART_SetConfig+0x2c0>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	6812      	ldr	r2, [r2, #0]
 8004eb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a99      	ldr	r2, [pc, #612]	@ (8005140 <UART_SetConfig+0x2c4>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d004      	beq.n	8004ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a90      	ldr	r2, [pc, #576]	@ (8005144 <UART_SetConfig+0x2c8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d126      	bne.n	8004f54 <UART_SetConfig+0xd8>
 8004f06:	4b90      	ldr	r3, [pc, #576]	@ (8005148 <UART_SetConfig+0x2cc>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f0c:	f003 0303 	and.w	r3, r3, #3
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d81b      	bhi.n	8004f4c <UART_SetConfig+0xd0>
 8004f14:	a201      	add	r2, pc, #4	@ (adr r2, 8004f1c <UART_SetConfig+0xa0>)
 8004f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1a:	bf00      	nop
 8004f1c:	08004f2d 	.word	0x08004f2d
 8004f20:	08004f3d 	.word	0x08004f3d
 8004f24:	08004f35 	.word	0x08004f35
 8004f28:	08004f45 	.word	0x08004f45
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f32:	e116      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004f34:	2302      	movs	r3, #2
 8004f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f3a:	e112      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004f3c:	2304      	movs	r3, #4
 8004f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f42:	e10e      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004f44:	2308      	movs	r3, #8
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4a:	e10a      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004f4c:	2310      	movs	r3, #16
 8004f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f52:	e106      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a7c      	ldr	r2, [pc, #496]	@ (800514c <UART_SetConfig+0x2d0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d138      	bne.n	8004fd0 <UART_SetConfig+0x154>
 8004f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8005148 <UART_SetConfig+0x2cc>)
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f64:	f003 030c 	and.w	r3, r3, #12
 8004f68:	2b0c      	cmp	r3, #12
 8004f6a:	d82d      	bhi.n	8004fc8 <UART_SetConfig+0x14c>
 8004f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f74 <UART_SetConfig+0xf8>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004fa9 	.word	0x08004fa9
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	08004fc9 	.word	0x08004fc9
 8004f80:	08004fc9 	.word	0x08004fc9
 8004f84:	08004fb9 	.word	0x08004fb9
 8004f88:	08004fc9 	.word	0x08004fc9
 8004f8c:	08004fc9 	.word	0x08004fc9
 8004f90:	08004fc9 	.word	0x08004fc9
 8004f94:	08004fb1 	.word	0x08004fb1
 8004f98:	08004fc9 	.word	0x08004fc9
 8004f9c:	08004fc9 	.word	0x08004fc9
 8004fa0:	08004fc9 	.word	0x08004fc9
 8004fa4:	08004fc1 	.word	0x08004fc1
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fae:	e0d8      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb6:	e0d4      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbe:	e0d0      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e0cc      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004fc8:	2310      	movs	r3, #16
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fce:	e0c8      	b.n	8005162 <UART_SetConfig+0x2e6>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a5e      	ldr	r2, [pc, #376]	@ (8005150 <UART_SetConfig+0x2d4>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d125      	bne.n	8005026 <UART_SetConfig+0x1aa>
 8004fda:	4b5b      	ldr	r3, [pc, #364]	@ (8005148 <UART_SetConfig+0x2cc>)
 8004fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fe4:	2b30      	cmp	r3, #48	@ 0x30
 8004fe6:	d016      	beq.n	8005016 <UART_SetConfig+0x19a>
 8004fe8:	2b30      	cmp	r3, #48	@ 0x30
 8004fea:	d818      	bhi.n	800501e <UART_SetConfig+0x1a2>
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	d00a      	beq.n	8005006 <UART_SetConfig+0x18a>
 8004ff0:	2b20      	cmp	r3, #32
 8004ff2:	d814      	bhi.n	800501e <UART_SetConfig+0x1a2>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <UART_SetConfig+0x182>
 8004ff8:	2b10      	cmp	r3, #16
 8004ffa:	d008      	beq.n	800500e <UART_SetConfig+0x192>
 8004ffc:	e00f      	b.n	800501e <UART_SetConfig+0x1a2>
 8004ffe:	2300      	movs	r3, #0
 8005000:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005004:	e0ad      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005006:	2302      	movs	r3, #2
 8005008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500c:	e0a9      	b.n	8005162 <UART_SetConfig+0x2e6>
 800500e:	2304      	movs	r3, #4
 8005010:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005014:	e0a5      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005016:	2308      	movs	r3, #8
 8005018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501c:	e0a1      	b.n	8005162 <UART_SetConfig+0x2e6>
 800501e:	2310      	movs	r3, #16
 8005020:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005024:	e09d      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a4a      	ldr	r2, [pc, #296]	@ (8005154 <UART_SetConfig+0x2d8>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d125      	bne.n	800507c <UART_SetConfig+0x200>
 8005030:	4b45      	ldr	r3, [pc, #276]	@ (8005148 <UART_SetConfig+0x2cc>)
 8005032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005036:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800503a:	2bc0      	cmp	r3, #192	@ 0xc0
 800503c:	d016      	beq.n	800506c <UART_SetConfig+0x1f0>
 800503e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005040:	d818      	bhi.n	8005074 <UART_SetConfig+0x1f8>
 8005042:	2b80      	cmp	r3, #128	@ 0x80
 8005044:	d00a      	beq.n	800505c <UART_SetConfig+0x1e0>
 8005046:	2b80      	cmp	r3, #128	@ 0x80
 8005048:	d814      	bhi.n	8005074 <UART_SetConfig+0x1f8>
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <UART_SetConfig+0x1d8>
 800504e:	2b40      	cmp	r3, #64	@ 0x40
 8005050:	d008      	beq.n	8005064 <UART_SetConfig+0x1e8>
 8005052:	e00f      	b.n	8005074 <UART_SetConfig+0x1f8>
 8005054:	2300      	movs	r3, #0
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e082      	b.n	8005162 <UART_SetConfig+0x2e6>
 800505c:	2302      	movs	r3, #2
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e07e      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005064:	2304      	movs	r3, #4
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e07a      	b.n	8005162 <UART_SetConfig+0x2e6>
 800506c:	2308      	movs	r3, #8
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e076      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005074:	2310      	movs	r3, #16
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507a:	e072      	b.n	8005162 <UART_SetConfig+0x2e6>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a35      	ldr	r2, [pc, #212]	@ (8005158 <UART_SetConfig+0x2dc>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d12a      	bne.n	80050dc <UART_SetConfig+0x260>
 8005086:	4b30      	ldr	r3, [pc, #192]	@ (8005148 <UART_SetConfig+0x2cc>)
 8005088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800508c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005090:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005094:	d01a      	beq.n	80050cc <UART_SetConfig+0x250>
 8005096:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800509a:	d81b      	bhi.n	80050d4 <UART_SetConfig+0x258>
 800509c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a0:	d00c      	beq.n	80050bc <UART_SetConfig+0x240>
 80050a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a6:	d815      	bhi.n	80050d4 <UART_SetConfig+0x258>
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <UART_SetConfig+0x238>
 80050ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050b0:	d008      	beq.n	80050c4 <UART_SetConfig+0x248>
 80050b2:	e00f      	b.n	80050d4 <UART_SetConfig+0x258>
 80050b4:	2300      	movs	r3, #0
 80050b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ba:	e052      	b.n	8005162 <UART_SetConfig+0x2e6>
 80050bc:	2302      	movs	r3, #2
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e04e      	b.n	8005162 <UART_SetConfig+0x2e6>
 80050c4:	2304      	movs	r3, #4
 80050c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ca:	e04a      	b.n	8005162 <UART_SetConfig+0x2e6>
 80050cc:	2308      	movs	r3, #8
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e046      	b.n	8005162 <UART_SetConfig+0x2e6>
 80050d4:	2310      	movs	r3, #16
 80050d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050da:	e042      	b.n	8005162 <UART_SetConfig+0x2e6>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a17      	ldr	r2, [pc, #92]	@ (8005140 <UART_SetConfig+0x2c4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d13a      	bne.n	800515c <UART_SetConfig+0x2e0>
 80050e6:	4b18      	ldr	r3, [pc, #96]	@ (8005148 <UART_SetConfig+0x2cc>)
 80050e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f4:	d01a      	beq.n	800512c <UART_SetConfig+0x2b0>
 80050f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050fa:	d81b      	bhi.n	8005134 <UART_SetConfig+0x2b8>
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d00c      	beq.n	800511c <UART_SetConfig+0x2a0>
 8005102:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005106:	d815      	bhi.n	8005134 <UART_SetConfig+0x2b8>
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <UART_SetConfig+0x298>
 800510c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005110:	d008      	beq.n	8005124 <UART_SetConfig+0x2a8>
 8005112:	e00f      	b.n	8005134 <UART_SetConfig+0x2b8>
 8005114:	2300      	movs	r3, #0
 8005116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511a:	e022      	b.n	8005162 <UART_SetConfig+0x2e6>
 800511c:	2302      	movs	r3, #2
 800511e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005122:	e01e      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005124:	2304      	movs	r3, #4
 8005126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512a:	e01a      	b.n	8005162 <UART_SetConfig+0x2e6>
 800512c:	2308      	movs	r3, #8
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005132:	e016      	b.n	8005162 <UART_SetConfig+0x2e6>
 8005134:	2310      	movs	r3, #16
 8005136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513a:	e012      	b.n	8005162 <UART_SetConfig+0x2e6>
 800513c:	efff69f3 	.word	0xefff69f3
 8005140:	40008000 	.word	0x40008000
 8005144:	40013800 	.word	0x40013800
 8005148:	40021000 	.word	0x40021000
 800514c:	40004400 	.word	0x40004400
 8005150:	40004800 	.word	0x40004800
 8005154:	40004c00 	.word	0x40004c00
 8005158:	40005000 	.word	0x40005000
 800515c:	2310      	movs	r3, #16
 800515e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a9f      	ldr	r2, [pc, #636]	@ (80053e4 <UART_SetConfig+0x568>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d17a      	bne.n	8005262 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800516c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005170:	2b08      	cmp	r3, #8
 8005172:	d824      	bhi.n	80051be <UART_SetConfig+0x342>
 8005174:	a201      	add	r2, pc, #4	@ (adr r2, 800517c <UART_SetConfig+0x300>)
 8005176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517a:	bf00      	nop
 800517c:	080051a1 	.word	0x080051a1
 8005180:	080051bf 	.word	0x080051bf
 8005184:	080051a9 	.word	0x080051a9
 8005188:	080051bf 	.word	0x080051bf
 800518c:	080051af 	.word	0x080051af
 8005190:	080051bf 	.word	0x080051bf
 8005194:	080051bf 	.word	0x080051bf
 8005198:	080051bf 	.word	0x080051bf
 800519c:	080051b7 	.word	0x080051b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051a0:	f7fd faaa 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 80051a4:	61f8      	str	r0, [r7, #28]
        break;
 80051a6:	e010      	b.n	80051ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a8:	4b8f      	ldr	r3, [pc, #572]	@ (80053e8 <UART_SetConfig+0x56c>)
 80051aa:	61fb      	str	r3, [r7, #28]
        break;
 80051ac:	e00d      	b.n	80051ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ae:	f7fd fa0b 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 80051b2:	61f8      	str	r0, [r7, #28]
        break;
 80051b4:	e009      	b.n	80051ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ba:	61fb      	str	r3, [r7, #28]
        break;
 80051bc:	e005      	b.n	80051ca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80fb 	beq.w	80053c8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	4613      	mov	r3, r2
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	4413      	add	r3, r2
 80051dc:	69fa      	ldr	r2, [r7, #28]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d305      	bcc.n	80051ee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051e8:	69fa      	ldr	r2, [r7, #28]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d903      	bls.n	80051f6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051f4:	e0e8      	b.n	80053c8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	2200      	movs	r2, #0
 80051fa:	461c      	mov	r4, r3
 80051fc:	4615      	mov	r5, r2
 80051fe:	f04f 0200 	mov.w	r2, #0
 8005202:	f04f 0300 	mov.w	r3, #0
 8005206:	022b      	lsls	r3, r5, #8
 8005208:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800520c:	0222      	lsls	r2, r4, #8
 800520e:	68f9      	ldr	r1, [r7, #12]
 8005210:	6849      	ldr	r1, [r1, #4]
 8005212:	0849      	lsrs	r1, r1, #1
 8005214:	2000      	movs	r0, #0
 8005216:	4688      	mov	r8, r1
 8005218:	4681      	mov	r9, r0
 800521a:	eb12 0a08 	adds.w	sl, r2, r8
 800521e:	eb43 0b09 	adc.w	fp, r3, r9
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	603b      	str	r3, [r7, #0]
 800522a:	607a      	str	r2, [r7, #4]
 800522c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005230:	4650      	mov	r0, sl
 8005232:	4659      	mov	r1, fp
 8005234:	f7fb f81c 	bl	8000270 <__aeabi_uldivmod>
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4613      	mov	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005246:	d308      	bcc.n	800525a <UART_SetConfig+0x3de>
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800524e:	d204      	bcs.n	800525a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	60da      	str	r2, [r3, #12]
 8005258:	e0b6      	b.n	80053c8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005260:	e0b2      	b.n	80053c8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800526a:	d15e      	bne.n	800532a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800526c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005270:	2b08      	cmp	r3, #8
 8005272:	d828      	bhi.n	80052c6 <UART_SetConfig+0x44a>
 8005274:	a201      	add	r2, pc, #4	@ (adr r2, 800527c <UART_SetConfig+0x400>)
 8005276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800527a:	bf00      	nop
 800527c:	080052a1 	.word	0x080052a1
 8005280:	080052a9 	.word	0x080052a9
 8005284:	080052b1 	.word	0x080052b1
 8005288:	080052c7 	.word	0x080052c7
 800528c:	080052b7 	.word	0x080052b7
 8005290:	080052c7 	.word	0x080052c7
 8005294:	080052c7 	.word	0x080052c7
 8005298:	080052c7 	.word	0x080052c7
 800529c:	080052bf 	.word	0x080052bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052a0:	f7fd fa2a 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 80052a4:	61f8      	str	r0, [r7, #28]
        break;
 80052a6:	e014      	b.n	80052d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a8:	f7fd fa3c 	bl	8002724 <HAL_RCC_GetPCLK2Freq>
 80052ac:	61f8      	str	r0, [r7, #28]
        break;
 80052ae:	e010      	b.n	80052d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052b0:	4b4d      	ldr	r3, [pc, #308]	@ (80053e8 <UART_SetConfig+0x56c>)
 80052b2:	61fb      	str	r3, [r7, #28]
        break;
 80052b4:	e00d      	b.n	80052d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052b6:	f7fd f987 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 80052ba:	61f8      	str	r0, [r7, #28]
        break;
 80052bc:	e009      	b.n	80052d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052c2:	61fb      	str	r3, [r7, #28]
        break;
 80052c4:	e005      	b.n	80052d2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d077      	beq.n	80053c8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	005a      	lsls	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	085b      	lsrs	r3, r3, #1
 80052e2:	441a      	add	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	2b0f      	cmp	r3, #15
 80052f2:	d916      	bls.n	8005322 <UART_SetConfig+0x4a6>
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052fa:	d212      	bcs.n	8005322 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	b29b      	uxth	r3, r3
 8005300:	f023 030f 	bic.w	r3, r3, #15
 8005304:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	b29b      	uxth	r3, r3
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	b29a      	uxth	r2, r3
 8005312:	8afb      	ldrh	r3, [r7, #22]
 8005314:	4313      	orrs	r3, r2
 8005316:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	8afa      	ldrh	r2, [r7, #22]
 800531e:	60da      	str	r2, [r3, #12]
 8005320:	e052      	b.n	80053c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005328:	e04e      	b.n	80053c8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800532a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800532e:	2b08      	cmp	r3, #8
 8005330:	d827      	bhi.n	8005382 <UART_SetConfig+0x506>
 8005332:	a201      	add	r2, pc, #4	@ (adr r2, 8005338 <UART_SetConfig+0x4bc>)
 8005334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005338:	0800535d 	.word	0x0800535d
 800533c:	08005365 	.word	0x08005365
 8005340:	0800536d 	.word	0x0800536d
 8005344:	08005383 	.word	0x08005383
 8005348:	08005373 	.word	0x08005373
 800534c:	08005383 	.word	0x08005383
 8005350:	08005383 	.word	0x08005383
 8005354:	08005383 	.word	0x08005383
 8005358:	0800537b 	.word	0x0800537b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800535c:	f7fd f9cc 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8005360:	61f8      	str	r0, [r7, #28]
        break;
 8005362:	e014      	b.n	800538e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005364:	f7fd f9de 	bl	8002724 <HAL_RCC_GetPCLK2Freq>
 8005368:	61f8      	str	r0, [r7, #28]
        break;
 800536a:	e010      	b.n	800538e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800536c:	4b1e      	ldr	r3, [pc, #120]	@ (80053e8 <UART_SetConfig+0x56c>)
 800536e:	61fb      	str	r3, [r7, #28]
        break;
 8005370:	e00d      	b.n	800538e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005372:	f7fd f929 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 8005376:	61f8      	str	r0, [r7, #28]
        break;
 8005378:	e009      	b.n	800538e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800537a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800537e:	61fb      	str	r3, [r7, #28]
        break;
 8005380:	e005      	b.n	800538e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800538c:	bf00      	nop
    }

    if (pclk != 0U)
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d019      	beq.n	80053c8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	085a      	lsrs	r2, r3, #1
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	441a      	add	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	2b0f      	cmp	r3, #15
 80053ac:	d909      	bls.n	80053c2 <UART_SetConfig+0x546>
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053b4:	d205      	bcs.n	80053c2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60da      	str	r2, [r3, #12]
 80053c0:	e002      	b.n	80053c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3728      	adds	r7, #40	@ 0x28
 80053dc:	46bd      	mov	sp, r7
 80053de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053e2:	bf00      	nop
 80053e4:	40008000 	.word	0x40008000
 80053e8:	00f42400 	.word	0x00f42400

080053ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00a      	beq.n	8005416 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00a      	beq.n	800545a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00a      	beq.n	800547c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	430a      	orrs	r2, r1
 800547a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00a      	beq.n	800549e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d01a      	beq.n	8005502 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ea:	d10a      	bne.n	8005502 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	605a      	str	r2, [r3, #4]
  }
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b098      	sub	sp, #96	@ 0x60
 8005534:	af02      	add	r7, sp, #8
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005540:	f7fb ff94 	bl	800146c <HAL_GetTick>
 8005544:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0308 	and.w	r3, r3, #8
 8005550:	2b08      	cmp	r3, #8
 8005552:	d12e      	bne.n	80055b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005554:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800555c:	2200      	movs	r2, #0
 800555e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f88c 	bl	8005680 <UART_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d021      	beq.n	80055b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800557c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800557e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005582:	653b      	str	r3, [r7, #80]	@ 0x50
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800558c:	647b      	str	r3, [r7, #68]	@ 0x44
 800558e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005592:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800559a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e6      	bne.n	800556e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2220      	movs	r2, #32
 80055a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e062      	b.n	8005678 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d149      	bne.n	8005654 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055c8:	2200      	movs	r2, #0
 80055ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f856 	bl	8005680 <UART_WaitOnFlagUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d03c      	beq.n	8005654 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	e853 3f00 	ldrex	r3, [r3]
 80055e6:	623b      	str	r3, [r7, #32]
   return(result);
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80055fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005600:	e841 2300 	strex	r3, r2, [r1]
 8005604:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e6      	bne.n	80055da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3308      	adds	r3, #8
 8005612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	e853 3f00 	ldrex	r3, [r3]
 800561a:	60fb      	str	r3, [r7, #12]
   return(result);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3308      	adds	r3, #8
 800562a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800562c:	61fa      	str	r2, [r7, #28]
 800562e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005630:	69b9      	ldr	r1, [r7, #24]
 8005632:	69fa      	ldr	r2, [r7, #28]
 8005634:	e841 2300 	strex	r3, r2, [r1]
 8005638:	617b      	str	r3, [r7, #20]
   return(result);
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1e5      	bne.n	800560c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e011      	b.n	8005678 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3758      	adds	r7, #88	@ 0x58
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	603b      	str	r3, [r7, #0]
 800568c:	4613      	mov	r3, r2
 800568e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005690:	e04f      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005698:	d04b      	beq.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569a:	f7fb fee7 	bl	800146c <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	69ba      	ldr	r2, [r7, #24]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d302      	bcc.n	80056b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e04e      	b.n	8005752 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d037      	beq.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	2b80      	cmp	r3, #128	@ 0x80
 80056c6:	d034      	beq.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	2b40      	cmp	r3, #64	@ 0x40
 80056cc:	d031      	beq.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b08      	cmp	r3, #8
 80056da:	d110      	bne.n	80056fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2208      	movs	r2, #8
 80056e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f838 	bl	800575a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2208      	movs	r2, #8
 80056ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e029      	b.n	8005752 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800570c:	d111      	bne.n	8005732 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005718:	68f8      	ldr	r0, [r7, #12]
 800571a:	f000 f81e 	bl	800575a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2220      	movs	r2, #32
 8005722:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e00f      	b.n	8005752 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69da      	ldr	r2, [r3, #28]
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	4013      	ands	r3, r2
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	429a      	cmp	r2, r3
 8005740:	bf0c      	ite	eq
 8005742:	2301      	moveq	r3, #1
 8005744:	2300      	movne	r3, #0
 8005746:	b2db      	uxtb	r3, r3
 8005748:	461a      	mov	r2, r3
 800574a:	79fb      	ldrb	r3, [r7, #7]
 800574c:	429a      	cmp	r2, r3
 800574e:	d0a0      	beq.n	8005692 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800575a:	b480      	push	{r7}
 800575c:	b095      	sub	sp, #84	@ 0x54
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800576a:	e853 3f00 	ldrex	r3, [r3]
 800576e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005780:	643b      	str	r3, [r7, #64]	@ 0x40
 8005782:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005784:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005786:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005788:	e841 2300 	strex	r3, r2, [r1]
 800578c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800578e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e6      	bne.n	8005762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3308      	adds	r3, #8
 800579a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	e853 3f00 	ldrex	r3, [r3]
 80057a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	f023 0301 	bic.w	r3, r3, #1
 80057aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3308      	adds	r3, #8
 80057b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e5      	bne.n	8005794 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d118      	bne.n	8005802 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f023 0310 	bic.w	r3, r3, #16
 80057e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ee:	61bb      	str	r3, [r7, #24]
 80057f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f2:	6979      	ldr	r1, [r7, #20]
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	e841 2300 	strex	r3, r2, [r1]
 80057fa:	613b      	str	r3, [r7, #16]
   return(result);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1e6      	bne.n	80057d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005816:	bf00      	nop
 8005818:	3754      	adds	r7, #84	@ 0x54
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b084      	sub	sp, #16
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f7ff fb05 	bl	8004e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005846:	bf00      	nop
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b088      	sub	sp, #32
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	e853 3f00 	ldrex	r3, [r3]
 8005862:	60bb      	str	r3, [r7, #8]
   return(result);
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800586a:	61fb      	str	r3, [r7, #28]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	461a      	mov	r2, r3
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005878:	6979      	ldr	r1, [r7, #20]
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	e841 2300 	strex	r3, r2, [r1]
 8005880:	613b      	str	r3, [r7, #16]
   return(result);
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e6      	bne.n	8005856 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2220      	movs	r2, #32
 800588c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff fad1 	bl	8004e3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800589a:	bf00      	nop
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b085      	sub	sp, #20
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	4603      	mov	r3, r0
 80058be:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80058c0:	2300      	movs	r3, #0
 80058c2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80058c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058c8:	2b84      	cmp	r3, #132	@ 0x84
 80058ca:	d005      	beq.n	80058d8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80058cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4413      	add	r3, r2
 80058d4:	3303      	adds	r3, #3
 80058d6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80058d8:	68fb      	ldr	r3, [r7, #12]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80058ea:	f000 fbc1 	bl	8006070 <vTaskStartScheduler>
  
  return osOK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80058f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058f6:	b089      	sub	sp, #36	@ 0x24
 80058f8:	af04      	add	r7, sp, #16
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d020      	beq.n	8005948 <osThreadCreate+0x54>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d01c      	beq.n	8005948 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685c      	ldr	r4, [r3, #4]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691e      	ldr	r6, [r3, #16]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff ffc8 	bl	80058b6 <makeFreeRtosPriority>
 8005926:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005930:	9202      	str	r2, [sp, #8]
 8005932:	9301      	str	r3, [sp, #4]
 8005934:	9100      	str	r1, [sp, #0]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	4632      	mov	r2, r6
 800593a:	4629      	mov	r1, r5
 800593c:	4620      	mov	r0, r4
 800593e:	f000 f9b1 	bl	8005ca4 <xTaskCreateStatic>
 8005942:	4603      	mov	r3, r0
 8005944:	60fb      	str	r3, [r7, #12]
 8005946:	e01c      	b.n	8005982 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685c      	ldr	r4, [r3, #4]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005954:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800595c:	4618      	mov	r0, r3
 800595e:	f7ff ffaa 	bl	80058b6 <makeFreeRtosPriority>
 8005962:	4602      	mov	r2, r0
 8005964:	f107 030c 	add.w	r3, r7, #12
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	9200      	str	r2, [sp, #0]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	4632      	mov	r2, r6
 8005970:	4629      	mov	r1, r5
 8005972:	4620      	mov	r0, r4
 8005974:	f000 f9f6 	bl	8005d64 <xTaskCreate>
 8005978:	4603      	mov	r3, r0
 800597a:	2b01      	cmp	r3, #1
 800597c:	d001      	beq.n	8005982 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800597e:	2300      	movs	r3, #0
 8005980:	e000      	b.n	8005984 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005982:	68fb      	ldr	r3, [r7, #12]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3714      	adds	r7, #20
 8005988:	46bd      	mov	sp, r7
 800598a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800598c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d001      	beq.n	80059a2 <osDelay+0x16>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	e000      	b.n	80059a4 <osDelay+0x18>
 80059a2:	2301      	movs	r3, #1
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fb2d 	bl	8006004 <vTaskDelay>
  
  return osOK;
 80059aa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f103 0208 	add.w	r2, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f103 0208 	add.w	r2, r3, #8
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f103 0208 	add.w	r2, r3, #8
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a02:	bf00      	nop
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b085      	sub	sp, #20
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
 8005a16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689a      	ldr	r2, [r3, #8]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	601a      	str	r2, [r3, #0]
}
 8005a4a:	bf00      	nop
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a56:	b480      	push	{r7}
 8005a58:	b085      	sub	sp, #20
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a6c:	d103      	bne.n	8005a76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	e00c      	b.n	8005a90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	3308      	adds	r3, #8
 8005a7a:	60fb      	str	r3, [r7, #12]
 8005a7c:	e002      	b.n	8005a84 <vListInsert+0x2e>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d2f6      	bcs.n	8005a7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	601a      	str	r2, [r3, #0]
}
 8005abc:	bf00      	nop
 8005abe:	3714      	adds	r7, #20
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6892      	ldr	r2, [r2, #8]
 8005ade:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	6852      	ldr	r2, [r2, #4]
 8005ae8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d103      	bne.n	8005afc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	1e5a      	subs	r2, r3, #1
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10b      	bne.n	8005b48 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005b42:	bf00      	nop
 8005b44:	bf00      	nop
 8005b46:	e7fd      	b.n	8005b44 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005b48:	f000 ff9e 	bl	8006a88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b54:	68f9      	ldr	r1, [r7, #12]
 8005b56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b58:	fb01 f303 	mul.w	r3, r1, r3
 8005b5c:	441a      	add	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	68f9      	ldr	r1, [r7, #12]
 8005b7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b7e:	fb01 f303 	mul.w	r3, r1, r3
 8005b82:	441a      	add	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	22ff      	movs	r2, #255	@ 0xff
 8005b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	22ff      	movs	r2, #255	@ 0xff
 8005b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d114      	bne.n	8005bc8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d01a      	beq.n	8005bdc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	3310      	adds	r3, #16
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 fc94 	bl	80064d8 <xTaskRemoveFromEventList>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d012      	beq.n	8005bdc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <xQueueGenericReset+0xd0>)
 8005bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	e009      	b.n	8005bdc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	3310      	adds	r3, #16
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7ff fef1 	bl	80059b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	3324      	adds	r3, #36	@ 0x24
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7ff feec 	bl	80059b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005bdc:	f000 ff86 	bl	8006aec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005be0:	2301      	movs	r3, #1
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	e000ed04 	.word	0xe000ed04

08005bf0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08a      	sub	sp, #40	@ 0x28
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10b      	bne.n	8005c1c <xQueueGenericCreate+0x2c>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	613b      	str	r3, [r7, #16]
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	fb02 f303 	mul.w	r3, r2, r3
 8005c24:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	3348      	adds	r3, #72	@ 0x48
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f001 f80c 	bl	8006c48 <pvPortMalloc>
 8005c30:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d011      	beq.n	8005c5c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	3348      	adds	r3, #72	@ 0x48
 8005c40:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c4a:	79fa      	ldrb	r2, [r7, #7]
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	4613      	mov	r3, r2
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	68b9      	ldr	r1, [r7, #8]
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f000 f805 	bl	8005c66 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c5c:	69bb      	ldr	r3, [r7, #24]
	}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3720      	adds	r7, #32
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b084      	sub	sp, #16
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	60b9      	str	r1, [r7, #8]
 8005c70:	607a      	str	r2, [r7, #4]
 8005c72:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d103      	bne.n	8005c82 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	e002      	b.n	8005c88 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005c94:	2101      	movs	r1, #1
 8005c96:	69b8      	ldr	r0, [r7, #24]
 8005c98:	f7ff ff40 	bl	8005b1c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005c9c:	bf00      	nop
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b08e      	sub	sp, #56	@ 0x38
 8005ca8:	af04      	add	r7, sp, #16
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
 8005cb0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d10b      	bne.n	8005cd0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbc:	f383 8811 	msr	BASEPRI, r3
 8005cc0:	f3bf 8f6f 	isb	sy
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	623b      	str	r3, [r7, #32]
}
 8005cca:	bf00      	nop
 8005ccc:	bf00      	nop
 8005cce:	e7fd      	b.n	8005ccc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10b      	bne.n	8005cee <xTaskCreateStatic+0x4a>
	__asm volatile
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	61fb      	str	r3, [r7, #28]
}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	e7fd      	b.n	8005cea <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005cee:	23a0      	movs	r3, #160	@ 0xa0
 8005cf0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2ba0      	cmp	r3, #160	@ 0xa0
 8005cf6:	d00b      	beq.n	8005d10 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	61bb      	str	r3, [r7, #24]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005d10:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d01e      	beq.n	8005d56 <xTaskCreateStatic+0xb2>
 8005d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d01b      	beq.n	8005d56 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d26:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005d30:	2300      	movs	r3, #0
 8005d32:	9303      	str	r3, [sp, #12]
 8005d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d36:	9302      	str	r3, [sp, #8]
 8005d38:	f107 0314 	add.w	r3, r7, #20
 8005d3c:	9301      	str	r3, [sp, #4]
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f000 f851 	bl	8005df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d50:	f000 f8ee 	bl	8005f30 <prvAddNewTaskToReadyList>
 8005d54:	e001      	b.n	8005d5a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005d5a:	697b      	ldr	r3, [r7, #20]
	}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3728      	adds	r7, #40	@ 0x28
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b08c      	sub	sp, #48	@ 0x30
 8005d68:	af04      	add	r7, sp, #16
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	603b      	str	r3, [r7, #0]
 8005d70:	4613      	mov	r3, r2
 8005d72:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005d74:	88fb      	ldrh	r3, [r7, #6]
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 ff65 	bl	8006c48 <pvPortMalloc>
 8005d7e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00e      	beq.n	8005da4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005d86:	20a0      	movs	r0, #160	@ 0xa0
 8005d88:	f000 ff5e 	bl	8006c48 <pvPortMalloc>
 8005d8c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d9a:	e005      	b.n	8005da8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005d9c:	6978      	ldr	r0, [r7, #20]
 8005d9e:	f001 f821 	bl	8006de4 <vPortFree>
 8005da2:	e001      	b.n	8005da8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005da4:	2300      	movs	r3, #0
 8005da6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d017      	beq.n	8005dde <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005db6:	88fa      	ldrh	r2, [r7, #6]
 8005db8:	2300      	movs	r3, #0
 8005dba:	9303      	str	r3, [sp, #12]
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	9302      	str	r3, [sp, #8]
 8005dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc2:	9301      	str	r3, [sp, #4]
 8005dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f000 f80f 	bl	8005df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005dd2:	69f8      	ldr	r0, [r7, #28]
 8005dd4:	f000 f8ac 	bl	8005f30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	61bb      	str	r3, [r7, #24]
 8005ddc:	e002      	b.n	8005de4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005dde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005de2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005de4:	69bb      	ldr	r3, [r7, #24]
	}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3720      	adds	r7, #32
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b088      	sub	sp, #32
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
 8005dfc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4413      	add	r3, r2
 8005e0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	f023 0307 	bic.w	r3, r3, #7
 8005e16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	f003 0307 	and.w	r3, r3, #7
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00b      	beq.n	8005e3a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e26:	f383 8811 	msr	BASEPRI, r3
 8005e2a:	f3bf 8f6f 	isb	sy
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	617b      	str	r3, [r7, #20]
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop
 8005e38:	e7fd      	b.n	8005e36 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d01f      	beq.n	8005e80 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e40:	2300      	movs	r3, #0
 8005e42:	61fb      	str	r3, [r7, #28]
 8005e44:	e012      	b.n	8005e6c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	7819      	ldrb	r1, [r3, #0]
 8005e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	4413      	add	r3, r2
 8005e54:	3334      	adds	r3, #52	@ 0x34
 8005e56:	460a      	mov	r2, r1
 8005e58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	4413      	add	r3, r2
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d006      	beq.n	8005e74 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	61fb      	str	r3, [r7, #28]
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	2b0f      	cmp	r3, #15
 8005e70:	d9e9      	bls.n	8005e46 <prvInitialiseNewTask+0x56>
 8005e72:	e000      	b.n	8005e76 <prvInitialiseNewTask+0x86>
			{
				break;
 8005e74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e7e:	e003      	b.n	8005e88 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8a:	2b06      	cmp	r3, #6
 8005e8c:	d901      	bls.n	8005e92 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005e8e:	2306      	movs	r3, #6
 8005e90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e9c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7ff fda3 	bl	80059f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb0:	3318      	adds	r3, #24
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff fd9e 	bl	80059f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ebc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec0:	f1c3 0207 	rsb	r2, r3, #7
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ecc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee0:	334c      	adds	r3, #76	@ 0x4c
 8005ee2:	224c      	movs	r2, #76	@ 0x4c
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f001 fc4c 	bl	8007784 <memset>
 8005eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eee:	4a0d      	ldr	r2, [pc, #52]	@ (8005f24 <prvInitialiseNewTask+0x134>)
 8005ef0:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	4a0c      	ldr	r2, [pc, #48]	@ (8005f28 <prvInitialiseNewTask+0x138>)
 8005ef6:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efa:	4a0c      	ldr	r2, [pc, #48]	@ (8005f2c <prvInitialiseNewTask+0x13c>)
 8005efc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	68f9      	ldr	r1, [r7, #12]
 8005f02:	69b8      	ldr	r0, [r7, #24]
 8005f04:	f000 fc8e 	bl	8006824 <pxPortInitialiseStack>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f1a:	bf00      	nop
 8005f1c:	3720      	adds	r7, #32
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	20007e68 	.word	0x20007e68
 8005f28:	20007ed0 	.word	0x20007ed0
 8005f2c:	20007f38 	.word	0x20007f38

08005f30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005f38:	f000 fda6 	bl	8006a88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8005fe8 <prvAddNewTaskToReadyList+0xb8>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3301      	adds	r3, #1
 8005f42:	4a29      	ldr	r2, [pc, #164]	@ (8005fe8 <prvAddNewTaskToReadyList+0xb8>)
 8005f44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005f46:	4b29      	ldr	r3, [pc, #164]	@ (8005fec <prvAddNewTaskToReadyList+0xbc>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d109      	bne.n	8005f62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005f4e:	4a27      	ldr	r2, [pc, #156]	@ (8005fec <prvAddNewTaskToReadyList+0xbc>)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005f54:	4b24      	ldr	r3, [pc, #144]	@ (8005fe8 <prvAddNewTaskToReadyList+0xb8>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d110      	bne.n	8005f7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005f5c:	f000 fb38 	bl	80065d0 <prvInitialiseTaskLists>
 8005f60:	e00d      	b.n	8005f7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005f62:	4b23      	ldr	r3, [pc, #140]	@ (8005ff0 <prvAddNewTaskToReadyList+0xc0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d109      	bne.n	8005f7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005f6a:	4b20      	ldr	r3, [pc, #128]	@ (8005fec <prvAddNewTaskToReadyList+0xbc>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d802      	bhi.n	8005f7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005f78:	4a1c      	ldr	r2, [pc, #112]	@ (8005fec <prvAddNewTaskToReadyList+0xbc>)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ff4 <prvAddNewTaskToReadyList+0xc4>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3301      	adds	r3, #1
 8005f84:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff4 <prvAddNewTaskToReadyList+0xc4>)
 8005f86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	409a      	lsls	r2, r3
 8005f90:	4b19      	ldr	r3, [pc, #100]	@ (8005ff8 <prvAddNewTaskToReadyList+0xc8>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	4a18      	ldr	r2, [pc, #96]	@ (8005ff8 <prvAddNewTaskToReadyList+0xc8>)
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4a15      	ldr	r2, [pc, #84]	@ (8005ffc <prvAddNewTaskToReadyList+0xcc>)
 8005fa8:	441a      	add	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3304      	adds	r3, #4
 8005fae:	4619      	mov	r1, r3
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	f7ff fd2c 	bl	8005a0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005fb6:	f000 fd99 	bl	8006aec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005fba:	4b0d      	ldr	r3, [pc, #52]	@ (8005ff0 <prvAddNewTaskToReadyList+0xc0>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00e      	beq.n	8005fe0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fec <prvAddNewTaskToReadyList+0xbc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d207      	bcs.n	8005fe0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006000 <prvAddNewTaskToReadyList+0xd0>)
 8005fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fe0:	bf00      	nop
 8005fe2:	3708      	adds	r7, #8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	200008e4 	.word	0x200008e4
 8005fec:	200007e4 	.word	0x200007e4
 8005ff0:	200008f0 	.word	0x200008f0
 8005ff4:	20000900 	.word	0x20000900
 8005ff8:	200008ec 	.word	0x200008ec
 8005ffc:	200007e8 	.word	0x200007e8
 8006000:	e000ed04 	.word	0xe000ed04

08006004 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800600c:	2300      	movs	r3, #0
 800600e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d018      	beq.n	8006048 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006016:	4b14      	ldr	r3, [pc, #80]	@ (8006068 <vTaskDelay+0x64>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00b      	beq.n	8006036 <vTaskDelay+0x32>
	__asm volatile
 800601e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006022:	f383 8811 	msr	BASEPRI, r3
 8006026:	f3bf 8f6f 	isb	sy
 800602a:	f3bf 8f4f 	dsb	sy
 800602e:	60bb      	str	r3, [r7, #8]
}
 8006030:	bf00      	nop
 8006032:	bf00      	nop
 8006034:	e7fd      	b.n	8006032 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006036:	f000 f885 	bl	8006144 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800603a:	2100      	movs	r1, #0
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 fb8b 	bl	8006758 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006042:	f000 f88d 	bl	8006160 <xTaskResumeAll>
 8006046:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d107      	bne.n	800605e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800604e:	4b07      	ldr	r3, [pc, #28]	@ (800606c <vTaskDelay+0x68>)
 8006050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006054:	601a      	str	r2, [r3, #0]
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	2000090c 	.word	0x2000090c
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08a      	sub	sp, #40	@ 0x28
 8006074:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006076:	2300      	movs	r3, #0
 8006078:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800607a:	2300      	movs	r3, #0
 800607c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800607e:	463a      	mov	r2, r7
 8006080:	1d39      	adds	r1, r7, #4
 8006082:	f107 0308 	add.w	r3, r7, #8
 8006086:	4618      	mov	r0, r3
 8006088:	f7fa fb94 	bl	80007b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800608c:	6839      	ldr	r1, [r7, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	9202      	str	r2, [sp, #8]
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	2300      	movs	r3, #0
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	2300      	movs	r3, #0
 800609c:	460a      	mov	r2, r1
 800609e:	4921      	ldr	r1, [pc, #132]	@ (8006124 <vTaskStartScheduler+0xb4>)
 80060a0:	4821      	ldr	r0, [pc, #132]	@ (8006128 <vTaskStartScheduler+0xb8>)
 80060a2:	f7ff fdff 	bl	8005ca4 <xTaskCreateStatic>
 80060a6:	4603      	mov	r3, r0
 80060a8:	4a20      	ldr	r2, [pc, #128]	@ (800612c <vTaskStartScheduler+0xbc>)
 80060aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80060ac:	4b1f      	ldr	r3, [pc, #124]	@ (800612c <vTaskStartScheduler+0xbc>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80060b4:	2301      	movs	r3, #1
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e001      	b.n	80060be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d11b      	bne.n	80060fc <vTaskStartScheduler+0x8c>
	__asm volatile
 80060c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c8:	f383 8811 	msr	BASEPRI, r3
 80060cc:	f3bf 8f6f 	isb	sy
 80060d0:	f3bf 8f4f 	dsb	sy
 80060d4:	613b      	str	r3, [r7, #16]
}
 80060d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060d8:	4b15      	ldr	r3, [pc, #84]	@ (8006130 <vTaskStartScheduler+0xc0>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	334c      	adds	r3, #76	@ 0x4c
 80060de:	4a15      	ldr	r2, [pc, #84]	@ (8006134 <vTaskStartScheduler+0xc4>)
 80060e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80060e2:	4b15      	ldr	r3, [pc, #84]	@ (8006138 <vTaskStartScheduler+0xc8>)
 80060e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80060ea:	4b14      	ldr	r3, [pc, #80]	@ (800613c <vTaskStartScheduler+0xcc>)
 80060ec:	2201      	movs	r2, #1
 80060ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80060f0:	4b13      	ldr	r3, [pc, #76]	@ (8006140 <vTaskStartScheduler+0xd0>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80060f6:	f000 fc23 	bl	8006940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80060fa:	e00f      	b.n	800611c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006102:	d10b      	bne.n	800611c <vTaskStartScheduler+0xac>
	__asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	60fb      	str	r3, [r7, #12]
}
 8006116:	bf00      	nop
 8006118:	bf00      	nop
 800611a:	e7fd      	b.n	8006118 <vTaskStartScheduler+0xa8>
}
 800611c:	bf00      	nop
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	08008a3c 	.word	0x08008a3c
 8006128:	080065a1 	.word	0x080065a1
 800612c:	20000908 	.word	0x20000908
 8006130:	200007e4 	.word	0x200007e4
 8006134:	20000394 	.word	0x20000394
 8006138:	20000904 	.word	0x20000904
 800613c:	200008f0 	.word	0x200008f0
 8006140:	200008e8 	.word	0x200008e8

08006144 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006148:	4b04      	ldr	r3, [pc, #16]	@ (800615c <vTaskSuspendAll+0x18>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	3301      	adds	r3, #1
 800614e:	4a03      	ldr	r2, [pc, #12]	@ (800615c <vTaskSuspendAll+0x18>)
 8006150:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006152:	bf00      	nop
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	2000090c 	.word	0x2000090c

08006160 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006166:	2300      	movs	r3, #0
 8006168:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800616a:	2300      	movs	r3, #0
 800616c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800616e:	4b42      	ldr	r3, [pc, #264]	@ (8006278 <xTaskResumeAll+0x118>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10b      	bne.n	800618e <xTaskResumeAll+0x2e>
	__asm volatile
 8006176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617a:	f383 8811 	msr	BASEPRI, r3
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	f3bf 8f4f 	dsb	sy
 8006186:	603b      	str	r3, [r7, #0]
}
 8006188:	bf00      	nop
 800618a:	bf00      	nop
 800618c:	e7fd      	b.n	800618a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800618e:	f000 fc7b 	bl	8006a88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006192:	4b39      	ldr	r3, [pc, #228]	@ (8006278 <xTaskResumeAll+0x118>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3b01      	subs	r3, #1
 8006198:	4a37      	ldr	r2, [pc, #220]	@ (8006278 <xTaskResumeAll+0x118>)
 800619a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800619c:	4b36      	ldr	r3, [pc, #216]	@ (8006278 <xTaskResumeAll+0x118>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d161      	bne.n	8006268 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061a4:	4b35      	ldr	r3, [pc, #212]	@ (800627c <xTaskResumeAll+0x11c>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d05d      	beq.n	8006268 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061ac:	e02e      	b.n	800620c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061ae:	4b34      	ldr	r3, [pc, #208]	@ (8006280 <xTaskResumeAll+0x120>)
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	3318      	adds	r3, #24
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff fc84 	bl	8005ac8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	3304      	adds	r3, #4
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7ff fc7f 	bl	8005ac8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ce:	2201      	movs	r2, #1
 80061d0:	409a      	lsls	r2, r3
 80061d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006284 <xTaskResumeAll+0x124>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006284 <xTaskResumeAll+0x124>)
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e0:	4613      	mov	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4413      	add	r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	4a27      	ldr	r2, [pc, #156]	@ (8006288 <xTaskResumeAll+0x128>)
 80061ea:	441a      	add	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3304      	adds	r3, #4
 80061f0:	4619      	mov	r1, r3
 80061f2:	4610      	mov	r0, r2
 80061f4:	f7ff fc0b 	bl	8005a0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061fc:	4b23      	ldr	r3, [pc, #140]	@ (800628c <xTaskResumeAll+0x12c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006202:	429a      	cmp	r2, r3
 8006204:	d302      	bcc.n	800620c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006206:	4b22      	ldr	r3, [pc, #136]	@ (8006290 <xTaskResumeAll+0x130>)
 8006208:	2201      	movs	r2, #1
 800620a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800620c:	4b1c      	ldr	r3, [pc, #112]	@ (8006280 <xTaskResumeAll+0x120>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1cc      	bne.n	80061ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800621a:	f000 fa7d 	bl	8006718 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800621e:	4b1d      	ldr	r3, [pc, #116]	@ (8006294 <xTaskResumeAll+0x134>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d010      	beq.n	800624c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800622a:	f000 f837 	bl	800629c <xTaskIncrementTick>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006234:	4b16      	ldr	r3, [pc, #88]	@ (8006290 <xTaskResumeAll+0x130>)
 8006236:	2201      	movs	r2, #1
 8006238:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	3b01      	subs	r3, #1
 800623e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1f1      	bne.n	800622a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006246:	4b13      	ldr	r3, [pc, #76]	@ (8006294 <xTaskResumeAll+0x134>)
 8006248:	2200      	movs	r2, #0
 800624a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800624c:	4b10      	ldr	r3, [pc, #64]	@ (8006290 <xTaskResumeAll+0x130>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d009      	beq.n	8006268 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006254:	2301      	movs	r3, #1
 8006256:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006258:	4b0f      	ldr	r3, [pc, #60]	@ (8006298 <xTaskResumeAll+0x138>)
 800625a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800625e:	601a      	str	r2, [r3, #0]
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006268:	f000 fc40 	bl	8006aec <vPortExitCritical>

	return xAlreadyYielded;
 800626c:	68bb      	ldr	r3, [r7, #8]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	2000090c 	.word	0x2000090c
 800627c:	200008e4 	.word	0x200008e4
 8006280:	200008a4 	.word	0x200008a4
 8006284:	200008ec 	.word	0x200008ec
 8006288:	200007e8 	.word	0x200007e8
 800628c:	200007e4 	.word	0x200007e4
 8006290:	200008f8 	.word	0x200008f8
 8006294:	200008f4 	.word	0x200008f4
 8006298:	e000ed04 	.word	0xe000ed04

0800629c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80062a2:	2300      	movs	r3, #0
 80062a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062a6:	4b4f      	ldr	r3, [pc, #316]	@ (80063e4 <xTaskIncrementTick+0x148>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f040 808f 	bne.w	80063ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80062b0:	4b4d      	ldr	r3, [pc, #308]	@ (80063e8 <xTaskIncrementTick+0x14c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3301      	adds	r3, #1
 80062b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80062b8:	4a4b      	ldr	r2, [pc, #300]	@ (80063e8 <xTaskIncrementTick+0x14c>)
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d121      	bne.n	8006308 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80062c4:	4b49      	ldr	r3, [pc, #292]	@ (80063ec <xTaskIncrementTick+0x150>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	603b      	str	r3, [r7, #0]
}
 80062e0:	bf00      	nop
 80062e2:	bf00      	nop
 80062e4:	e7fd      	b.n	80062e2 <xTaskIncrementTick+0x46>
 80062e6:	4b41      	ldr	r3, [pc, #260]	@ (80063ec <xTaskIncrementTick+0x150>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	4b40      	ldr	r3, [pc, #256]	@ (80063f0 <xTaskIncrementTick+0x154>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a3e      	ldr	r2, [pc, #248]	@ (80063ec <xTaskIncrementTick+0x150>)
 80062f2:	6013      	str	r3, [r2, #0]
 80062f4:	4a3e      	ldr	r2, [pc, #248]	@ (80063f0 <xTaskIncrementTick+0x154>)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	4b3e      	ldr	r3, [pc, #248]	@ (80063f4 <xTaskIncrementTick+0x158>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3301      	adds	r3, #1
 8006300:	4a3c      	ldr	r2, [pc, #240]	@ (80063f4 <xTaskIncrementTick+0x158>)
 8006302:	6013      	str	r3, [r2, #0]
 8006304:	f000 fa08 	bl	8006718 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006308:	4b3b      	ldr	r3, [pc, #236]	@ (80063f8 <xTaskIncrementTick+0x15c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	429a      	cmp	r2, r3
 8006310:	d348      	bcc.n	80063a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006312:	4b36      	ldr	r3, [pc, #216]	@ (80063ec <xTaskIncrementTick+0x150>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d104      	bne.n	8006326 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800631c:	4b36      	ldr	r3, [pc, #216]	@ (80063f8 <xTaskIncrementTick+0x15c>)
 800631e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006322:	601a      	str	r2, [r3, #0]
					break;
 8006324:	e03e      	b.n	80063a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006326:	4b31      	ldr	r3, [pc, #196]	@ (80063ec <xTaskIncrementTick+0x150>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	429a      	cmp	r2, r3
 800633c:	d203      	bcs.n	8006346 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800633e:	4a2e      	ldr	r2, [pc, #184]	@ (80063f8 <xTaskIncrementTick+0x15c>)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006344:	e02e      	b.n	80063a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	3304      	adds	r3, #4
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff fbbc 	bl	8005ac8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006354:	2b00      	cmp	r3, #0
 8006356:	d004      	beq.n	8006362 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	3318      	adds	r3, #24
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fbb3 	bl	8005ac8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006366:	2201      	movs	r2, #1
 8006368:	409a      	lsls	r2, r3
 800636a:	4b24      	ldr	r3, [pc, #144]	@ (80063fc <xTaskIncrementTick+0x160>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4313      	orrs	r3, r2
 8006370:	4a22      	ldr	r2, [pc, #136]	@ (80063fc <xTaskIncrementTick+0x160>)
 8006372:	6013      	str	r3, [r2, #0]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006378:	4613      	mov	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	4a1f      	ldr	r2, [pc, #124]	@ (8006400 <xTaskIncrementTick+0x164>)
 8006382:	441a      	add	r2, r3
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	3304      	adds	r3, #4
 8006388:	4619      	mov	r1, r3
 800638a:	4610      	mov	r0, r2
 800638c:	f7ff fb3f 	bl	8005a0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006394:	4b1b      	ldr	r3, [pc, #108]	@ (8006404 <xTaskIncrementTick+0x168>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639a:	429a      	cmp	r2, r3
 800639c:	d3b9      	bcc.n	8006312 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800639e:	2301      	movs	r3, #1
 80063a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063a2:	e7b6      	b.n	8006312 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80063a4:	4b17      	ldr	r3, [pc, #92]	@ (8006404 <xTaskIncrementTick+0x168>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063aa:	4915      	ldr	r1, [pc, #84]	@ (8006400 <xTaskIncrementTick+0x164>)
 80063ac:	4613      	mov	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	440b      	add	r3, r1
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d901      	bls.n	80063c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80063bc:	2301      	movs	r3, #1
 80063be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80063c0:	4b11      	ldr	r3, [pc, #68]	@ (8006408 <xTaskIncrementTick+0x16c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80063c8:	2301      	movs	r3, #1
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	e004      	b.n	80063d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80063ce:	4b0f      	ldr	r3, [pc, #60]	@ (800640c <xTaskIncrementTick+0x170>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3301      	adds	r3, #1
 80063d4:	4a0d      	ldr	r2, [pc, #52]	@ (800640c <xTaskIncrementTick+0x170>)
 80063d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80063d8:	697b      	ldr	r3, [r7, #20]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	2000090c 	.word	0x2000090c
 80063e8:	200008e8 	.word	0x200008e8
 80063ec:	2000089c 	.word	0x2000089c
 80063f0:	200008a0 	.word	0x200008a0
 80063f4:	200008fc 	.word	0x200008fc
 80063f8:	20000904 	.word	0x20000904
 80063fc:	200008ec 	.word	0x200008ec
 8006400:	200007e8 	.word	0x200007e8
 8006404:	200007e4 	.word	0x200007e4
 8006408:	200008f8 	.word	0x200008f8
 800640c:	200008f4 	.word	0x200008f4

08006410 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006410:	b480      	push	{r7}
 8006412:	b087      	sub	sp, #28
 8006414:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006416:	4b2a      	ldr	r3, [pc, #168]	@ (80064c0 <vTaskSwitchContext+0xb0>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800641e:	4b29      	ldr	r3, [pc, #164]	@ (80064c4 <vTaskSwitchContext+0xb4>)
 8006420:	2201      	movs	r2, #1
 8006422:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006424:	e045      	b.n	80064b2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006426:	4b27      	ldr	r3, [pc, #156]	@ (80064c4 <vTaskSwitchContext+0xb4>)
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800642c:	4b26      	ldr	r3, [pc, #152]	@ (80064c8 <vTaskSwitchContext+0xb8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	fab3 f383 	clz	r3, r3
 8006438:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800643a:	7afb      	ldrb	r3, [r7, #11]
 800643c:	f1c3 031f 	rsb	r3, r3, #31
 8006440:	617b      	str	r3, [r7, #20]
 8006442:	4922      	ldr	r1, [pc, #136]	@ (80064cc <vTaskSwitchContext+0xbc>)
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4613      	mov	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	440b      	add	r3, r1
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	607b      	str	r3, [r7, #4]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <vTaskSwitchContext+0x5a>
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4a14      	ldr	r2, [pc, #80]	@ (80064cc <vTaskSwitchContext+0xbc>)
 800647a:	4413      	add	r3, r2
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	605a      	str	r2, [r3, #4]
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	3308      	adds	r3, #8
 8006490:	429a      	cmp	r2, r3
 8006492:	d104      	bne.n	800649e <vTaskSwitchContext+0x8e>
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	605a      	str	r2, [r3, #4]
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4a0a      	ldr	r2, [pc, #40]	@ (80064d0 <vTaskSwitchContext+0xc0>)
 80064a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80064a8:	4b09      	ldr	r3, [pc, #36]	@ (80064d0 <vTaskSwitchContext+0xc0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	334c      	adds	r3, #76	@ 0x4c
 80064ae:	4a09      	ldr	r2, [pc, #36]	@ (80064d4 <vTaskSwitchContext+0xc4>)
 80064b0:	6013      	str	r3, [r2, #0]
}
 80064b2:	bf00      	nop
 80064b4:	371c      	adds	r7, #28
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop
 80064c0:	2000090c 	.word	0x2000090c
 80064c4:	200008f8 	.word	0x200008f8
 80064c8:	200008ec 	.word	0x200008ec
 80064cc:	200007e8 	.word	0x200007e8
 80064d0:	200007e4 	.word	0x200007e4
 80064d4:	20000394 	.word	0x20000394

080064d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10b      	bne.n	8006506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	60fb      	str	r3, [r7, #12]
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	e7fd      	b.n	8006502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	3318      	adds	r3, #24
 800650a:	4618      	mov	r0, r3
 800650c:	f7ff fadc 	bl	8005ac8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006510:	4b1d      	ldr	r3, [pc, #116]	@ (8006588 <xTaskRemoveFromEventList+0xb0>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d11c      	bne.n	8006552 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	3304      	adds	r3, #4
 800651c:	4618      	mov	r0, r3
 800651e:	f7ff fad3 	bl	8005ac8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	2201      	movs	r2, #1
 8006528:	409a      	lsls	r2, r3
 800652a:	4b18      	ldr	r3, [pc, #96]	@ (800658c <xTaskRemoveFromEventList+0xb4>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4313      	orrs	r3, r2
 8006530:	4a16      	ldr	r2, [pc, #88]	@ (800658c <xTaskRemoveFromEventList+0xb4>)
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4a13      	ldr	r2, [pc, #76]	@ (8006590 <xTaskRemoveFromEventList+0xb8>)
 8006542:	441a      	add	r2, r3
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	3304      	adds	r3, #4
 8006548:	4619      	mov	r1, r3
 800654a:	4610      	mov	r0, r2
 800654c:	f7ff fa5f 	bl	8005a0e <vListInsertEnd>
 8006550:	e005      	b.n	800655e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	3318      	adds	r3, #24
 8006556:	4619      	mov	r1, r3
 8006558:	480e      	ldr	r0, [pc, #56]	@ (8006594 <xTaskRemoveFromEventList+0xbc>)
 800655a:	f7ff fa58 	bl	8005a0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006562:	4b0d      	ldr	r3, [pc, #52]	@ (8006598 <xTaskRemoveFromEventList+0xc0>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006568:	429a      	cmp	r2, r3
 800656a:	d905      	bls.n	8006578 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800656c:	2301      	movs	r3, #1
 800656e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006570:	4b0a      	ldr	r3, [pc, #40]	@ (800659c <xTaskRemoveFromEventList+0xc4>)
 8006572:	2201      	movs	r2, #1
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	e001      	b.n	800657c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006578:	2300      	movs	r3, #0
 800657a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800657c:	697b      	ldr	r3, [r7, #20]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3718      	adds	r7, #24
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	2000090c 	.word	0x2000090c
 800658c:	200008ec 	.word	0x200008ec
 8006590:	200007e8 	.word	0x200007e8
 8006594:	200008a4 	.word	0x200008a4
 8006598:	200007e4 	.word	0x200007e4
 800659c:	200008f8 	.word	0x200008f8

080065a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80065a8:	f000 f852 	bl	8006650 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80065ac:	4b06      	ldr	r3, [pc, #24]	@ (80065c8 <prvIdleTask+0x28>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d9f9      	bls.n	80065a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80065b4:	4b05      	ldr	r3, [pc, #20]	@ (80065cc <prvIdleTask+0x2c>)
 80065b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80065c4:	e7f0      	b.n	80065a8 <prvIdleTask+0x8>
 80065c6:	bf00      	nop
 80065c8:	200007e8 	.word	0x200007e8
 80065cc:	e000ed04 	.word	0xe000ed04

080065d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065d6:	2300      	movs	r3, #0
 80065d8:	607b      	str	r3, [r7, #4]
 80065da:	e00c      	b.n	80065f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	4613      	mov	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4a12      	ldr	r2, [pc, #72]	@ (8006630 <prvInitialiseTaskLists+0x60>)
 80065e8:	4413      	add	r3, r2
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7ff f9e2 	bl	80059b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	3301      	adds	r3, #1
 80065f4:	607b      	str	r3, [r7, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2b06      	cmp	r3, #6
 80065fa:	d9ef      	bls.n	80065dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065fc:	480d      	ldr	r0, [pc, #52]	@ (8006634 <prvInitialiseTaskLists+0x64>)
 80065fe:	f7ff f9d9 	bl	80059b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006602:	480d      	ldr	r0, [pc, #52]	@ (8006638 <prvInitialiseTaskLists+0x68>)
 8006604:	f7ff f9d6 	bl	80059b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006608:	480c      	ldr	r0, [pc, #48]	@ (800663c <prvInitialiseTaskLists+0x6c>)
 800660a:	f7ff f9d3 	bl	80059b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800660e:	480c      	ldr	r0, [pc, #48]	@ (8006640 <prvInitialiseTaskLists+0x70>)
 8006610:	f7ff f9d0 	bl	80059b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006614:	480b      	ldr	r0, [pc, #44]	@ (8006644 <prvInitialiseTaskLists+0x74>)
 8006616:	f7ff f9cd 	bl	80059b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800661a:	4b0b      	ldr	r3, [pc, #44]	@ (8006648 <prvInitialiseTaskLists+0x78>)
 800661c:	4a05      	ldr	r2, [pc, #20]	@ (8006634 <prvInitialiseTaskLists+0x64>)
 800661e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006620:	4b0a      	ldr	r3, [pc, #40]	@ (800664c <prvInitialiseTaskLists+0x7c>)
 8006622:	4a05      	ldr	r2, [pc, #20]	@ (8006638 <prvInitialiseTaskLists+0x68>)
 8006624:	601a      	str	r2, [r3, #0]
}
 8006626:	bf00      	nop
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	200007e8 	.word	0x200007e8
 8006634:	20000874 	.word	0x20000874
 8006638:	20000888 	.word	0x20000888
 800663c:	200008a4 	.word	0x200008a4
 8006640:	200008b8 	.word	0x200008b8
 8006644:	200008d0 	.word	0x200008d0
 8006648:	2000089c 	.word	0x2000089c
 800664c:	200008a0 	.word	0x200008a0

08006650 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006656:	e019      	b.n	800668c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006658:	f000 fa16 	bl	8006a88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800665c:	4b10      	ldr	r3, [pc, #64]	@ (80066a0 <prvCheckTasksWaitingTermination+0x50>)
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3304      	adds	r3, #4
 8006668:	4618      	mov	r0, r3
 800666a:	f7ff fa2d 	bl	8005ac8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800666e:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <prvCheckTasksWaitingTermination+0x54>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3b01      	subs	r3, #1
 8006674:	4a0b      	ldr	r2, [pc, #44]	@ (80066a4 <prvCheckTasksWaitingTermination+0x54>)
 8006676:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006678:	4b0b      	ldr	r3, [pc, #44]	@ (80066a8 <prvCheckTasksWaitingTermination+0x58>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	3b01      	subs	r3, #1
 800667e:	4a0a      	ldr	r2, [pc, #40]	@ (80066a8 <prvCheckTasksWaitingTermination+0x58>)
 8006680:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006682:	f000 fa33 	bl	8006aec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f810 	bl	80066ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800668c:	4b06      	ldr	r3, [pc, #24]	@ (80066a8 <prvCheckTasksWaitingTermination+0x58>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1e1      	bne.n	8006658 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	3708      	adds	r7, #8
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	200008b8 	.word	0x200008b8
 80066a4:	200008e4 	.word	0x200008e4
 80066a8:	200008cc 	.word	0x200008cc

080066ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	334c      	adds	r3, #76	@ 0x4c
 80066b8:	4618      	mov	r0, r3
 80066ba:	f001 f899 	bl	80077f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d108      	bne.n	80066da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066cc:	4618      	mov	r0, r3
 80066ce:	f000 fb89 	bl	8006de4 <vPortFree>
				vPortFree( pxTCB );
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fb86 	bl	8006de4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80066d8:	e019      	b.n	800670e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d103      	bne.n	80066ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 fb7d 	bl	8006de4 <vPortFree>
	}
 80066ea:	e010      	b.n	800670e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d00b      	beq.n	800670e <prvDeleteTCB+0x62>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	60fb      	str	r3, [r7, #12]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <prvDeleteTCB+0x5e>
	}
 800670e:	bf00      	nop
 8006710:	3710      	adds	r7, #16
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800671e:	4b0c      	ldr	r3, [pc, #48]	@ (8006750 <prvResetNextTaskUnblockTime+0x38>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d104      	bne.n	8006732 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006728:	4b0a      	ldr	r3, [pc, #40]	@ (8006754 <prvResetNextTaskUnblockTime+0x3c>)
 800672a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800672e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006730:	e008      	b.n	8006744 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006732:	4b07      	ldr	r3, [pc, #28]	@ (8006750 <prvResetNextTaskUnblockTime+0x38>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	4a04      	ldr	r2, [pc, #16]	@ (8006754 <prvResetNextTaskUnblockTime+0x3c>)
 8006742:	6013      	str	r3, [r2, #0]
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	2000089c 	.word	0x2000089c
 8006754:	20000904 	.word	0x20000904

08006758 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006762:	4b29      	ldr	r3, [pc, #164]	@ (8006808 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006768:	4b28      	ldr	r3, [pc, #160]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3304      	adds	r3, #4
 800676e:	4618      	mov	r0, r3
 8006770:	f7ff f9aa 	bl	8005ac8 <uxListRemove>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800677a:	4b24      	ldr	r3, [pc, #144]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006780:	2201      	movs	r2, #1
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	43da      	mvns	r2, r3
 8006788:	4b21      	ldr	r3, [pc, #132]	@ (8006810 <prvAddCurrentTaskToDelayedList+0xb8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4013      	ands	r3, r2
 800678e:	4a20      	ldr	r2, [pc, #128]	@ (8006810 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006790:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006798:	d10a      	bne.n	80067b0 <prvAddCurrentTaskToDelayedList+0x58>
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d007      	beq.n	80067b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067a0:	4b1a      	ldr	r3, [pc, #104]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3304      	adds	r3, #4
 80067a6:	4619      	mov	r1, r3
 80067a8:	481a      	ldr	r0, [pc, #104]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xbc>)
 80067aa:	f7ff f930 	bl	8005a0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067ae:	e026      	b.n	80067fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4413      	add	r3, r2
 80067b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067b8:	4b14      	ldr	r3, [pc, #80]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d209      	bcs.n	80067dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067c8:	4b13      	ldr	r3, [pc, #76]	@ (8006818 <prvAddCurrentTaskToDelayedList+0xc0>)
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	4b0f      	ldr	r3, [pc, #60]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3304      	adds	r3, #4
 80067d2:	4619      	mov	r1, r3
 80067d4:	4610      	mov	r0, r2
 80067d6:	f7ff f93e 	bl	8005a56 <vListInsert>
}
 80067da:	e010      	b.n	80067fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067dc:	4b0f      	ldr	r3, [pc, #60]	@ (800681c <prvAddCurrentTaskToDelayedList+0xc4>)
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	4b0a      	ldr	r3, [pc, #40]	@ (800680c <prvAddCurrentTaskToDelayedList+0xb4>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3304      	adds	r3, #4
 80067e6:	4619      	mov	r1, r3
 80067e8:	4610      	mov	r0, r2
 80067ea:	f7ff f934 	bl	8005a56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80067ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006820 <prvAddCurrentTaskToDelayedList+0xc8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d202      	bcs.n	80067fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80067f8:	4a09      	ldr	r2, [pc, #36]	@ (8006820 <prvAddCurrentTaskToDelayedList+0xc8>)
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	6013      	str	r3, [r2, #0]
}
 80067fe:	bf00      	nop
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	200008e8 	.word	0x200008e8
 800680c:	200007e4 	.word	0x200007e4
 8006810:	200008ec 	.word	0x200008ec
 8006814:	200008d0 	.word	0x200008d0
 8006818:	200008a0 	.word	0x200008a0
 800681c:	2000089c 	.word	0x2000089c
 8006820:	20000904 	.word	0x20000904

08006824 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	3b04      	subs	r3, #4
 8006834:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800683c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	3b04      	subs	r3, #4
 8006842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f023 0201 	bic.w	r2, r3, #1
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	3b04      	subs	r3, #4
 8006852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006854:	4a0c      	ldr	r2, [pc, #48]	@ (8006888 <pxPortInitialiseStack+0x64>)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	3b14      	subs	r3, #20
 800685e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	3b04      	subs	r3, #4
 800686a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f06f 0202 	mvn.w	r2, #2
 8006872:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	3b20      	subs	r3, #32
 8006878:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800687a:	68fb      	ldr	r3, [r7, #12]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr
 8006888:	0800688d 	.word	0x0800688d

0800688c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006896:	4b13      	ldr	r3, [pc, #76]	@ (80068e4 <prvTaskExitError+0x58>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800689e:	d00b      	beq.n	80068b8 <prvTaskExitError+0x2c>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	60fb      	str	r3, [r7, #12]
}
 80068b2:	bf00      	nop
 80068b4:	bf00      	nop
 80068b6:	e7fd      	b.n	80068b4 <prvTaskExitError+0x28>
	__asm volatile
 80068b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068bc:	f383 8811 	msr	BASEPRI, r3
 80068c0:	f3bf 8f6f 	isb	sy
 80068c4:	f3bf 8f4f 	dsb	sy
 80068c8:	60bb      	str	r3, [r7, #8]
}
 80068ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80068cc:	bf00      	nop
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0fc      	beq.n	80068ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20000384 	.word	0x20000384
	...

080068f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80068f0:	4b07      	ldr	r3, [pc, #28]	@ (8006910 <pxCurrentTCBConst2>)
 80068f2:	6819      	ldr	r1, [r3, #0]
 80068f4:	6808      	ldr	r0, [r1, #0]
 80068f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fa:	f380 8809 	msr	PSP, r0
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f04f 0000 	mov.w	r0, #0
 8006906:	f380 8811 	msr	BASEPRI, r0
 800690a:	4770      	bx	lr
 800690c:	f3af 8000 	nop.w

08006910 <pxCurrentTCBConst2>:
 8006910:	200007e4 	.word	0x200007e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop

08006918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006918:	4808      	ldr	r0, [pc, #32]	@ (800693c <prvPortStartFirstTask+0x24>)
 800691a:	6800      	ldr	r0, [r0, #0]
 800691c:	6800      	ldr	r0, [r0, #0]
 800691e:	f380 8808 	msr	MSP, r0
 8006922:	f04f 0000 	mov.w	r0, #0
 8006926:	f380 8814 	msr	CONTROL, r0
 800692a:	b662      	cpsie	i
 800692c:	b661      	cpsie	f
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	df00      	svc	0
 8006938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800693a:	bf00      	nop
 800693c:	e000ed08 	.word	0xe000ed08

08006940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006946:	4b47      	ldr	r3, [pc, #284]	@ (8006a64 <xPortStartScheduler+0x124>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a47      	ldr	r2, [pc, #284]	@ (8006a68 <xPortStartScheduler+0x128>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d10b      	bne.n	8006968 <xPortStartScheduler+0x28>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	60fb      	str	r3, [r7, #12]
}
 8006962:	bf00      	nop
 8006964:	bf00      	nop
 8006966:	e7fd      	b.n	8006964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006968:	4b3e      	ldr	r3, [pc, #248]	@ (8006a64 <xPortStartScheduler+0x124>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a6c <xPortStartScheduler+0x12c>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d10b      	bne.n	800698a <xPortStartScheduler+0x4a>
	__asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	613b      	str	r3, [r7, #16]
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop
 8006988:	e7fd      	b.n	8006986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800698a:	4b39      	ldr	r3, [pc, #228]	@ (8006a70 <xPortStartScheduler+0x130>)
 800698c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	b2db      	uxtb	r3, r3
 8006994:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	22ff      	movs	r2, #255	@ 0xff
 800699a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069a4:	78fb      	ldrb	r3, [r7, #3]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069ac:	b2da      	uxtb	r2, r3
 80069ae:	4b31      	ldr	r3, [pc, #196]	@ (8006a74 <xPortStartScheduler+0x134>)
 80069b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069b2:	4b31      	ldr	r3, [pc, #196]	@ (8006a78 <xPortStartScheduler+0x138>)
 80069b4:	2207      	movs	r2, #7
 80069b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069b8:	e009      	b.n	80069ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80069ba:	4b2f      	ldr	r3, [pc, #188]	@ (8006a78 <xPortStartScheduler+0x138>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3b01      	subs	r3, #1
 80069c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <xPortStartScheduler+0x138>)
 80069c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069c4:	78fb      	ldrb	r3, [r7, #3]
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	005b      	lsls	r3, r3, #1
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069ce:	78fb      	ldrb	r3, [r7, #3]
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d6:	2b80      	cmp	r3, #128	@ 0x80
 80069d8:	d0ef      	beq.n	80069ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069da:	4b27      	ldr	r3, [pc, #156]	@ (8006a78 <xPortStartScheduler+0x138>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f1c3 0307 	rsb	r3, r3, #7
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	d00b      	beq.n	80069fe <xPortStartScheduler+0xbe>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60bb      	str	r3, [r7, #8]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80069fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006a78 <xPortStartScheduler+0x138>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	021b      	lsls	r3, r3, #8
 8006a04:	4a1c      	ldr	r2, [pc, #112]	@ (8006a78 <xPortStartScheduler+0x138>)
 8006a06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a08:	4b1b      	ldr	r3, [pc, #108]	@ (8006a78 <xPortStartScheduler+0x138>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a10:	4a19      	ldr	r2, [pc, #100]	@ (8006a78 <xPortStartScheduler+0x138>)
 8006a12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a1c:	4b17      	ldr	r3, [pc, #92]	@ (8006a7c <xPortStartScheduler+0x13c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a16      	ldr	r2, [pc, #88]	@ (8006a7c <xPortStartScheduler+0x13c>)
 8006a22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a28:	4b14      	ldr	r3, [pc, #80]	@ (8006a7c <xPortStartScheduler+0x13c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a13      	ldr	r2, [pc, #76]	@ (8006a7c <xPortStartScheduler+0x13c>)
 8006a2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a34:	f000 f8da 	bl	8006bec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a38:	4b11      	ldr	r3, [pc, #68]	@ (8006a80 <xPortStartScheduler+0x140>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a3e:	f000 f8f9 	bl	8006c34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a42:	4b10      	ldr	r3, [pc, #64]	@ (8006a84 <xPortStartScheduler+0x144>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a0f      	ldr	r2, [pc, #60]	@ (8006a84 <xPortStartScheduler+0x144>)
 8006a48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a4e:	f7ff ff63 	bl	8006918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a52:	f7ff fcdd 	bl	8006410 <vTaskSwitchContext>
	prvTaskExitError();
 8006a56:	f7ff ff19 	bl	800688c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3718      	adds	r7, #24
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	e000ed00 	.word	0xe000ed00
 8006a68:	410fc271 	.word	0x410fc271
 8006a6c:	410fc270 	.word	0x410fc270
 8006a70:	e000e400 	.word	0xe000e400
 8006a74:	20000910 	.word	0x20000910
 8006a78:	20000914 	.word	0x20000914
 8006a7c:	e000ed20 	.word	0xe000ed20
 8006a80:	20000384 	.word	0x20000384
 8006a84:	e000ef34 	.word	0xe000ef34

08006a88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	607b      	str	r3, [r7, #4]
}
 8006aa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006aa2:	4b10      	ldr	r3, [pc, #64]	@ (8006ae4 <vPortEnterCritical+0x5c>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8006ae4 <vPortEnterCritical+0x5c>)
 8006aaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006aac:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae4 <vPortEnterCritical+0x5c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d110      	bne.n	8006ad6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ae8 <vPortEnterCritical+0x60>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00b      	beq.n	8006ad6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	603b      	str	r3, [r7, #0]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <vPortEnterCritical+0x4a>
	}
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20000384 	.word	0x20000384
 8006ae8:	e000ed04 	.word	0xe000ed04

08006aec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006af2:	4b12      	ldr	r3, [pc, #72]	@ (8006b3c <vPortExitCritical+0x50>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <vPortExitCritical+0x26>
	__asm volatile
 8006afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afe:	f383 8811 	msr	BASEPRI, r3
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	607b      	str	r3, [r7, #4]
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	e7fd      	b.n	8006b0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b12:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	4a08      	ldr	r2, [pc, #32]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b1c:	4b07      	ldr	r3, [pc, #28]	@ (8006b3c <vPortExitCritical+0x50>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d105      	bne.n	8006b30 <vPortExitCritical+0x44>
 8006b24:	2300      	movs	r3, #0
 8006b26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	20000384 	.word	0x20000384

08006b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b40:	f3ef 8009 	mrs	r0, PSP
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	4b15      	ldr	r3, [pc, #84]	@ (8006ba0 <pxCurrentTCBConst>)
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	f01e 0f10 	tst.w	lr, #16
 8006b50:	bf08      	it	eq
 8006b52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5a:	6010      	str	r0, [r2, #0]
 8006b5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b64:	f380 8811 	msr	BASEPRI, r0
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	f3bf 8f6f 	isb	sy
 8006b70:	f7ff fc4e 	bl	8006410 <vTaskSwitchContext>
 8006b74:	f04f 0000 	mov.w	r0, #0
 8006b78:	f380 8811 	msr	BASEPRI, r0
 8006b7c:	bc09      	pop	{r0, r3}
 8006b7e:	6819      	ldr	r1, [r3, #0]
 8006b80:	6808      	ldr	r0, [r1, #0]
 8006b82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b86:	f01e 0f10 	tst.w	lr, #16
 8006b8a:	bf08      	it	eq
 8006b8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b90:	f380 8809 	msr	PSP, r0
 8006b94:	f3bf 8f6f 	isb	sy
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	f3af 8000 	nop.w

08006ba0 <pxCurrentTCBConst>:
 8006ba0:	200007e4 	.word	0x200007e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ba4:	bf00      	nop
 8006ba6:	bf00      	nop

08006ba8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
	__asm volatile
 8006bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb2:	f383 8811 	msr	BASEPRI, r3
 8006bb6:	f3bf 8f6f 	isb	sy
 8006bba:	f3bf 8f4f 	dsb	sy
 8006bbe:	607b      	str	r3, [r7, #4]
}
 8006bc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006bc2:	f7ff fb6b 	bl	800629c <xTaskIncrementTick>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d003      	beq.n	8006bd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bcc:	4b06      	ldr	r3, [pc, #24]	@ (8006be8 <SysTick_Handler+0x40>)
 8006bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	f383 8811 	msr	BASEPRI, r3
}
 8006bde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006be0:	bf00      	nop
 8006be2:	3708      	adds	r7, #8
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bec:	b480      	push	{r7}
 8006bee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c20 <vPortSetupTimerInterrupt+0x34>)
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c24 <vPortSetupTimerInterrupt+0x38>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8006c28 <vPortSetupTimerInterrupt+0x3c>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a0a      	ldr	r2, [pc, #40]	@ (8006c2c <vPortSetupTimerInterrupt+0x40>)
 8006c02:	fba2 2303 	umull	r2, r3, r2, r3
 8006c06:	099b      	lsrs	r3, r3, #6
 8006c08:	4a09      	ldr	r2, [pc, #36]	@ (8006c30 <vPortSetupTimerInterrupt+0x44>)
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c0e:	4b04      	ldr	r3, [pc, #16]	@ (8006c20 <vPortSetupTimerInterrupt+0x34>)
 8006c10:	2207      	movs	r2, #7
 8006c12:	601a      	str	r2, [r3, #0]
}
 8006c14:	bf00      	nop
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	e000e010 	.word	0xe000e010
 8006c24:	e000e018 	.word	0xe000e018
 8006c28:	20000378 	.word	0x20000378
 8006c2c:	10624dd3 	.word	0x10624dd3
 8006c30:	e000e014 	.word	0xe000e014

08006c34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c44 <vPortEnableVFP+0x10>
 8006c38:	6801      	ldr	r1, [r0, #0]
 8006c3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c3e:	6001      	str	r1, [r0, #0]
 8006c40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c42:	bf00      	nop
 8006c44:	e000ed88 	.word	0xe000ed88

08006c48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b08a      	sub	sp, #40	@ 0x28
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c50:	2300      	movs	r3, #0
 8006c52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c54:	f7ff fa76 	bl	8006144 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c58:	4b5c      	ldr	r3, [pc, #368]	@ (8006dcc <pvPortMalloc+0x184>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d101      	bne.n	8006c64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c60:	f000 f924 	bl	8006eac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c64:	4b5a      	ldr	r3, [pc, #360]	@ (8006dd0 <pvPortMalloc+0x188>)
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f040 8095 	bne.w	8006d9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d01e      	beq.n	8006cb6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c78:	2208      	movs	r2, #8
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d015      	beq.n	8006cb6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f023 0307 	bic.w	r3, r3, #7
 8006c90:	3308      	adds	r3, #8
 8006c92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00b      	beq.n	8006cb6 <pvPortMalloc+0x6e>
	__asm volatile
 8006c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca2:	f383 8811 	msr	BASEPRI, r3
 8006ca6:	f3bf 8f6f 	isb	sy
 8006caa:	f3bf 8f4f 	dsb	sy
 8006cae:	617b      	str	r3, [r7, #20]
}
 8006cb0:	bf00      	nop
 8006cb2:	bf00      	nop
 8006cb4:	e7fd      	b.n	8006cb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d06f      	beq.n	8006d9c <pvPortMalloc+0x154>
 8006cbc:	4b45      	ldr	r3, [pc, #276]	@ (8006dd4 <pvPortMalloc+0x18c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d86a      	bhi.n	8006d9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006cc6:	4b44      	ldr	r3, [pc, #272]	@ (8006dd8 <pvPortMalloc+0x190>)
 8006cc8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006cca:	4b43      	ldr	r3, [pc, #268]	@ (8006dd8 <pvPortMalloc+0x190>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cd0:	e004      	b.n	8006cdc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d903      	bls.n	8006cee <pvPortMalloc+0xa6>
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1f1      	bne.n	8006cd2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006cee:	4b37      	ldr	r3, [pc, #220]	@ (8006dcc <pvPortMalloc+0x184>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d051      	beq.n	8006d9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2208      	movs	r2, #8
 8006cfe:	4413      	add	r3, r2
 8006d00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	1ad2      	subs	r2, r2, r3
 8006d12:	2308      	movs	r3, #8
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d920      	bls.n	8006d5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4413      	add	r3, r2
 8006d20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00b      	beq.n	8006d44 <pvPortMalloc+0xfc>
	__asm volatile
 8006d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d30:	f383 8811 	msr	BASEPRI, r3
 8006d34:	f3bf 8f6f 	isb	sy
 8006d38:	f3bf 8f4f 	dsb	sy
 8006d3c:	613b      	str	r3, [r7, #16]
}
 8006d3e:	bf00      	nop
 8006d40:	bf00      	nop
 8006d42:	e7fd      	b.n	8006d40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	685a      	ldr	r2, [r3, #4]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	1ad2      	subs	r2, r2, r3
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d56:	69b8      	ldr	r0, [r7, #24]
 8006d58:	f000 f90a 	bl	8006f70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006dd4 <pvPortMalloc+0x18c>)
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd4 <pvPortMalloc+0x18c>)
 8006d68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd4 <pvPortMalloc+0x18c>)
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006ddc <pvPortMalloc+0x194>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d203      	bcs.n	8006d7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d76:	4b17      	ldr	r3, [pc, #92]	@ (8006dd4 <pvPortMalloc+0x18c>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a18      	ldr	r2, [pc, #96]	@ (8006ddc <pvPortMalloc+0x194>)
 8006d7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	4b13      	ldr	r3, [pc, #76]	@ (8006dd0 <pvPortMalloc+0x188>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	431a      	orrs	r2, r3
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	2200      	movs	r2, #0
 8006d90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d92:	4b13      	ldr	r3, [pc, #76]	@ (8006de0 <pvPortMalloc+0x198>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	3301      	adds	r3, #1
 8006d98:	4a11      	ldr	r2, [pc, #68]	@ (8006de0 <pvPortMalloc+0x198>)
 8006d9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d9c:	f7ff f9e0 	bl	8006160 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	f003 0307 	and.w	r3, r3, #7
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00b      	beq.n	8006dc2 <pvPortMalloc+0x17a>
	__asm volatile
 8006daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dae:	f383 8811 	msr	BASEPRI, r3
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	60fb      	str	r3, [r7, #12]
}
 8006dbc:	bf00      	nop
 8006dbe:	bf00      	nop
 8006dc0:	e7fd      	b.n	8006dbe <pvPortMalloc+0x176>
	return pvReturn;
 8006dc2:	69fb      	ldr	r3, [r7, #28]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3728      	adds	r7, #40	@ 0x28
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20007e50 	.word	0x20007e50
 8006dd0:	20007e64 	.word	0x20007e64
 8006dd4:	20007e54 	.word	0x20007e54
 8006dd8:	20007e48 	.word	0x20007e48
 8006ddc:	20007e58 	.word	0x20007e58
 8006de0:	20007e5c 	.word	0x20007e5c

08006de4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b086      	sub	sp, #24
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d04f      	beq.n	8006e96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006df6:	2308      	movs	r3, #8
 8006df8:	425b      	negs	r3, r3
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	4b25      	ldr	r3, [pc, #148]	@ (8006ea0 <vPortFree+0xbc>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10b      	bne.n	8006e2a <vPortFree+0x46>
	__asm volatile
 8006e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	60fb      	str	r3, [r7, #12]
}
 8006e24:	bf00      	nop
 8006e26:	bf00      	nop
 8006e28:	e7fd      	b.n	8006e26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <vPortFree+0x66>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	60bb      	str	r3, [r7, #8]
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	4b14      	ldr	r3, [pc, #80]	@ (8006ea0 <vPortFree+0xbc>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4013      	ands	r3, r2
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d01e      	beq.n	8006e96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d11a      	bne.n	8006e96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	4b0e      	ldr	r3, [pc, #56]	@ (8006ea0 <vPortFree+0xbc>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	43db      	mvns	r3, r3
 8006e6a:	401a      	ands	r2, r3
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e70:	f7ff f968 	bl	8006144 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea4 <vPortFree+0xc0>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	4a09      	ldr	r2, [pc, #36]	@ (8006ea4 <vPortFree+0xc0>)
 8006e80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e82:	6938      	ldr	r0, [r7, #16]
 8006e84:	f000 f874 	bl	8006f70 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e88:	4b07      	ldr	r3, [pc, #28]	@ (8006ea8 <vPortFree+0xc4>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	4a06      	ldr	r2, [pc, #24]	@ (8006ea8 <vPortFree+0xc4>)
 8006e90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e92:	f7ff f965 	bl	8006160 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e96:	bf00      	nop
 8006e98:	3718      	adds	r7, #24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20007e64 	.word	0x20007e64
 8006ea4:	20007e54 	.word	0x20007e54
 8006ea8:	20007e60 	.word	0x20007e60

08006eac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006eb2:	f247 5330 	movw	r3, #30000	@ 0x7530
 8006eb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006eb8:	4b27      	ldr	r3, [pc, #156]	@ (8006f58 <prvHeapInit+0xac>)
 8006eba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f003 0307 	and.w	r3, r3, #7
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00c      	beq.n	8006ee0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3307      	adds	r3, #7
 8006eca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0307 	bic.w	r3, r3, #7
 8006ed2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	4a1f      	ldr	r2, [pc, #124]	@ (8006f58 <prvHeapInit+0xac>)
 8006edc:	4413      	add	r3, r2
 8006ede:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f5c <prvHeapInit+0xb0>)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006eea:	4b1c      	ldr	r3, [pc, #112]	@ (8006f5c <prvHeapInit+0xb0>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ef8:	2208      	movs	r2, #8
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	1a9b      	subs	r3, r3, r2
 8006efe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f023 0307 	bic.w	r3, r3, #7
 8006f06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	4a15      	ldr	r2, [pc, #84]	@ (8006f60 <prvHeapInit+0xb4>)
 8006f0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f0e:	4b14      	ldr	r3, [pc, #80]	@ (8006f60 <prvHeapInit+0xb4>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2200      	movs	r2, #0
 8006f14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f16:	4b12      	ldr	r3, [pc, #72]	@ (8006f60 <prvHeapInit+0xb4>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	1ad2      	subs	r2, r2, r3
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f60 <prvHeapInit+0xb4>)
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	4a0a      	ldr	r2, [pc, #40]	@ (8006f64 <prvHeapInit+0xb8>)
 8006f3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	4a09      	ldr	r2, [pc, #36]	@ (8006f68 <prvHeapInit+0xbc>)
 8006f42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f44:	4b09      	ldr	r3, [pc, #36]	@ (8006f6c <prvHeapInit+0xc0>)
 8006f46:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006f4a:	601a      	str	r2, [r3, #0]
}
 8006f4c:	bf00      	nop
 8006f4e:	3714      	adds	r7, #20
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	20000918 	.word	0x20000918
 8006f5c:	20007e48 	.word	0x20007e48
 8006f60:	20007e50 	.word	0x20007e50
 8006f64:	20007e58 	.word	0x20007e58
 8006f68:	20007e54 	.word	0x20007e54
 8006f6c:	20007e64 	.word	0x20007e64

08006f70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f78:	4b28      	ldr	r3, [pc, #160]	@ (800701c <prvInsertBlockIntoFreeList+0xac>)
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	e002      	b.n	8006f84 <prvInsertBlockIntoFreeList+0x14>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60fb      	str	r3, [r7, #12]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d8f7      	bhi.n	8006f7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	4413      	add	r3, r2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d108      	bne.n	8006fb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	685a      	ldr	r2, [r3, #4]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	441a      	add	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	441a      	add	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d118      	bne.n	8006ff8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	4b15      	ldr	r3, [pc, #84]	@ (8007020 <prvInsertBlockIntoFreeList+0xb0>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d00d      	beq.n	8006fee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	441a      	add	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	e008      	b.n	8007000 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fee:	4b0c      	ldr	r3, [pc, #48]	@ (8007020 <prvInsertBlockIntoFreeList+0xb0>)
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	e003      	b.n	8007000 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	429a      	cmp	r2, r3
 8007006:	d002      	beq.n	800700e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800700e:	bf00      	nop
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	20007e48 	.word	0x20007e48
 8007020:	20007e50 	.word	0x20007e50

08007024 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	//
	//	// bloquer la tache jusqu'à reception de caractère
	//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
	//
	//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	f107 020f 	add.w	r2, r7, #15
 8007034:	2101      	movs	r1, #1
 8007036:	4610      	mov	r0, r2
 8007038:	4798      	blx	r3

	return c;
 800703a:	7bfb      	ldrb	r3, [r7, #15]
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	4613      	mov	r3, r2
 8007050:	80fb      	strh	r3, [r7, #6]
	//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
	//
	//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	88fa      	ldrh	r2, [r7, #6]
 8007058:	4611      	mov	r1, r2
 800705a:	68b8      	ldr	r0, [r7, #8]
 800705c:	4798      	blx	r3
	return size;
 800705e:	88fb      	ldrh	r3, [r7, #6]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3710      	adds	r7, #16
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8007068:	b590      	push	{r4, r7, lr}
 800706a:	b089      	sub	sp, #36	@ 0x24
 800706c:	af02      	add	r7, sp, #8
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]
 8007078:	e028      	b.n	80070cc <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8007080:	68f9      	ldr	r1, [r7, #12]
 8007082:	697a      	ldr	r2, [r7, #20]
 8007084:	4613      	mov	r3, r2
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	4413      	add	r3, r2
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	440b      	add	r3, r1
 800708e:	3314      	adds	r3, #20
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	461c      	mov	r4, r3
 8007094:	68f9      	ldr	r1, [r7, #12]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	4613      	mov	r3, r2
 800709a:	005b      	lsls	r3, r3, #1
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	440b      	add	r3, r1
 80070a2:	331c      	adds	r3, #28
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	9300      	str	r3, [sp, #0]
 80070a8:	4623      	mov	r3, r4
 80070aa:	4a0d      	ldr	r2, [pc, #52]	@ (80070e0 <sh_help+0x78>)
 80070ac:	2128      	movs	r1, #40	@ 0x28
 80070ae:	f000 f97d 	bl	80073ac <sniprintf>
 80070b2:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	b292      	uxth	r2, r2
 80070be:	4619      	mov	r1, r3
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f7ff ffbf 	bl	8007044 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	3301      	adds	r3, #1
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	dbd1      	blt.n	800707a <sh_help+0x12>
	}

	return 0;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	371c      	adds	r7, #28
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd90      	pop	{r4, r7, pc}
 80070e0:	08008a44 	.word	0x08008a44

080070e4 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
	int size = 0;
 80070ec:	2300      	movs	r3, #0
 80070ee:	60fb      	str	r3, [r7, #12]

	// Création du sémaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 80070f0:	2203      	movs	r2, #3
 80070f2:	2100      	movs	r1, #0
 80070f4:	2001      	movs	r0, #1
 80070f6:	f7fe fd7b 	bl	8005bf0 <xQueueGenericCreate>
 80070fa:	4602      	mov	r2, r0
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800710c:	4a0c      	ldr	r2, [pc, #48]	@ (8007140 <shell_init+0x5c>)
 800710e:	2128      	movs	r1, #40	@ 0x28
 8007110:	4618      	mov	r0, r3
 8007112:	f000 f94b 	bl	80073ac <sniprintf>
 8007116:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800711e:	68fa      	ldr	r2, [r7, #12]
 8007120:	b292      	uxth	r2, r2
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7ff ff8d 	bl	8007044 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800712a:	4b06      	ldr	r3, [pc, #24]	@ (8007144 <shell_init+0x60>)
 800712c:	4a06      	ldr	r2, [pc, #24]	@ (8007148 <shell_init+0x64>)
 800712e:	2168      	movs	r1, #104	@ 0x68
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f80b 	bl	800714c <shell_add>
}
 8007136:	bf00      	nop
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	08008a50 	.word	0x08008a50
 8007144:	08008a78 	.word	0x08008a78
 8007148:	08007069 	.word	0x08007069

0800714c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800714c:	b480      	push	{r7}
 800714e:	b085      	sub	sp, #20
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	607a      	str	r2, [r7, #4]
 8007156:	603b      	str	r3, [r7, #0]
 8007158:	460b      	mov	r3, r1
 800715a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	2b3f      	cmp	r3, #63	@ 0x3f
 8007162:	dc27      	bgt.n	80071b4 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	691a      	ldr	r2, [r3, #16]
 8007168:	68f9      	ldr	r1, [r7, #12]
 800716a:	4613      	mov	r3, r2
 800716c:	005b      	lsls	r3, r3, #1
 800716e:	4413      	add	r3, r2
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	440b      	add	r3, r1
 8007174:	3314      	adds	r3, #20
 8007176:	7afa      	ldrb	r2, [r7, #11]
 8007178:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	691a      	ldr	r2, [r3, #16]
 800717e:	68f9      	ldr	r1, [r7, #12]
 8007180:	4613      	mov	r3, r2
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	4413      	add	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	440b      	add	r3, r1
 800718a:	3318      	adds	r3, #24
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	691a      	ldr	r2, [r3, #16]
 8007194:	68f9      	ldr	r1, [r7, #12]
 8007196:	4613      	mov	r3, r2
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	4413      	add	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	440b      	add	r3, r1
 80071a0:	331c      	adds	r3, #28
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	1c5a      	adds	r2, r3, #1
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	611a      	str	r2, [r3, #16]
		return 0;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e001      	b.n	80071b8 <shell_add+0x6c>
	}

	return -1;
 80071b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b090      	sub	sp, #64	@ 0x40
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80071d6:	2300      	movs	r3, #0
 80071d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071da:	e041      	b.n	8007260 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 80071dc:	6879      	ldr	r1, [r7, #4]
 80071de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80071e0:	4613      	mov	r3, r2
 80071e2:	005b      	lsls	r3, r3, #1
 80071e4:	4413      	add	r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	440b      	add	r3, r1
 80071ea:	3314      	adds	r3, #20
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d131      	bne.n	800725a <shell_exec+0x96>
			argc = 1;
 80071f6:	2301      	movs	r3, #1
 80071f8:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
 8007202:	e013      	b.n	800722c <shell_exec+0x68>
				if(*p == ' ') {
 8007204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	2b20      	cmp	r3, #32
 800720a:	d10c      	bne.n	8007226 <shell_exec+0x62>
					*p = '\0';
 800720c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800720e:	2200      	movs	r2, #0
 8007210:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8007212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007214:	1c5a      	adds	r2, r3, #1
 8007216:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007218:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800721a:	3201      	adds	r2, #1
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	3340      	adds	r3, #64	@ 0x40
 8007220:	443b      	add	r3, r7
 8007222:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8007226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007228:	3301      	adds	r3, #1
 800722a:	637b      	str	r3, [r7, #52]	@ 0x34
 800722c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d002      	beq.n	800723a <shell_exec+0x76>
 8007234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007236:	2b07      	cmp	r3, #7
 8007238:	dde4      	ble.n	8007204 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800723e:	4613      	mov	r3, r2
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	4413      	add	r3, r2
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	440b      	add	r3, r1
 8007248:	3318      	adds	r3, #24
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f107 020c 	add.w	r2, r7, #12
 8007250:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	4798      	blx	r3
 8007256:	4603      	mov	r3, r0
 8007258:	e01c      	b.n	8007294 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800725a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800725c:	3301      	adds	r3, #1
 800725e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007266:	429a      	cmp	r2, r3
 8007268:	dbb8      	blt.n	80071dc <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8007270:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007274:	4a09      	ldr	r2, [pc, #36]	@ (800729c <shell_exec+0xd8>)
 8007276:	2128      	movs	r1, #40	@ 0x28
 8007278:	f000 f898 	bl	80073ac <sniprintf>
 800727c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8007284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007286:	b292      	uxth	r2, r2
 8007288:	4619      	mov	r1, r3
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7ff feda 	bl	8007044 <uart_write>
	return -1;
 8007290:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007294:	4618      	mov	r0, r3
 8007296:	3740      	adds	r7, #64	@ 0x40
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}
 800729c:	08008a80 	.word	0x08008a80

080072a0 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b086      	sub	sp, #24
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80072a8:	2300      	movs	r3, #0
 80072aa:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80072ac:	2300      	movs	r3, #0
 80072ae:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 80072b0:	2202      	movs	r2, #2
 80072b2:	4938      	ldr	r1, [pc, #224]	@ (8007394 <shell_run+0xf4>)
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f7ff fec5 	bl	8007044 <uart_write>
		reading = 1;
 80072ba:	2301      	movs	r3, #1
 80072bc:	617b      	str	r3, [r7, #20]

		while(reading) {
 80072be:	e05d      	b.n	800737c <shell_run+0xdc>
			char c = uart_read(h_shell);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7ff feaf 	bl	8007024 <uart_read>
 80072c6:	4603      	mov	r3, r0
 80072c8:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 80072ca:	7afb      	ldrb	r3, [r7, #11]
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d034      	beq.n	800733a <shell_run+0x9a>
 80072d0:	2b0d      	cmp	r3, #13
 80072d2:	d13e      	bne.n	8007352 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80072da:	4a2f      	ldr	r2, [pc, #188]	@ (8007398 <shell_run+0xf8>)
 80072dc:	2128      	movs	r1, #40	@ 0x28
 80072de:	4618      	mov	r0, r3
 80072e0:	f000 f864 	bl	80073ac <sniprintf>
 80072e4:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	b292      	uxth	r2, r2
 80072f0:	4619      	mov	r1, r3
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff fea6 	bl	8007044 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	1c5a      	adds	r2, r3, #1
 80072fc:	613a      	str	r2, [r7, #16]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	4413      	add	r3, r2
 8007302:	2200      	movs	r2, #0
 8007304:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8007314:	4a21      	ldr	r2, [pc, #132]	@ (800739c <shell_run+0xfc>)
 8007316:	2128      	movs	r1, #40	@ 0x28
 8007318:	f000 f848 	bl	80073ac <sniprintf>
 800731c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	b292      	uxth	r2, r2
 8007328:	4619      	mov	r1, r3
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f7ff fe8a 	bl	8007044 <uart_write>
				reading = 0;        //exit read loop
 8007330:	2300      	movs	r3, #0
 8007332:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8007334:	2300      	movs	r3, #0
 8007336:	613b      	str	r3, [r7, #16]
				break;
 8007338:	e020      	b.n	800737c <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	2b00      	cmp	r3, #0
 800733e:	dd1c      	ble.n	800737a <shell_run+0xda>
					pos--;          //remove it in buffer
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	3b01      	subs	r3, #1
 8007344:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 8007346:	2203      	movs	r2, #3
 8007348:	4915      	ldr	r1, [pc, #84]	@ (80073a0 <shell_run+0x100>)
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7ff fe7a 	bl	8007044 <uart_write>
				}
				break;
 8007350:	e013      	b.n	800737a <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	2b27      	cmp	r3, #39	@ 0x27
 8007356:	dc11      	bgt.n	800737c <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 8007358:	f107 030b 	add.w	r3, r7, #11
 800735c:	2201      	movs	r2, #1
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f7ff fe6f 	bl	8007044 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	613a      	str	r2, [r7, #16]
 800736c:	7af9      	ldrb	r1, [r7, #11]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	4413      	add	r3, r2
 8007372:	460a      	mov	r2, r1
 8007374:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 8007378:	e000      	b.n	800737c <shell_run+0xdc>
				break;
 800737a:	bf00      	nop
		while(reading) {
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d19e      	bne.n	80072c0 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7ff ff1a 	bl	80071c4 <shell_exec>
		uart_write(h_shell, "> ", 2);
 8007390:	e78e      	b.n	80072b0 <shell_run+0x10>
 8007392:	bf00      	nop
 8007394:	08008a98 	.word	0x08008a98
 8007398:	08008a9c 	.word	0x08008a9c
 800739c:	08008aa0 	.word	0x08008aa0
 80073a0:	08008aa8 	.word	0x08008aa8

080073a4 <atoi>:
 80073a4:	220a      	movs	r2, #10
 80073a6:	2100      	movs	r1, #0
 80073a8:	f000 b954 	b.w	8007654 <strtol>

080073ac <sniprintf>:
 80073ac:	b40c      	push	{r2, r3}
 80073ae:	b530      	push	{r4, r5, lr}
 80073b0:	4b18      	ldr	r3, [pc, #96]	@ (8007414 <sniprintf+0x68>)
 80073b2:	1e0c      	subs	r4, r1, #0
 80073b4:	681d      	ldr	r5, [r3, #0]
 80073b6:	b09d      	sub	sp, #116	@ 0x74
 80073b8:	da08      	bge.n	80073cc <sniprintf+0x20>
 80073ba:	238b      	movs	r3, #139	@ 0x8b
 80073bc:	602b      	str	r3, [r5, #0]
 80073be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073c2:	b01d      	add	sp, #116	@ 0x74
 80073c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073c8:	b002      	add	sp, #8
 80073ca:	4770      	bx	lr
 80073cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80073d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80073d4:	f04f 0300 	mov.w	r3, #0
 80073d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80073da:	bf14      	ite	ne
 80073dc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80073e0:	4623      	moveq	r3, r4
 80073e2:	9304      	str	r3, [sp, #16]
 80073e4:	9307      	str	r3, [sp, #28]
 80073e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80073ea:	9002      	str	r0, [sp, #8]
 80073ec:	9006      	str	r0, [sp, #24]
 80073ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80073f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073f4:	ab21      	add	r3, sp, #132	@ 0x84
 80073f6:	a902      	add	r1, sp, #8
 80073f8:	4628      	mov	r0, r5
 80073fa:	9301      	str	r3, [sp, #4]
 80073fc:	f000 fb0a 	bl	8007a14 <_svfiprintf_r>
 8007400:	1c43      	adds	r3, r0, #1
 8007402:	bfbc      	itt	lt
 8007404:	238b      	movlt	r3, #139	@ 0x8b
 8007406:	602b      	strlt	r3, [r5, #0]
 8007408:	2c00      	cmp	r4, #0
 800740a:	d0da      	beq.n	80073c2 <sniprintf+0x16>
 800740c:	9b02      	ldr	r3, [sp, #8]
 800740e:	2200      	movs	r2, #0
 8007410:	701a      	strb	r2, [r3, #0]
 8007412:	e7d6      	b.n	80073c2 <sniprintf+0x16>
 8007414:	20000394 	.word	0x20000394

08007418 <std>:
 8007418:	2300      	movs	r3, #0
 800741a:	b510      	push	{r4, lr}
 800741c:	4604      	mov	r4, r0
 800741e:	e9c0 3300 	strd	r3, r3, [r0]
 8007422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007426:	6083      	str	r3, [r0, #8]
 8007428:	8181      	strh	r1, [r0, #12]
 800742a:	6643      	str	r3, [r0, #100]	@ 0x64
 800742c:	81c2      	strh	r2, [r0, #14]
 800742e:	6183      	str	r3, [r0, #24]
 8007430:	4619      	mov	r1, r3
 8007432:	2208      	movs	r2, #8
 8007434:	305c      	adds	r0, #92	@ 0x5c
 8007436:	f000 f9a5 	bl	8007784 <memset>
 800743a:	4b0d      	ldr	r3, [pc, #52]	@ (8007470 <std+0x58>)
 800743c:	6263      	str	r3, [r4, #36]	@ 0x24
 800743e:	4b0d      	ldr	r3, [pc, #52]	@ (8007474 <std+0x5c>)
 8007440:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007442:	4b0d      	ldr	r3, [pc, #52]	@ (8007478 <std+0x60>)
 8007444:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007446:	4b0d      	ldr	r3, [pc, #52]	@ (800747c <std+0x64>)
 8007448:	6323      	str	r3, [r4, #48]	@ 0x30
 800744a:	4b0d      	ldr	r3, [pc, #52]	@ (8007480 <std+0x68>)
 800744c:	6224      	str	r4, [r4, #32]
 800744e:	429c      	cmp	r4, r3
 8007450:	d006      	beq.n	8007460 <std+0x48>
 8007452:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007456:	4294      	cmp	r4, r2
 8007458:	d002      	beq.n	8007460 <std+0x48>
 800745a:	33d0      	adds	r3, #208	@ 0xd0
 800745c:	429c      	cmp	r4, r3
 800745e:	d105      	bne.n	800746c <std+0x54>
 8007460:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007468:	f000 b9be 	b.w	80077e8 <__retarget_lock_init_recursive>
 800746c:	bd10      	pop	{r4, pc}
 800746e:	bf00      	nop
 8007470:	0800845d 	.word	0x0800845d
 8007474:	0800847f 	.word	0x0800847f
 8007478:	080084b7 	.word	0x080084b7
 800747c:	080084db 	.word	0x080084db
 8007480:	20007e68 	.word	0x20007e68

08007484 <stdio_exit_handler>:
 8007484:	4a02      	ldr	r2, [pc, #8]	@ (8007490 <stdio_exit_handler+0xc>)
 8007486:	4903      	ldr	r1, [pc, #12]	@ (8007494 <stdio_exit_handler+0x10>)
 8007488:	4803      	ldr	r0, [pc, #12]	@ (8007498 <stdio_exit_handler+0x14>)
 800748a:	f000 b8ed 	b.w	8007668 <_fwalk_sglue>
 800748e:	bf00      	nop
 8007490:	20000388 	.word	0x20000388
 8007494:	080083f5 	.word	0x080083f5
 8007498:	20000398 	.word	0x20000398

0800749c <cleanup_stdio>:
 800749c:	6841      	ldr	r1, [r0, #4]
 800749e:	4b0c      	ldr	r3, [pc, #48]	@ (80074d0 <cleanup_stdio+0x34>)
 80074a0:	4299      	cmp	r1, r3
 80074a2:	b510      	push	{r4, lr}
 80074a4:	4604      	mov	r4, r0
 80074a6:	d001      	beq.n	80074ac <cleanup_stdio+0x10>
 80074a8:	f000 ffa4 	bl	80083f4 <_fflush_r>
 80074ac:	68a1      	ldr	r1, [r4, #8]
 80074ae:	4b09      	ldr	r3, [pc, #36]	@ (80074d4 <cleanup_stdio+0x38>)
 80074b0:	4299      	cmp	r1, r3
 80074b2:	d002      	beq.n	80074ba <cleanup_stdio+0x1e>
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 ff9d 	bl	80083f4 <_fflush_r>
 80074ba:	68e1      	ldr	r1, [r4, #12]
 80074bc:	4b06      	ldr	r3, [pc, #24]	@ (80074d8 <cleanup_stdio+0x3c>)
 80074be:	4299      	cmp	r1, r3
 80074c0:	d004      	beq.n	80074cc <cleanup_stdio+0x30>
 80074c2:	4620      	mov	r0, r4
 80074c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074c8:	f000 bf94 	b.w	80083f4 <_fflush_r>
 80074cc:	bd10      	pop	{r4, pc}
 80074ce:	bf00      	nop
 80074d0:	20007e68 	.word	0x20007e68
 80074d4:	20007ed0 	.word	0x20007ed0
 80074d8:	20007f38 	.word	0x20007f38

080074dc <global_stdio_init.part.0>:
 80074dc:	b510      	push	{r4, lr}
 80074de:	4b0b      	ldr	r3, [pc, #44]	@ (800750c <global_stdio_init.part.0+0x30>)
 80074e0:	4c0b      	ldr	r4, [pc, #44]	@ (8007510 <global_stdio_init.part.0+0x34>)
 80074e2:	4a0c      	ldr	r2, [pc, #48]	@ (8007514 <global_stdio_init.part.0+0x38>)
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	4620      	mov	r0, r4
 80074e8:	2200      	movs	r2, #0
 80074ea:	2104      	movs	r1, #4
 80074ec:	f7ff ff94 	bl	8007418 <std>
 80074f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074f4:	2201      	movs	r2, #1
 80074f6:	2109      	movs	r1, #9
 80074f8:	f7ff ff8e 	bl	8007418 <std>
 80074fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007500:	2202      	movs	r2, #2
 8007502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007506:	2112      	movs	r1, #18
 8007508:	f7ff bf86 	b.w	8007418 <std>
 800750c:	20007fa0 	.word	0x20007fa0
 8007510:	20007e68 	.word	0x20007e68
 8007514:	08007485 	.word	0x08007485

08007518 <__sfp_lock_acquire>:
 8007518:	4801      	ldr	r0, [pc, #4]	@ (8007520 <__sfp_lock_acquire+0x8>)
 800751a:	f000 b966 	b.w	80077ea <__retarget_lock_acquire_recursive>
 800751e:	bf00      	nop
 8007520:	20007fa5 	.word	0x20007fa5

08007524 <__sfp_lock_release>:
 8007524:	4801      	ldr	r0, [pc, #4]	@ (800752c <__sfp_lock_release+0x8>)
 8007526:	f000 b961 	b.w	80077ec <__retarget_lock_release_recursive>
 800752a:	bf00      	nop
 800752c:	20007fa5 	.word	0x20007fa5

08007530 <__sinit>:
 8007530:	b510      	push	{r4, lr}
 8007532:	4604      	mov	r4, r0
 8007534:	f7ff fff0 	bl	8007518 <__sfp_lock_acquire>
 8007538:	6a23      	ldr	r3, [r4, #32]
 800753a:	b11b      	cbz	r3, 8007544 <__sinit+0x14>
 800753c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007540:	f7ff bff0 	b.w	8007524 <__sfp_lock_release>
 8007544:	4b04      	ldr	r3, [pc, #16]	@ (8007558 <__sinit+0x28>)
 8007546:	6223      	str	r3, [r4, #32]
 8007548:	4b04      	ldr	r3, [pc, #16]	@ (800755c <__sinit+0x2c>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1f5      	bne.n	800753c <__sinit+0xc>
 8007550:	f7ff ffc4 	bl	80074dc <global_stdio_init.part.0>
 8007554:	e7f2      	b.n	800753c <__sinit+0xc>
 8007556:	bf00      	nop
 8007558:	0800749d 	.word	0x0800749d
 800755c:	20007fa0 	.word	0x20007fa0

08007560 <_strtol_l.isra.0>:
 8007560:	2b24      	cmp	r3, #36	@ 0x24
 8007562:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007566:	4686      	mov	lr, r0
 8007568:	4690      	mov	r8, r2
 800756a:	d801      	bhi.n	8007570 <_strtol_l.isra.0+0x10>
 800756c:	2b01      	cmp	r3, #1
 800756e:	d106      	bne.n	800757e <_strtol_l.isra.0+0x1e>
 8007570:	f000 f910 	bl	8007794 <__errno>
 8007574:	2316      	movs	r3, #22
 8007576:	6003      	str	r3, [r0, #0]
 8007578:	2000      	movs	r0, #0
 800757a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800757e:	4834      	ldr	r0, [pc, #208]	@ (8007650 <_strtol_l.isra.0+0xf0>)
 8007580:	460d      	mov	r5, r1
 8007582:	462a      	mov	r2, r5
 8007584:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007588:	5d06      	ldrb	r6, [r0, r4]
 800758a:	f016 0608 	ands.w	r6, r6, #8
 800758e:	d1f8      	bne.n	8007582 <_strtol_l.isra.0+0x22>
 8007590:	2c2d      	cmp	r4, #45	@ 0x2d
 8007592:	d110      	bne.n	80075b6 <_strtol_l.isra.0+0x56>
 8007594:	782c      	ldrb	r4, [r5, #0]
 8007596:	2601      	movs	r6, #1
 8007598:	1c95      	adds	r5, r2, #2
 800759a:	f033 0210 	bics.w	r2, r3, #16
 800759e:	d115      	bne.n	80075cc <_strtol_l.isra.0+0x6c>
 80075a0:	2c30      	cmp	r4, #48	@ 0x30
 80075a2:	d10d      	bne.n	80075c0 <_strtol_l.isra.0+0x60>
 80075a4:	782a      	ldrb	r2, [r5, #0]
 80075a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075aa:	2a58      	cmp	r2, #88	@ 0x58
 80075ac:	d108      	bne.n	80075c0 <_strtol_l.isra.0+0x60>
 80075ae:	786c      	ldrb	r4, [r5, #1]
 80075b0:	3502      	adds	r5, #2
 80075b2:	2310      	movs	r3, #16
 80075b4:	e00a      	b.n	80075cc <_strtol_l.isra.0+0x6c>
 80075b6:	2c2b      	cmp	r4, #43	@ 0x2b
 80075b8:	bf04      	itt	eq
 80075ba:	782c      	ldrbeq	r4, [r5, #0]
 80075bc:	1c95      	addeq	r5, r2, #2
 80075be:	e7ec      	b.n	800759a <_strtol_l.isra.0+0x3a>
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1f6      	bne.n	80075b2 <_strtol_l.isra.0+0x52>
 80075c4:	2c30      	cmp	r4, #48	@ 0x30
 80075c6:	bf14      	ite	ne
 80075c8:	230a      	movne	r3, #10
 80075ca:	2308      	moveq	r3, #8
 80075cc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075d0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80075d4:	2200      	movs	r2, #0
 80075d6:	fbbc f9f3 	udiv	r9, ip, r3
 80075da:	4610      	mov	r0, r2
 80075dc:	fb03 ca19 	mls	sl, r3, r9, ip
 80075e0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075e4:	2f09      	cmp	r7, #9
 80075e6:	d80f      	bhi.n	8007608 <_strtol_l.isra.0+0xa8>
 80075e8:	463c      	mov	r4, r7
 80075ea:	42a3      	cmp	r3, r4
 80075ec:	dd1b      	ble.n	8007626 <_strtol_l.isra.0+0xc6>
 80075ee:	1c57      	adds	r7, r2, #1
 80075f0:	d007      	beq.n	8007602 <_strtol_l.isra.0+0xa2>
 80075f2:	4581      	cmp	r9, r0
 80075f4:	d314      	bcc.n	8007620 <_strtol_l.isra.0+0xc0>
 80075f6:	d101      	bne.n	80075fc <_strtol_l.isra.0+0x9c>
 80075f8:	45a2      	cmp	sl, r4
 80075fa:	db11      	blt.n	8007620 <_strtol_l.isra.0+0xc0>
 80075fc:	fb00 4003 	mla	r0, r0, r3, r4
 8007600:	2201      	movs	r2, #1
 8007602:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007606:	e7eb      	b.n	80075e0 <_strtol_l.isra.0+0x80>
 8007608:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800760c:	2f19      	cmp	r7, #25
 800760e:	d801      	bhi.n	8007614 <_strtol_l.isra.0+0xb4>
 8007610:	3c37      	subs	r4, #55	@ 0x37
 8007612:	e7ea      	b.n	80075ea <_strtol_l.isra.0+0x8a>
 8007614:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007618:	2f19      	cmp	r7, #25
 800761a:	d804      	bhi.n	8007626 <_strtol_l.isra.0+0xc6>
 800761c:	3c57      	subs	r4, #87	@ 0x57
 800761e:	e7e4      	b.n	80075ea <_strtol_l.isra.0+0x8a>
 8007620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007624:	e7ed      	b.n	8007602 <_strtol_l.isra.0+0xa2>
 8007626:	1c53      	adds	r3, r2, #1
 8007628:	d108      	bne.n	800763c <_strtol_l.isra.0+0xdc>
 800762a:	2322      	movs	r3, #34	@ 0x22
 800762c:	f8ce 3000 	str.w	r3, [lr]
 8007630:	4660      	mov	r0, ip
 8007632:	f1b8 0f00 	cmp.w	r8, #0
 8007636:	d0a0      	beq.n	800757a <_strtol_l.isra.0+0x1a>
 8007638:	1e69      	subs	r1, r5, #1
 800763a:	e006      	b.n	800764a <_strtol_l.isra.0+0xea>
 800763c:	b106      	cbz	r6, 8007640 <_strtol_l.isra.0+0xe0>
 800763e:	4240      	negs	r0, r0
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	d099      	beq.n	800757a <_strtol_l.isra.0+0x1a>
 8007646:	2a00      	cmp	r2, #0
 8007648:	d1f6      	bne.n	8007638 <_strtol_l.isra.0+0xd8>
 800764a:	f8c8 1000 	str.w	r1, [r8]
 800764e:	e794      	b.n	800757a <_strtol_l.isra.0+0x1a>
 8007650:	08008af5 	.word	0x08008af5

08007654 <strtol>:
 8007654:	4613      	mov	r3, r2
 8007656:	460a      	mov	r2, r1
 8007658:	4601      	mov	r1, r0
 800765a:	4802      	ldr	r0, [pc, #8]	@ (8007664 <strtol+0x10>)
 800765c:	6800      	ldr	r0, [r0, #0]
 800765e:	f7ff bf7f 	b.w	8007560 <_strtol_l.isra.0>
 8007662:	bf00      	nop
 8007664:	20000394 	.word	0x20000394

08007668 <_fwalk_sglue>:
 8007668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800766c:	4607      	mov	r7, r0
 800766e:	4688      	mov	r8, r1
 8007670:	4614      	mov	r4, r2
 8007672:	2600      	movs	r6, #0
 8007674:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007678:	f1b9 0901 	subs.w	r9, r9, #1
 800767c:	d505      	bpl.n	800768a <_fwalk_sglue+0x22>
 800767e:	6824      	ldr	r4, [r4, #0]
 8007680:	2c00      	cmp	r4, #0
 8007682:	d1f7      	bne.n	8007674 <_fwalk_sglue+0xc>
 8007684:	4630      	mov	r0, r6
 8007686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800768a:	89ab      	ldrh	r3, [r5, #12]
 800768c:	2b01      	cmp	r3, #1
 800768e:	d907      	bls.n	80076a0 <_fwalk_sglue+0x38>
 8007690:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007694:	3301      	adds	r3, #1
 8007696:	d003      	beq.n	80076a0 <_fwalk_sglue+0x38>
 8007698:	4629      	mov	r1, r5
 800769a:	4638      	mov	r0, r7
 800769c:	47c0      	blx	r8
 800769e:	4306      	orrs	r6, r0
 80076a0:	3568      	adds	r5, #104	@ 0x68
 80076a2:	e7e9      	b.n	8007678 <_fwalk_sglue+0x10>

080076a4 <iprintf>:
 80076a4:	b40f      	push	{r0, r1, r2, r3}
 80076a6:	b507      	push	{r0, r1, r2, lr}
 80076a8:	4906      	ldr	r1, [pc, #24]	@ (80076c4 <iprintf+0x20>)
 80076aa:	ab04      	add	r3, sp, #16
 80076ac:	6808      	ldr	r0, [r1, #0]
 80076ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b2:	6881      	ldr	r1, [r0, #8]
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	f000 fad3 	bl	8007c60 <_vfiprintf_r>
 80076ba:	b003      	add	sp, #12
 80076bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80076c0:	b004      	add	sp, #16
 80076c2:	4770      	bx	lr
 80076c4:	20000394 	.word	0x20000394

080076c8 <_puts_r>:
 80076c8:	6a03      	ldr	r3, [r0, #32]
 80076ca:	b570      	push	{r4, r5, r6, lr}
 80076cc:	6884      	ldr	r4, [r0, #8]
 80076ce:	4605      	mov	r5, r0
 80076d0:	460e      	mov	r6, r1
 80076d2:	b90b      	cbnz	r3, 80076d8 <_puts_r+0x10>
 80076d4:	f7ff ff2c 	bl	8007530 <__sinit>
 80076d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076da:	07db      	lsls	r3, r3, #31
 80076dc:	d405      	bmi.n	80076ea <_puts_r+0x22>
 80076de:	89a3      	ldrh	r3, [r4, #12]
 80076e0:	0598      	lsls	r0, r3, #22
 80076e2:	d402      	bmi.n	80076ea <_puts_r+0x22>
 80076e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076e6:	f000 f880 	bl	80077ea <__retarget_lock_acquire_recursive>
 80076ea:	89a3      	ldrh	r3, [r4, #12]
 80076ec:	0719      	lsls	r1, r3, #28
 80076ee:	d502      	bpl.n	80076f6 <_puts_r+0x2e>
 80076f0:	6923      	ldr	r3, [r4, #16]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d135      	bne.n	8007762 <_puts_r+0x9a>
 80076f6:	4621      	mov	r1, r4
 80076f8:	4628      	mov	r0, r5
 80076fa:	f000 ff5f 	bl	80085bc <__swsetup_r>
 80076fe:	b380      	cbz	r0, 8007762 <_puts_r+0x9a>
 8007700:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007704:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007706:	07da      	lsls	r2, r3, #31
 8007708:	d405      	bmi.n	8007716 <_puts_r+0x4e>
 800770a:	89a3      	ldrh	r3, [r4, #12]
 800770c:	059b      	lsls	r3, r3, #22
 800770e:	d402      	bmi.n	8007716 <_puts_r+0x4e>
 8007710:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007712:	f000 f86b 	bl	80077ec <__retarget_lock_release_recursive>
 8007716:	4628      	mov	r0, r5
 8007718:	bd70      	pop	{r4, r5, r6, pc}
 800771a:	2b00      	cmp	r3, #0
 800771c:	da04      	bge.n	8007728 <_puts_r+0x60>
 800771e:	69a2      	ldr	r2, [r4, #24]
 8007720:	429a      	cmp	r2, r3
 8007722:	dc17      	bgt.n	8007754 <_puts_r+0x8c>
 8007724:	290a      	cmp	r1, #10
 8007726:	d015      	beq.n	8007754 <_puts_r+0x8c>
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	1c5a      	adds	r2, r3, #1
 800772c:	6022      	str	r2, [r4, #0]
 800772e:	7019      	strb	r1, [r3, #0]
 8007730:	68a3      	ldr	r3, [r4, #8]
 8007732:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007736:	3b01      	subs	r3, #1
 8007738:	60a3      	str	r3, [r4, #8]
 800773a:	2900      	cmp	r1, #0
 800773c:	d1ed      	bne.n	800771a <_puts_r+0x52>
 800773e:	2b00      	cmp	r3, #0
 8007740:	da11      	bge.n	8007766 <_puts_r+0x9e>
 8007742:	4622      	mov	r2, r4
 8007744:	210a      	movs	r1, #10
 8007746:	4628      	mov	r0, r5
 8007748:	f000 fef9 	bl	800853e <__swbuf_r>
 800774c:	3001      	adds	r0, #1
 800774e:	d0d7      	beq.n	8007700 <_puts_r+0x38>
 8007750:	250a      	movs	r5, #10
 8007752:	e7d7      	b.n	8007704 <_puts_r+0x3c>
 8007754:	4622      	mov	r2, r4
 8007756:	4628      	mov	r0, r5
 8007758:	f000 fef1 	bl	800853e <__swbuf_r>
 800775c:	3001      	adds	r0, #1
 800775e:	d1e7      	bne.n	8007730 <_puts_r+0x68>
 8007760:	e7ce      	b.n	8007700 <_puts_r+0x38>
 8007762:	3e01      	subs	r6, #1
 8007764:	e7e4      	b.n	8007730 <_puts_r+0x68>
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	1c5a      	adds	r2, r3, #1
 800776a:	6022      	str	r2, [r4, #0]
 800776c:	220a      	movs	r2, #10
 800776e:	701a      	strb	r2, [r3, #0]
 8007770:	e7ee      	b.n	8007750 <_puts_r+0x88>
	...

08007774 <puts>:
 8007774:	4b02      	ldr	r3, [pc, #8]	@ (8007780 <puts+0xc>)
 8007776:	4601      	mov	r1, r0
 8007778:	6818      	ldr	r0, [r3, #0]
 800777a:	f7ff bfa5 	b.w	80076c8 <_puts_r>
 800777e:	bf00      	nop
 8007780:	20000394 	.word	0x20000394

08007784 <memset>:
 8007784:	4402      	add	r2, r0
 8007786:	4603      	mov	r3, r0
 8007788:	4293      	cmp	r3, r2
 800778a:	d100      	bne.n	800778e <memset+0xa>
 800778c:	4770      	bx	lr
 800778e:	f803 1b01 	strb.w	r1, [r3], #1
 8007792:	e7f9      	b.n	8007788 <memset+0x4>

08007794 <__errno>:
 8007794:	4b01      	ldr	r3, [pc, #4]	@ (800779c <__errno+0x8>)
 8007796:	6818      	ldr	r0, [r3, #0]
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	20000394 	.word	0x20000394

080077a0 <__libc_init_array>:
 80077a0:	b570      	push	{r4, r5, r6, lr}
 80077a2:	4d0d      	ldr	r5, [pc, #52]	@ (80077d8 <__libc_init_array+0x38>)
 80077a4:	4c0d      	ldr	r4, [pc, #52]	@ (80077dc <__libc_init_array+0x3c>)
 80077a6:	1b64      	subs	r4, r4, r5
 80077a8:	10a4      	asrs	r4, r4, #2
 80077aa:	2600      	movs	r6, #0
 80077ac:	42a6      	cmp	r6, r4
 80077ae:	d109      	bne.n	80077c4 <__libc_init_array+0x24>
 80077b0:	4d0b      	ldr	r5, [pc, #44]	@ (80077e0 <__libc_init_array+0x40>)
 80077b2:	4c0c      	ldr	r4, [pc, #48]	@ (80077e4 <__libc_init_array+0x44>)
 80077b4:	f001 f854 	bl	8008860 <_init>
 80077b8:	1b64      	subs	r4, r4, r5
 80077ba:	10a4      	asrs	r4, r4, #2
 80077bc:	2600      	movs	r6, #0
 80077be:	42a6      	cmp	r6, r4
 80077c0:	d105      	bne.n	80077ce <__libc_init_array+0x2e>
 80077c2:	bd70      	pop	{r4, r5, r6, pc}
 80077c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80077c8:	4798      	blx	r3
 80077ca:	3601      	adds	r6, #1
 80077cc:	e7ee      	b.n	80077ac <__libc_init_array+0xc>
 80077ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80077d2:	4798      	blx	r3
 80077d4:	3601      	adds	r6, #1
 80077d6:	e7f2      	b.n	80077be <__libc_init_array+0x1e>
 80077d8:	08008c30 	.word	0x08008c30
 80077dc:	08008c30 	.word	0x08008c30
 80077e0:	08008c30 	.word	0x08008c30
 80077e4:	08008c34 	.word	0x08008c34

080077e8 <__retarget_lock_init_recursive>:
 80077e8:	4770      	bx	lr

080077ea <__retarget_lock_acquire_recursive>:
 80077ea:	4770      	bx	lr

080077ec <__retarget_lock_release_recursive>:
 80077ec:	4770      	bx	lr
	...

080077f0 <_reclaim_reent>:
 80077f0:	4b2d      	ldr	r3, [pc, #180]	@ (80078a8 <_reclaim_reent+0xb8>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4283      	cmp	r3, r0
 80077f6:	b570      	push	{r4, r5, r6, lr}
 80077f8:	4604      	mov	r4, r0
 80077fa:	d053      	beq.n	80078a4 <_reclaim_reent+0xb4>
 80077fc:	69c3      	ldr	r3, [r0, #28]
 80077fe:	b31b      	cbz	r3, 8007848 <_reclaim_reent+0x58>
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	b163      	cbz	r3, 800781e <_reclaim_reent+0x2e>
 8007804:	2500      	movs	r5, #0
 8007806:	69e3      	ldr	r3, [r4, #28]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	5959      	ldr	r1, [r3, r5]
 800780c:	b9b1      	cbnz	r1, 800783c <_reclaim_reent+0x4c>
 800780e:	3504      	adds	r5, #4
 8007810:	2d80      	cmp	r5, #128	@ 0x80
 8007812:	d1f8      	bne.n	8007806 <_reclaim_reent+0x16>
 8007814:	69e3      	ldr	r3, [r4, #28]
 8007816:	4620      	mov	r0, r4
 8007818:	68d9      	ldr	r1, [r3, #12]
 800781a:	f000 f855 	bl	80078c8 <_free_r>
 800781e:	69e3      	ldr	r3, [r4, #28]
 8007820:	6819      	ldr	r1, [r3, #0]
 8007822:	b111      	cbz	r1, 800782a <_reclaim_reent+0x3a>
 8007824:	4620      	mov	r0, r4
 8007826:	f000 f84f 	bl	80078c8 <_free_r>
 800782a:	69e3      	ldr	r3, [r4, #28]
 800782c:	689d      	ldr	r5, [r3, #8]
 800782e:	b15d      	cbz	r5, 8007848 <_reclaim_reent+0x58>
 8007830:	4629      	mov	r1, r5
 8007832:	4620      	mov	r0, r4
 8007834:	682d      	ldr	r5, [r5, #0]
 8007836:	f000 f847 	bl	80078c8 <_free_r>
 800783a:	e7f8      	b.n	800782e <_reclaim_reent+0x3e>
 800783c:	680e      	ldr	r6, [r1, #0]
 800783e:	4620      	mov	r0, r4
 8007840:	f000 f842 	bl	80078c8 <_free_r>
 8007844:	4631      	mov	r1, r6
 8007846:	e7e1      	b.n	800780c <_reclaim_reent+0x1c>
 8007848:	6961      	ldr	r1, [r4, #20]
 800784a:	b111      	cbz	r1, 8007852 <_reclaim_reent+0x62>
 800784c:	4620      	mov	r0, r4
 800784e:	f000 f83b 	bl	80078c8 <_free_r>
 8007852:	69e1      	ldr	r1, [r4, #28]
 8007854:	b111      	cbz	r1, 800785c <_reclaim_reent+0x6c>
 8007856:	4620      	mov	r0, r4
 8007858:	f000 f836 	bl	80078c8 <_free_r>
 800785c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800785e:	b111      	cbz	r1, 8007866 <_reclaim_reent+0x76>
 8007860:	4620      	mov	r0, r4
 8007862:	f000 f831 	bl	80078c8 <_free_r>
 8007866:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007868:	b111      	cbz	r1, 8007870 <_reclaim_reent+0x80>
 800786a:	4620      	mov	r0, r4
 800786c:	f000 f82c 	bl	80078c8 <_free_r>
 8007870:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007872:	b111      	cbz	r1, 800787a <_reclaim_reent+0x8a>
 8007874:	4620      	mov	r0, r4
 8007876:	f000 f827 	bl	80078c8 <_free_r>
 800787a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800787c:	b111      	cbz	r1, 8007884 <_reclaim_reent+0x94>
 800787e:	4620      	mov	r0, r4
 8007880:	f000 f822 	bl	80078c8 <_free_r>
 8007884:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007886:	b111      	cbz	r1, 800788e <_reclaim_reent+0x9e>
 8007888:	4620      	mov	r0, r4
 800788a:	f000 f81d 	bl	80078c8 <_free_r>
 800788e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007890:	b111      	cbz	r1, 8007898 <_reclaim_reent+0xa8>
 8007892:	4620      	mov	r0, r4
 8007894:	f000 f818 	bl	80078c8 <_free_r>
 8007898:	6a23      	ldr	r3, [r4, #32]
 800789a:	b11b      	cbz	r3, 80078a4 <_reclaim_reent+0xb4>
 800789c:	4620      	mov	r0, r4
 800789e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80078a2:	4718      	bx	r3
 80078a4:	bd70      	pop	{r4, r5, r6, pc}
 80078a6:	bf00      	nop
 80078a8:	20000394 	.word	0x20000394

080078ac <memcpy>:
 80078ac:	440a      	add	r2, r1
 80078ae:	4291      	cmp	r1, r2
 80078b0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80078b4:	d100      	bne.n	80078b8 <memcpy+0xc>
 80078b6:	4770      	bx	lr
 80078b8:	b510      	push	{r4, lr}
 80078ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078c2:	4291      	cmp	r1, r2
 80078c4:	d1f9      	bne.n	80078ba <memcpy+0xe>
 80078c6:	bd10      	pop	{r4, pc}

080078c8 <_free_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	4605      	mov	r5, r0
 80078cc:	2900      	cmp	r1, #0
 80078ce:	d041      	beq.n	8007954 <_free_r+0x8c>
 80078d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078d4:	1f0c      	subs	r4, r1, #4
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	bfb8      	it	lt
 80078da:	18e4      	addlt	r4, r4, r3
 80078dc:	f000 fdb2 	bl	8008444 <__malloc_lock>
 80078e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007958 <_free_r+0x90>)
 80078e2:	6813      	ldr	r3, [r2, #0]
 80078e4:	b933      	cbnz	r3, 80078f4 <_free_r+0x2c>
 80078e6:	6063      	str	r3, [r4, #4]
 80078e8:	6014      	str	r4, [r2, #0]
 80078ea:	4628      	mov	r0, r5
 80078ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078f0:	f000 bdae 	b.w	8008450 <__malloc_unlock>
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	d908      	bls.n	800790a <_free_r+0x42>
 80078f8:	6820      	ldr	r0, [r4, #0]
 80078fa:	1821      	adds	r1, r4, r0
 80078fc:	428b      	cmp	r3, r1
 80078fe:	bf01      	itttt	eq
 8007900:	6819      	ldreq	r1, [r3, #0]
 8007902:	685b      	ldreq	r3, [r3, #4]
 8007904:	1809      	addeq	r1, r1, r0
 8007906:	6021      	streq	r1, [r4, #0]
 8007908:	e7ed      	b.n	80078e6 <_free_r+0x1e>
 800790a:	461a      	mov	r2, r3
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	b10b      	cbz	r3, 8007914 <_free_r+0x4c>
 8007910:	42a3      	cmp	r3, r4
 8007912:	d9fa      	bls.n	800790a <_free_r+0x42>
 8007914:	6811      	ldr	r1, [r2, #0]
 8007916:	1850      	adds	r0, r2, r1
 8007918:	42a0      	cmp	r0, r4
 800791a:	d10b      	bne.n	8007934 <_free_r+0x6c>
 800791c:	6820      	ldr	r0, [r4, #0]
 800791e:	4401      	add	r1, r0
 8007920:	1850      	adds	r0, r2, r1
 8007922:	4283      	cmp	r3, r0
 8007924:	6011      	str	r1, [r2, #0]
 8007926:	d1e0      	bne.n	80078ea <_free_r+0x22>
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	6053      	str	r3, [r2, #4]
 800792e:	4408      	add	r0, r1
 8007930:	6010      	str	r0, [r2, #0]
 8007932:	e7da      	b.n	80078ea <_free_r+0x22>
 8007934:	d902      	bls.n	800793c <_free_r+0x74>
 8007936:	230c      	movs	r3, #12
 8007938:	602b      	str	r3, [r5, #0]
 800793a:	e7d6      	b.n	80078ea <_free_r+0x22>
 800793c:	6820      	ldr	r0, [r4, #0]
 800793e:	1821      	adds	r1, r4, r0
 8007940:	428b      	cmp	r3, r1
 8007942:	bf04      	itt	eq
 8007944:	6819      	ldreq	r1, [r3, #0]
 8007946:	685b      	ldreq	r3, [r3, #4]
 8007948:	6063      	str	r3, [r4, #4]
 800794a:	bf04      	itt	eq
 800794c:	1809      	addeq	r1, r1, r0
 800794e:	6021      	streq	r1, [r4, #0]
 8007950:	6054      	str	r4, [r2, #4]
 8007952:	e7ca      	b.n	80078ea <_free_r+0x22>
 8007954:	bd38      	pop	{r3, r4, r5, pc}
 8007956:	bf00      	nop
 8007958:	20007fb0 	.word	0x20007fb0

0800795c <__ssputs_r>:
 800795c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007960:	688e      	ldr	r6, [r1, #8]
 8007962:	461f      	mov	r7, r3
 8007964:	42be      	cmp	r6, r7
 8007966:	680b      	ldr	r3, [r1, #0]
 8007968:	4682      	mov	sl, r0
 800796a:	460c      	mov	r4, r1
 800796c:	4690      	mov	r8, r2
 800796e:	d82d      	bhi.n	80079cc <__ssputs_r+0x70>
 8007970:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007974:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007978:	d026      	beq.n	80079c8 <__ssputs_r+0x6c>
 800797a:	6965      	ldr	r5, [r4, #20]
 800797c:	6909      	ldr	r1, [r1, #16]
 800797e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007982:	eba3 0901 	sub.w	r9, r3, r1
 8007986:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800798a:	1c7b      	adds	r3, r7, #1
 800798c:	444b      	add	r3, r9
 800798e:	106d      	asrs	r5, r5, #1
 8007990:	429d      	cmp	r5, r3
 8007992:	bf38      	it	cc
 8007994:	461d      	movcc	r5, r3
 8007996:	0553      	lsls	r3, r2, #21
 8007998:	d527      	bpl.n	80079ea <__ssputs_r+0x8e>
 800799a:	4629      	mov	r1, r5
 800799c:	f000 fa9a 	bl	8007ed4 <_malloc_r>
 80079a0:	4606      	mov	r6, r0
 80079a2:	b360      	cbz	r0, 80079fe <__ssputs_r+0xa2>
 80079a4:	6921      	ldr	r1, [r4, #16]
 80079a6:	464a      	mov	r2, r9
 80079a8:	f7ff ff80 	bl	80078ac <memcpy>
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80079b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	6126      	str	r6, [r4, #16]
 80079ba:	6165      	str	r5, [r4, #20]
 80079bc:	444e      	add	r6, r9
 80079be:	eba5 0509 	sub.w	r5, r5, r9
 80079c2:	6026      	str	r6, [r4, #0]
 80079c4:	60a5      	str	r5, [r4, #8]
 80079c6:	463e      	mov	r6, r7
 80079c8:	42be      	cmp	r6, r7
 80079ca:	d900      	bls.n	80079ce <__ssputs_r+0x72>
 80079cc:	463e      	mov	r6, r7
 80079ce:	6820      	ldr	r0, [r4, #0]
 80079d0:	4632      	mov	r2, r6
 80079d2:	4641      	mov	r1, r8
 80079d4:	f000 feaa 	bl	800872c <memmove>
 80079d8:	68a3      	ldr	r3, [r4, #8]
 80079da:	1b9b      	subs	r3, r3, r6
 80079dc:	60a3      	str	r3, [r4, #8]
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	4433      	add	r3, r6
 80079e2:	6023      	str	r3, [r4, #0]
 80079e4:	2000      	movs	r0, #0
 80079e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ea:	462a      	mov	r2, r5
 80079ec:	f000 fd79 	bl	80084e2 <_realloc_r>
 80079f0:	4606      	mov	r6, r0
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d1e0      	bne.n	80079b8 <__ssputs_r+0x5c>
 80079f6:	6921      	ldr	r1, [r4, #16]
 80079f8:	4650      	mov	r0, sl
 80079fa:	f7ff ff65 	bl	80078c8 <_free_r>
 80079fe:	230c      	movs	r3, #12
 8007a00:	f8ca 3000 	str.w	r3, [sl]
 8007a04:	89a3      	ldrh	r3, [r4, #12]
 8007a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a0a:	81a3      	strh	r3, [r4, #12]
 8007a0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a10:	e7e9      	b.n	80079e6 <__ssputs_r+0x8a>
	...

08007a14 <_svfiprintf_r>:
 8007a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a18:	4698      	mov	r8, r3
 8007a1a:	898b      	ldrh	r3, [r1, #12]
 8007a1c:	061b      	lsls	r3, r3, #24
 8007a1e:	b09d      	sub	sp, #116	@ 0x74
 8007a20:	4607      	mov	r7, r0
 8007a22:	460d      	mov	r5, r1
 8007a24:	4614      	mov	r4, r2
 8007a26:	d510      	bpl.n	8007a4a <_svfiprintf_r+0x36>
 8007a28:	690b      	ldr	r3, [r1, #16]
 8007a2a:	b973      	cbnz	r3, 8007a4a <_svfiprintf_r+0x36>
 8007a2c:	2140      	movs	r1, #64	@ 0x40
 8007a2e:	f000 fa51 	bl	8007ed4 <_malloc_r>
 8007a32:	6028      	str	r0, [r5, #0]
 8007a34:	6128      	str	r0, [r5, #16]
 8007a36:	b930      	cbnz	r0, 8007a46 <_svfiprintf_r+0x32>
 8007a38:	230c      	movs	r3, #12
 8007a3a:	603b      	str	r3, [r7, #0]
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a40:	b01d      	add	sp, #116	@ 0x74
 8007a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a46:	2340      	movs	r3, #64	@ 0x40
 8007a48:	616b      	str	r3, [r5, #20]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a4e:	2320      	movs	r3, #32
 8007a50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a54:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a58:	2330      	movs	r3, #48	@ 0x30
 8007a5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bf8 <_svfiprintf_r+0x1e4>
 8007a5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a62:	f04f 0901 	mov.w	r9, #1
 8007a66:	4623      	mov	r3, r4
 8007a68:	469a      	mov	sl, r3
 8007a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a6e:	b10a      	cbz	r2, 8007a74 <_svfiprintf_r+0x60>
 8007a70:	2a25      	cmp	r2, #37	@ 0x25
 8007a72:	d1f9      	bne.n	8007a68 <_svfiprintf_r+0x54>
 8007a74:	ebba 0b04 	subs.w	fp, sl, r4
 8007a78:	d00b      	beq.n	8007a92 <_svfiprintf_r+0x7e>
 8007a7a:	465b      	mov	r3, fp
 8007a7c:	4622      	mov	r2, r4
 8007a7e:	4629      	mov	r1, r5
 8007a80:	4638      	mov	r0, r7
 8007a82:	f7ff ff6b 	bl	800795c <__ssputs_r>
 8007a86:	3001      	adds	r0, #1
 8007a88:	f000 80a7 	beq.w	8007bda <_svfiprintf_r+0x1c6>
 8007a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a8e:	445a      	add	r2, fp
 8007a90:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a92:	f89a 3000 	ldrb.w	r3, [sl]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f000 809f 	beq.w	8007bda <_svfiprintf_r+0x1c6>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aa6:	f10a 0a01 	add.w	sl, sl, #1
 8007aaa:	9304      	str	r3, [sp, #16]
 8007aac:	9307      	str	r3, [sp, #28]
 8007aae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ab2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ab4:	4654      	mov	r4, sl
 8007ab6:	2205      	movs	r2, #5
 8007ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007abc:	484e      	ldr	r0, [pc, #312]	@ (8007bf8 <_svfiprintf_r+0x1e4>)
 8007abe:	f7f8 fb87 	bl	80001d0 <memchr>
 8007ac2:	9a04      	ldr	r2, [sp, #16]
 8007ac4:	b9d8      	cbnz	r0, 8007afe <_svfiprintf_r+0xea>
 8007ac6:	06d0      	lsls	r0, r2, #27
 8007ac8:	bf44      	itt	mi
 8007aca:	2320      	movmi	r3, #32
 8007acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ad0:	0711      	lsls	r1, r2, #28
 8007ad2:	bf44      	itt	mi
 8007ad4:	232b      	movmi	r3, #43	@ 0x2b
 8007ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ada:	f89a 3000 	ldrb.w	r3, [sl]
 8007ade:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ae0:	d015      	beq.n	8007b0e <_svfiprintf_r+0xfa>
 8007ae2:	9a07      	ldr	r2, [sp, #28]
 8007ae4:	4654      	mov	r4, sl
 8007ae6:	2000      	movs	r0, #0
 8007ae8:	f04f 0c0a 	mov.w	ip, #10
 8007aec:	4621      	mov	r1, r4
 8007aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007af2:	3b30      	subs	r3, #48	@ 0x30
 8007af4:	2b09      	cmp	r3, #9
 8007af6:	d94b      	bls.n	8007b90 <_svfiprintf_r+0x17c>
 8007af8:	b1b0      	cbz	r0, 8007b28 <_svfiprintf_r+0x114>
 8007afa:	9207      	str	r2, [sp, #28]
 8007afc:	e014      	b.n	8007b28 <_svfiprintf_r+0x114>
 8007afe:	eba0 0308 	sub.w	r3, r0, r8
 8007b02:	fa09 f303 	lsl.w	r3, r9, r3
 8007b06:	4313      	orrs	r3, r2
 8007b08:	9304      	str	r3, [sp, #16]
 8007b0a:	46a2      	mov	sl, r4
 8007b0c:	e7d2      	b.n	8007ab4 <_svfiprintf_r+0xa0>
 8007b0e:	9b03      	ldr	r3, [sp, #12]
 8007b10:	1d19      	adds	r1, r3, #4
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	9103      	str	r1, [sp, #12]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	bfbb      	ittet	lt
 8007b1a:	425b      	neglt	r3, r3
 8007b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007b20:	9307      	strge	r3, [sp, #28]
 8007b22:	9307      	strlt	r3, [sp, #28]
 8007b24:	bfb8      	it	lt
 8007b26:	9204      	strlt	r2, [sp, #16]
 8007b28:	7823      	ldrb	r3, [r4, #0]
 8007b2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b2c:	d10a      	bne.n	8007b44 <_svfiprintf_r+0x130>
 8007b2e:	7863      	ldrb	r3, [r4, #1]
 8007b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b32:	d132      	bne.n	8007b9a <_svfiprintf_r+0x186>
 8007b34:	9b03      	ldr	r3, [sp, #12]
 8007b36:	1d1a      	adds	r2, r3, #4
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	9203      	str	r2, [sp, #12]
 8007b3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b40:	3402      	adds	r4, #2
 8007b42:	9305      	str	r3, [sp, #20]
 8007b44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c08 <_svfiprintf_r+0x1f4>
 8007b48:	7821      	ldrb	r1, [r4, #0]
 8007b4a:	2203      	movs	r2, #3
 8007b4c:	4650      	mov	r0, sl
 8007b4e:	f7f8 fb3f 	bl	80001d0 <memchr>
 8007b52:	b138      	cbz	r0, 8007b64 <_svfiprintf_r+0x150>
 8007b54:	9b04      	ldr	r3, [sp, #16]
 8007b56:	eba0 000a 	sub.w	r0, r0, sl
 8007b5a:	2240      	movs	r2, #64	@ 0x40
 8007b5c:	4082      	lsls	r2, r0
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	3401      	adds	r4, #1
 8007b62:	9304      	str	r3, [sp, #16]
 8007b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b68:	4824      	ldr	r0, [pc, #144]	@ (8007bfc <_svfiprintf_r+0x1e8>)
 8007b6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b6e:	2206      	movs	r2, #6
 8007b70:	f7f8 fb2e 	bl	80001d0 <memchr>
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d036      	beq.n	8007be6 <_svfiprintf_r+0x1d2>
 8007b78:	4b21      	ldr	r3, [pc, #132]	@ (8007c00 <_svfiprintf_r+0x1ec>)
 8007b7a:	bb1b      	cbnz	r3, 8007bc4 <_svfiprintf_r+0x1b0>
 8007b7c:	9b03      	ldr	r3, [sp, #12]
 8007b7e:	3307      	adds	r3, #7
 8007b80:	f023 0307 	bic.w	r3, r3, #7
 8007b84:	3308      	adds	r3, #8
 8007b86:	9303      	str	r3, [sp, #12]
 8007b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b8a:	4433      	add	r3, r6
 8007b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b8e:	e76a      	b.n	8007a66 <_svfiprintf_r+0x52>
 8007b90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b94:	460c      	mov	r4, r1
 8007b96:	2001      	movs	r0, #1
 8007b98:	e7a8      	b.n	8007aec <_svfiprintf_r+0xd8>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	3401      	adds	r4, #1
 8007b9e:	9305      	str	r3, [sp, #20]
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	f04f 0c0a 	mov.w	ip, #10
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bac:	3a30      	subs	r2, #48	@ 0x30
 8007bae:	2a09      	cmp	r2, #9
 8007bb0:	d903      	bls.n	8007bba <_svfiprintf_r+0x1a6>
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0c6      	beq.n	8007b44 <_svfiprintf_r+0x130>
 8007bb6:	9105      	str	r1, [sp, #20]
 8007bb8:	e7c4      	b.n	8007b44 <_svfiprintf_r+0x130>
 8007bba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e7f0      	b.n	8007ba6 <_svfiprintf_r+0x192>
 8007bc4:	ab03      	add	r3, sp, #12
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	462a      	mov	r2, r5
 8007bca:	4b0e      	ldr	r3, [pc, #56]	@ (8007c04 <_svfiprintf_r+0x1f0>)
 8007bcc:	a904      	add	r1, sp, #16
 8007bce:	4638      	mov	r0, r7
 8007bd0:	f3af 8000 	nop.w
 8007bd4:	1c42      	adds	r2, r0, #1
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	d1d6      	bne.n	8007b88 <_svfiprintf_r+0x174>
 8007bda:	89ab      	ldrh	r3, [r5, #12]
 8007bdc:	065b      	lsls	r3, r3, #25
 8007bde:	f53f af2d 	bmi.w	8007a3c <_svfiprintf_r+0x28>
 8007be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007be4:	e72c      	b.n	8007a40 <_svfiprintf_r+0x2c>
 8007be6:	ab03      	add	r3, sp, #12
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	462a      	mov	r2, r5
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <_svfiprintf_r+0x1f0>)
 8007bee:	a904      	add	r1, sp, #16
 8007bf0:	4638      	mov	r0, r7
 8007bf2:	f000 fa5d 	bl	80080b0 <_printf_i>
 8007bf6:	e7ed      	b.n	8007bd4 <_svfiprintf_r+0x1c0>
 8007bf8:	08008bf5 	.word	0x08008bf5
 8007bfc:	08008bff 	.word	0x08008bff
 8007c00:	00000000 	.word	0x00000000
 8007c04:	0800795d 	.word	0x0800795d
 8007c08:	08008bfb 	.word	0x08008bfb

08007c0c <__sfputc_r>:
 8007c0c:	6893      	ldr	r3, [r2, #8]
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	b410      	push	{r4}
 8007c14:	6093      	str	r3, [r2, #8]
 8007c16:	da08      	bge.n	8007c2a <__sfputc_r+0x1e>
 8007c18:	6994      	ldr	r4, [r2, #24]
 8007c1a:	42a3      	cmp	r3, r4
 8007c1c:	db01      	blt.n	8007c22 <__sfputc_r+0x16>
 8007c1e:	290a      	cmp	r1, #10
 8007c20:	d103      	bne.n	8007c2a <__sfputc_r+0x1e>
 8007c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c26:	f000 bc8a 	b.w	800853e <__swbuf_r>
 8007c2a:	6813      	ldr	r3, [r2, #0]
 8007c2c:	1c58      	adds	r0, r3, #1
 8007c2e:	6010      	str	r0, [r2, #0]
 8007c30:	7019      	strb	r1, [r3, #0]
 8007c32:	4608      	mov	r0, r1
 8007c34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <__sfputs_r>:
 8007c3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	460f      	mov	r7, r1
 8007c40:	4614      	mov	r4, r2
 8007c42:	18d5      	adds	r5, r2, r3
 8007c44:	42ac      	cmp	r4, r5
 8007c46:	d101      	bne.n	8007c4c <__sfputs_r+0x12>
 8007c48:	2000      	movs	r0, #0
 8007c4a:	e007      	b.n	8007c5c <__sfputs_r+0x22>
 8007c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c50:	463a      	mov	r2, r7
 8007c52:	4630      	mov	r0, r6
 8007c54:	f7ff ffda 	bl	8007c0c <__sfputc_r>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d1f3      	bne.n	8007c44 <__sfputs_r+0xa>
 8007c5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c60 <_vfiprintf_r>:
 8007c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c64:	460d      	mov	r5, r1
 8007c66:	b09d      	sub	sp, #116	@ 0x74
 8007c68:	4614      	mov	r4, r2
 8007c6a:	4698      	mov	r8, r3
 8007c6c:	4606      	mov	r6, r0
 8007c6e:	b118      	cbz	r0, 8007c78 <_vfiprintf_r+0x18>
 8007c70:	6a03      	ldr	r3, [r0, #32]
 8007c72:	b90b      	cbnz	r3, 8007c78 <_vfiprintf_r+0x18>
 8007c74:	f7ff fc5c 	bl	8007530 <__sinit>
 8007c78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c7a:	07d9      	lsls	r1, r3, #31
 8007c7c:	d405      	bmi.n	8007c8a <_vfiprintf_r+0x2a>
 8007c7e:	89ab      	ldrh	r3, [r5, #12]
 8007c80:	059a      	lsls	r2, r3, #22
 8007c82:	d402      	bmi.n	8007c8a <_vfiprintf_r+0x2a>
 8007c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c86:	f7ff fdb0 	bl	80077ea <__retarget_lock_acquire_recursive>
 8007c8a:	89ab      	ldrh	r3, [r5, #12]
 8007c8c:	071b      	lsls	r3, r3, #28
 8007c8e:	d501      	bpl.n	8007c94 <_vfiprintf_r+0x34>
 8007c90:	692b      	ldr	r3, [r5, #16]
 8007c92:	b99b      	cbnz	r3, 8007cbc <_vfiprintf_r+0x5c>
 8007c94:	4629      	mov	r1, r5
 8007c96:	4630      	mov	r0, r6
 8007c98:	f000 fc90 	bl	80085bc <__swsetup_r>
 8007c9c:	b170      	cbz	r0, 8007cbc <_vfiprintf_r+0x5c>
 8007c9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ca0:	07dc      	lsls	r4, r3, #31
 8007ca2:	d504      	bpl.n	8007cae <_vfiprintf_r+0x4e>
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ca8:	b01d      	add	sp, #116	@ 0x74
 8007caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cae:	89ab      	ldrh	r3, [r5, #12]
 8007cb0:	0598      	lsls	r0, r3, #22
 8007cb2:	d4f7      	bmi.n	8007ca4 <_vfiprintf_r+0x44>
 8007cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cb6:	f7ff fd99 	bl	80077ec <__retarget_lock_release_recursive>
 8007cba:	e7f3      	b.n	8007ca4 <_vfiprintf_r+0x44>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cc0:	2320      	movs	r3, #32
 8007cc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cca:	2330      	movs	r3, #48	@ 0x30
 8007ccc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e7c <_vfiprintf_r+0x21c>
 8007cd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cd4:	f04f 0901 	mov.w	r9, #1
 8007cd8:	4623      	mov	r3, r4
 8007cda:	469a      	mov	sl, r3
 8007cdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ce0:	b10a      	cbz	r2, 8007ce6 <_vfiprintf_r+0x86>
 8007ce2:	2a25      	cmp	r2, #37	@ 0x25
 8007ce4:	d1f9      	bne.n	8007cda <_vfiprintf_r+0x7a>
 8007ce6:	ebba 0b04 	subs.w	fp, sl, r4
 8007cea:	d00b      	beq.n	8007d04 <_vfiprintf_r+0xa4>
 8007cec:	465b      	mov	r3, fp
 8007cee:	4622      	mov	r2, r4
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	f7ff ffa1 	bl	8007c3a <__sfputs_r>
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f000 80a7 	beq.w	8007e4c <_vfiprintf_r+0x1ec>
 8007cfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d00:	445a      	add	r2, fp
 8007d02:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d04:	f89a 3000 	ldrb.w	r3, [sl]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	f000 809f 	beq.w	8007e4c <_vfiprintf_r+0x1ec>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d18:	f10a 0a01 	add.w	sl, sl, #1
 8007d1c:	9304      	str	r3, [sp, #16]
 8007d1e:	9307      	str	r3, [sp, #28]
 8007d20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d24:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d26:	4654      	mov	r4, sl
 8007d28:	2205      	movs	r2, #5
 8007d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d2e:	4853      	ldr	r0, [pc, #332]	@ (8007e7c <_vfiprintf_r+0x21c>)
 8007d30:	f7f8 fa4e 	bl	80001d0 <memchr>
 8007d34:	9a04      	ldr	r2, [sp, #16]
 8007d36:	b9d8      	cbnz	r0, 8007d70 <_vfiprintf_r+0x110>
 8007d38:	06d1      	lsls	r1, r2, #27
 8007d3a:	bf44      	itt	mi
 8007d3c:	2320      	movmi	r3, #32
 8007d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d42:	0713      	lsls	r3, r2, #28
 8007d44:	bf44      	itt	mi
 8007d46:	232b      	movmi	r3, #43	@ 0x2b
 8007d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d52:	d015      	beq.n	8007d80 <_vfiprintf_r+0x120>
 8007d54:	9a07      	ldr	r2, [sp, #28]
 8007d56:	4654      	mov	r4, sl
 8007d58:	2000      	movs	r0, #0
 8007d5a:	f04f 0c0a 	mov.w	ip, #10
 8007d5e:	4621      	mov	r1, r4
 8007d60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d64:	3b30      	subs	r3, #48	@ 0x30
 8007d66:	2b09      	cmp	r3, #9
 8007d68:	d94b      	bls.n	8007e02 <_vfiprintf_r+0x1a2>
 8007d6a:	b1b0      	cbz	r0, 8007d9a <_vfiprintf_r+0x13a>
 8007d6c:	9207      	str	r2, [sp, #28]
 8007d6e:	e014      	b.n	8007d9a <_vfiprintf_r+0x13a>
 8007d70:	eba0 0308 	sub.w	r3, r0, r8
 8007d74:	fa09 f303 	lsl.w	r3, r9, r3
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	9304      	str	r3, [sp, #16]
 8007d7c:	46a2      	mov	sl, r4
 8007d7e:	e7d2      	b.n	8007d26 <_vfiprintf_r+0xc6>
 8007d80:	9b03      	ldr	r3, [sp, #12]
 8007d82:	1d19      	adds	r1, r3, #4
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	9103      	str	r1, [sp, #12]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	bfbb      	ittet	lt
 8007d8c:	425b      	neglt	r3, r3
 8007d8e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d92:	9307      	strge	r3, [sp, #28]
 8007d94:	9307      	strlt	r3, [sp, #28]
 8007d96:	bfb8      	it	lt
 8007d98:	9204      	strlt	r2, [sp, #16]
 8007d9a:	7823      	ldrb	r3, [r4, #0]
 8007d9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d9e:	d10a      	bne.n	8007db6 <_vfiprintf_r+0x156>
 8007da0:	7863      	ldrb	r3, [r4, #1]
 8007da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007da4:	d132      	bne.n	8007e0c <_vfiprintf_r+0x1ac>
 8007da6:	9b03      	ldr	r3, [sp, #12]
 8007da8:	1d1a      	adds	r2, r3, #4
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	9203      	str	r2, [sp, #12]
 8007dae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007db2:	3402      	adds	r4, #2
 8007db4:	9305      	str	r3, [sp, #20]
 8007db6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e8c <_vfiprintf_r+0x22c>
 8007dba:	7821      	ldrb	r1, [r4, #0]
 8007dbc:	2203      	movs	r2, #3
 8007dbe:	4650      	mov	r0, sl
 8007dc0:	f7f8 fa06 	bl	80001d0 <memchr>
 8007dc4:	b138      	cbz	r0, 8007dd6 <_vfiprintf_r+0x176>
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	eba0 000a 	sub.w	r0, r0, sl
 8007dcc:	2240      	movs	r2, #64	@ 0x40
 8007dce:	4082      	lsls	r2, r0
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	3401      	adds	r4, #1
 8007dd4:	9304      	str	r3, [sp, #16]
 8007dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dda:	4829      	ldr	r0, [pc, #164]	@ (8007e80 <_vfiprintf_r+0x220>)
 8007ddc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007de0:	2206      	movs	r2, #6
 8007de2:	f7f8 f9f5 	bl	80001d0 <memchr>
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d03f      	beq.n	8007e6a <_vfiprintf_r+0x20a>
 8007dea:	4b26      	ldr	r3, [pc, #152]	@ (8007e84 <_vfiprintf_r+0x224>)
 8007dec:	bb1b      	cbnz	r3, 8007e36 <_vfiprintf_r+0x1d6>
 8007dee:	9b03      	ldr	r3, [sp, #12]
 8007df0:	3307      	adds	r3, #7
 8007df2:	f023 0307 	bic.w	r3, r3, #7
 8007df6:	3308      	adds	r3, #8
 8007df8:	9303      	str	r3, [sp, #12]
 8007dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfc:	443b      	add	r3, r7
 8007dfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e00:	e76a      	b.n	8007cd8 <_vfiprintf_r+0x78>
 8007e02:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e06:	460c      	mov	r4, r1
 8007e08:	2001      	movs	r0, #1
 8007e0a:	e7a8      	b.n	8007d5e <_vfiprintf_r+0xfe>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	3401      	adds	r4, #1
 8007e10:	9305      	str	r3, [sp, #20]
 8007e12:	4619      	mov	r1, r3
 8007e14:	f04f 0c0a 	mov.w	ip, #10
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e1e:	3a30      	subs	r2, #48	@ 0x30
 8007e20:	2a09      	cmp	r2, #9
 8007e22:	d903      	bls.n	8007e2c <_vfiprintf_r+0x1cc>
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d0c6      	beq.n	8007db6 <_vfiprintf_r+0x156>
 8007e28:	9105      	str	r1, [sp, #20]
 8007e2a:	e7c4      	b.n	8007db6 <_vfiprintf_r+0x156>
 8007e2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e30:	4604      	mov	r4, r0
 8007e32:	2301      	movs	r3, #1
 8007e34:	e7f0      	b.n	8007e18 <_vfiprintf_r+0x1b8>
 8007e36:	ab03      	add	r3, sp, #12
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	462a      	mov	r2, r5
 8007e3c:	4b12      	ldr	r3, [pc, #72]	@ (8007e88 <_vfiprintf_r+0x228>)
 8007e3e:	a904      	add	r1, sp, #16
 8007e40:	4630      	mov	r0, r6
 8007e42:	f3af 8000 	nop.w
 8007e46:	4607      	mov	r7, r0
 8007e48:	1c78      	adds	r0, r7, #1
 8007e4a:	d1d6      	bne.n	8007dfa <_vfiprintf_r+0x19a>
 8007e4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e4e:	07d9      	lsls	r1, r3, #31
 8007e50:	d405      	bmi.n	8007e5e <_vfiprintf_r+0x1fe>
 8007e52:	89ab      	ldrh	r3, [r5, #12]
 8007e54:	059a      	lsls	r2, r3, #22
 8007e56:	d402      	bmi.n	8007e5e <_vfiprintf_r+0x1fe>
 8007e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e5a:	f7ff fcc7 	bl	80077ec <__retarget_lock_release_recursive>
 8007e5e:	89ab      	ldrh	r3, [r5, #12]
 8007e60:	065b      	lsls	r3, r3, #25
 8007e62:	f53f af1f 	bmi.w	8007ca4 <_vfiprintf_r+0x44>
 8007e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e68:	e71e      	b.n	8007ca8 <_vfiprintf_r+0x48>
 8007e6a:	ab03      	add	r3, sp, #12
 8007e6c:	9300      	str	r3, [sp, #0]
 8007e6e:	462a      	mov	r2, r5
 8007e70:	4b05      	ldr	r3, [pc, #20]	@ (8007e88 <_vfiprintf_r+0x228>)
 8007e72:	a904      	add	r1, sp, #16
 8007e74:	4630      	mov	r0, r6
 8007e76:	f000 f91b 	bl	80080b0 <_printf_i>
 8007e7a:	e7e4      	b.n	8007e46 <_vfiprintf_r+0x1e6>
 8007e7c:	08008bf5 	.word	0x08008bf5
 8007e80:	08008bff 	.word	0x08008bff
 8007e84:	00000000 	.word	0x00000000
 8007e88:	08007c3b 	.word	0x08007c3b
 8007e8c:	08008bfb 	.word	0x08008bfb

08007e90 <sbrk_aligned>:
 8007e90:	b570      	push	{r4, r5, r6, lr}
 8007e92:	4e0f      	ldr	r6, [pc, #60]	@ (8007ed0 <sbrk_aligned+0x40>)
 8007e94:	460c      	mov	r4, r1
 8007e96:	6831      	ldr	r1, [r6, #0]
 8007e98:	4605      	mov	r5, r0
 8007e9a:	b911      	cbnz	r1, 8007ea2 <sbrk_aligned+0x12>
 8007e9c:	f000 fc94 	bl	80087c8 <_sbrk_r>
 8007ea0:	6030      	str	r0, [r6, #0]
 8007ea2:	4621      	mov	r1, r4
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	f000 fc8f 	bl	80087c8 <_sbrk_r>
 8007eaa:	1c43      	adds	r3, r0, #1
 8007eac:	d103      	bne.n	8007eb6 <sbrk_aligned+0x26>
 8007eae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	bd70      	pop	{r4, r5, r6, pc}
 8007eb6:	1cc4      	adds	r4, r0, #3
 8007eb8:	f024 0403 	bic.w	r4, r4, #3
 8007ebc:	42a0      	cmp	r0, r4
 8007ebe:	d0f8      	beq.n	8007eb2 <sbrk_aligned+0x22>
 8007ec0:	1a21      	subs	r1, r4, r0
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f000 fc80 	bl	80087c8 <_sbrk_r>
 8007ec8:	3001      	adds	r0, #1
 8007eca:	d1f2      	bne.n	8007eb2 <sbrk_aligned+0x22>
 8007ecc:	e7ef      	b.n	8007eae <sbrk_aligned+0x1e>
 8007ece:	bf00      	nop
 8007ed0:	20007fac 	.word	0x20007fac

08007ed4 <_malloc_r>:
 8007ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ed8:	1ccd      	adds	r5, r1, #3
 8007eda:	f025 0503 	bic.w	r5, r5, #3
 8007ede:	3508      	adds	r5, #8
 8007ee0:	2d0c      	cmp	r5, #12
 8007ee2:	bf38      	it	cc
 8007ee4:	250c      	movcc	r5, #12
 8007ee6:	2d00      	cmp	r5, #0
 8007ee8:	4606      	mov	r6, r0
 8007eea:	db01      	blt.n	8007ef0 <_malloc_r+0x1c>
 8007eec:	42a9      	cmp	r1, r5
 8007eee:	d904      	bls.n	8007efa <_malloc_r+0x26>
 8007ef0:	230c      	movs	r3, #12
 8007ef2:	6033      	str	r3, [r6, #0]
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007efa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007fd0 <_malloc_r+0xfc>
 8007efe:	f000 faa1 	bl	8008444 <__malloc_lock>
 8007f02:	f8d8 3000 	ldr.w	r3, [r8]
 8007f06:	461c      	mov	r4, r3
 8007f08:	bb44      	cbnz	r4, 8007f5c <_malloc_r+0x88>
 8007f0a:	4629      	mov	r1, r5
 8007f0c:	4630      	mov	r0, r6
 8007f0e:	f7ff ffbf 	bl	8007e90 <sbrk_aligned>
 8007f12:	1c43      	adds	r3, r0, #1
 8007f14:	4604      	mov	r4, r0
 8007f16:	d158      	bne.n	8007fca <_malloc_r+0xf6>
 8007f18:	f8d8 4000 	ldr.w	r4, [r8]
 8007f1c:	4627      	mov	r7, r4
 8007f1e:	2f00      	cmp	r7, #0
 8007f20:	d143      	bne.n	8007faa <_malloc_r+0xd6>
 8007f22:	2c00      	cmp	r4, #0
 8007f24:	d04b      	beq.n	8007fbe <_malloc_r+0xea>
 8007f26:	6823      	ldr	r3, [r4, #0]
 8007f28:	4639      	mov	r1, r7
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	eb04 0903 	add.w	r9, r4, r3
 8007f30:	f000 fc4a 	bl	80087c8 <_sbrk_r>
 8007f34:	4581      	cmp	r9, r0
 8007f36:	d142      	bne.n	8007fbe <_malloc_r+0xea>
 8007f38:	6821      	ldr	r1, [r4, #0]
 8007f3a:	1a6d      	subs	r5, r5, r1
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	4630      	mov	r0, r6
 8007f40:	f7ff ffa6 	bl	8007e90 <sbrk_aligned>
 8007f44:	3001      	adds	r0, #1
 8007f46:	d03a      	beq.n	8007fbe <_malloc_r+0xea>
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	442b      	add	r3, r5
 8007f4c:	6023      	str	r3, [r4, #0]
 8007f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f52:	685a      	ldr	r2, [r3, #4]
 8007f54:	bb62      	cbnz	r2, 8007fb0 <_malloc_r+0xdc>
 8007f56:	f8c8 7000 	str.w	r7, [r8]
 8007f5a:	e00f      	b.n	8007f7c <_malloc_r+0xa8>
 8007f5c:	6822      	ldr	r2, [r4, #0]
 8007f5e:	1b52      	subs	r2, r2, r5
 8007f60:	d420      	bmi.n	8007fa4 <_malloc_r+0xd0>
 8007f62:	2a0b      	cmp	r2, #11
 8007f64:	d917      	bls.n	8007f96 <_malloc_r+0xc2>
 8007f66:	1961      	adds	r1, r4, r5
 8007f68:	42a3      	cmp	r3, r4
 8007f6a:	6025      	str	r5, [r4, #0]
 8007f6c:	bf18      	it	ne
 8007f6e:	6059      	strne	r1, [r3, #4]
 8007f70:	6863      	ldr	r3, [r4, #4]
 8007f72:	bf08      	it	eq
 8007f74:	f8c8 1000 	streq.w	r1, [r8]
 8007f78:	5162      	str	r2, [r4, r5]
 8007f7a:	604b      	str	r3, [r1, #4]
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	f000 fa67 	bl	8008450 <__malloc_unlock>
 8007f82:	f104 000b 	add.w	r0, r4, #11
 8007f86:	1d23      	adds	r3, r4, #4
 8007f88:	f020 0007 	bic.w	r0, r0, #7
 8007f8c:	1ac2      	subs	r2, r0, r3
 8007f8e:	bf1c      	itt	ne
 8007f90:	1a1b      	subne	r3, r3, r0
 8007f92:	50a3      	strne	r3, [r4, r2]
 8007f94:	e7af      	b.n	8007ef6 <_malloc_r+0x22>
 8007f96:	6862      	ldr	r2, [r4, #4]
 8007f98:	42a3      	cmp	r3, r4
 8007f9a:	bf0c      	ite	eq
 8007f9c:	f8c8 2000 	streq.w	r2, [r8]
 8007fa0:	605a      	strne	r2, [r3, #4]
 8007fa2:	e7eb      	b.n	8007f7c <_malloc_r+0xa8>
 8007fa4:	4623      	mov	r3, r4
 8007fa6:	6864      	ldr	r4, [r4, #4]
 8007fa8:	e7ae      	b.n	8007f08 <_malloc_r+0x34>
 8007faa:	463c      	mov	r4, r7
 8007fac:	687f      	ldr	r7, [r7, #4]
 8007fae:	e7b6      	b.n	8007f1e <_malloc_r+0x4a>
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	42a3      	cmp	r3, r4
 8007fb6:	d1fb      	bne.n	8007fb0 <_malloc_r+0xdc>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	6053      	str	r3, [r2, #4]
 8007fbc:	e7de      	b.n	8007f7c <_malloc_r+0xa8>
 8007fbe:	230c      	movs	r3, #12
 8007fc0:	6033      	str	r3, [r6, #0]
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f000 fa44 	bl	8008450 <__malloc_unlock>
 8007fc8:	e794      	b.n	8007ef4 <_malloc_r+0x20>
 8007fca:	6005      	str	r5, [r0, #0]
 8007fcc:	e7d6      	b.n	8007f7c <_malloc_r+0xa8>
 8007fce:	bf00      	nop
 8007fd0:	20007fb0 	.word	0x20007fb0

08007fd4 <_printf_common>:
 8007fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd8:	4616      	mov	r6, r2
 8007fda:	4698      	mov	r8, r3
 8007fdc:	688a      	ldr	r2, [r1, #8]
 8007fde:	690b      	ldr	r3, [r1, #16]
 8007fe0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	bfb8      	it	lt
 8007fe8:	4613      	movlt	r3, r2
 8007fea:	6033      	str	r3, [r6, #0]
 8007fec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ff0:	4607      	mov	r7, r0
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	b10a      	cbz	r2, 8007ffa <_printf_common+0x26>
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	6033      	str	r3, [r6, #0]
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	0699      	lsls	r1, r3, #26
 8007ffe:	bf42      	ittt	mi
 8008000:	6833      	ldrmi	r3, [r6, #0]
 8008002:	3302      	addmi	r3, #2
 8008004:	6033      	strmi	r3, [r6, #0]
 8008006:	6825      	ldr	r5, [r4, #0]
 8008008:	f015 0506 	ands.w	r5, r5, #6
 800800c:	d106      	bne.n	800801c <_printf_common+0x48>
 800800e:	f104 0a19 	add.w	sl, r4, #25
 8008012:	68e3      	ldr	r3, [r4, #12]
 8008014:	6832      	ldr	r2, [r6, #0]
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	42ab      	cmp	r3, r5
 800801a:	dc26      	bgt.n	800806a <_printf_common+0x96>
 800801c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008020:	6822      	ldr	r2, [r4, #0]
 8008022:	3b00      	subs	r3, #0
 8008024:	bf18      	it	ne
 8008026:	2301      	movne	r3, #1
 8008028:	0692      	lsls	r2, r2, #26
 800802a:	d42b      	bmi.n	8008084 <_printf_common+0xb0>
 800802c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008030:	4641      	mov	r1, r8
 8008032:	4638      	mov	r0, r7
 8008034:	47c8      	blx	r9
 8008036:	3001      	adds	r0, #1
 8008038:	d01e      	beq.n	8008078 <_printf_common+0xa4>
 800803a:	6823      	ldr	r3, [r4, #0]
 800803c:	6922      	ldr	r2, [r4, #16]
 800803e:	f003 0306 	and.w	r3, r3, #6
 8008042:	2b04      	cmp	r3, #4
 8008044:	bf02      	ittt	eq
 8008046:	68e5      	ldreq	r5, [r4, #12]
 8008048:	6833      	ldreq	r3, [r6, #0]
 800804a:	1aed      	subeq	r5, r5, r3
 800804c:	68a3      	ldr	r3, [r4, #8]
 800804e:	bf0c      	ite	eq
 8008050:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008054:	2500      	movne	r5, #0
 8008056:	4293      	cmp	r3, r2
 8008058:	bfc4      	itt	gt
 800805a:	1a9b      	subgt	r3, r3, r2
 800805c:	18ed      	addgt	r5, r5, r3
 800805e:	2600      	movs	r6, #0
 8008060:	341a      	adds	r4, #26
 8008062:	42b5      	cmp	r5, r6
 8008064:	d11a      	bne.n	800809c <_printf_common+0xc8>
 8008066:	2000      	movs	r0, #0
 8008068:	e008      	b.n	800807c <_printf_common+0xa8>
 800806a:	2301      	movs	r3, #1
 800806c:	4652      	mov	r2, sl
 800806e:	4641      	mov	r1, r8
 8008070:	4638      	mov	r0, r7
 8008072:	47c8      	blx	r9
 8008074:	3001      	adds	r0, #1
 8008076:	d103      	bne.n	8008080 <_printf_common+0xac>
 8008078:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800807c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008080:	3501      	adds	r5, #1
 8008082:	e7c6      	b.n	8008012 <_printf_common+0x3e>
 8008084:	18e1      	adds	r1, r4, r3
 8008086:	1c5a      	adds	r2, r3, #1
 8008088:	2030      	movs	r0, #48	@ 0x30
 800808a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800808e:	4422      	add	r2, r4
 8008090:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008094:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008098:	3302      	adds	r3, #2
 800809a:	e7c7      	b.n	800802c <_printf_common+0x58>
 800809c:	2301      	movs	r3, #1
 800809e:	4622      	mov	r2, r4
 80080a0:	4641      	mov	r1, r8
 80080a2:	4638      	mov	r0, r7
 80080a4:	47c8      	blx	r9
 80080a6:	3001      	adds	r0, #1
 80080a8:	d0e6      	beq.n	8008078 <_printf_common+0xa4>
 80080aa:	3601      	adds	r6, #1
 80080ac:	e7d9      	b.n	8008062 <_printf_common+0x8e>
	...

080080b0 <_printf_i>:
 80080b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b4:	7e0f      	ldrb	r7, [r1, #24]
 80080b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080b8:	2f78      	cmp	r7, #120	@ 0x78
 80080ba:	4691      	mov	r9, r2
 80080bc:	4680      	mov	r8, r0
 80080be:	460c      	mov	r4, r1
 80080c0:	469a      	mov	sl, r3
 80080c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080c6:	d807      	bhi.n	80080d8 <_printf_i+0x28>
 80080c8:	2f62      	cmp	r7, #98	@ 0x62
 80080ca:	d80a      	bhi.n	80080e2 <_printf_i+0x32>
 80080cc:	2f00      	cmp	r7, #0
 80080ce:	f000 80d1 	beq.w	8008274 <_printf_i+0x1c4>
 80080d2:	2f58      	cmp	r7, #88	@ 0x58
 80080d4:	f000 80b8 	beq.w	8008248 <_printf_i+0x198>
 80080d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080e0:	e03a      	b.n	8008158 <_printf_i+0xa8>
 80080e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080e6:	2b15      	cmp	r3, #21
 80080e8:	d8f6      	bhi.n	80080d8 <_printf_i+0x28>
 80080ea:	a101      	add	r1, pc, #4	@ (adr r1, 80080f0 <_printf_i+0x40>)
 80080ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080f0:	08008149 	.word	0x08008149
 80080f4:	0800815d 	.word	0x0800815d
 80080f8:	080080d9 	.word	0x080080d9
 80080fc:	080080d9 	.word	0x080080d9
 8008100:	080080d9 	.word	0x080080d9
 8008104:	080080d9 	.word	0x080080d9
 8008108:	0800815d 	.word	0x0800815d
 800810c:	080080d9 	.word	0x080080d9
 8008110:	080080d9 	.word	0x080080d9
 8008114:	080080d9 	.word	0x080080d9
 8008118:	080080d9 	.word	0x080080d9
 800811c:	0800825b 	.word	0x0800825b
 8008120:	08008187 	.word	0x08008187
 8008124:	08008215 	.word	0x08008215
 8008128:	080080d9 	.word	0x080080d9
 800812c:	080080d9 	.word	0x080080d9
 8008130:	0800827d 	.word	0x0800827d
 8008134:	080080d9 	.word	0x080080d9
 8008138:	08008187 	.word	0x08008187
 800813c:	080080d9 	.word	0x080080d9
 8008140:	080080d9 	.word	0x080080d9
 8008144:	0800821d 	.word	0x0800821d
 8008148:	6833      	ldr	r3, [r6, #0]
 800814a:	1d1a      	adds	r2, r3, #4
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	6032      	str	r2, [r6, #0]
 8008150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008154:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008158:	2301      	movs	r3, #1
 800815a:	e09c      	b.n	8008296 <_printf_i+0x1e6>
 800815c:	6833      	ldr	r3, [r6, #0]
 800815e:	6820      	ldr	r0, [r4, #0]
 8008160:	1d19      	adds	r1, r3, #4
 8008162:	6031      	str	r1, [r6, #0]
 8008164:	0606      	lsls	r6, r0, #24
 8008166:	d501      	bpl.n	800816c <_printf_i+0xbc>
 8008168:	681d      	ldr	r5, [r3, #0]
 800816a:	e003      	b.n	8008174 <_printf_i+0xc4>
 800816c:	0645      	lsls	r5, r0, #25
 800816e:	d5fb      	bpl.n	8008168 <_printf_i+0xb8>
 8008170:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008174:	2d00      	cmp	r5, #0
 8008176:	da03      	bge.n	8008180 <_printf_i+0xd0>
 8008178:	232d      	movs	r3, #45	@ 0x2d
 800817a:	426d      	negs	r5, r5
 800817c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008180:	4858      	ldr	r0, [pc, #352]	@ (80082e4 <_printf_i+0x234>)
 8008182:	230a      	movs	r3, #10
 8008184:	e011      	b.n	80081aa <_printf_i+0xfa>
 8008186:	6821      	ldr	r1, [r4, #0]
 8008188:	6833      	ldr	r3, [r6, #0]
 800818a:	0608      	lsls	r0, r1, #24
 800818c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008190:	d402      	bmi.n	8008198 <_printf_i+0xe8>
 8008192:	0649      	lsls	r1, r1, #25
 8008194:	bf48      	it	mi
 8008196:	b2ad      	uxthmi	r5, r5
 8008198:	2f6f      	cmp	r7, #111	@ 0x6f
 800819a:	4852      	ldr	r0, [pc, #328]	@ (80082e4 <_printf_i+0x234>)
 800819c:	6033      	str	r3, [r6, #0]
 800819e:	bf14      	ite	ne
 80081a0:	230a      	movne	r3, #10
 80081a2:	2308      	moveq	r3, #8
 80081a4:	2100      	movs	r1, #0
 80081a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081aa:	6866      	ldr	r6, [r4, #4]
 80081ac:	60a6      	str	r6, [r4, #8]
 80081ae:	2e00      	cmp	r6, #0
 80081b0:	db05      	blt.n	80081be <_printf_i+0x10e>
 80081b2:	6821      	ldr	r1, [r4, #0]
 80081b4:	432e      	orrs	r6, r5
 80081b6:	f021 0104 	bic.w	r1, r1, #4
 80081ba:	6021      	str	r1, [r4, #0]
 80081bc:	d04b      	beq.n	8008256 <_printf_i+0x1a6>
 80081be:	4616      	mov	r6, r2
 80081c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80081c4:	fb03 5711 	mls	r7, r3, r1, r5
 80081c8:	5dc7      	ldrb	r7, [r0, r7]
 80081ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081ce:	462f      	mov	r7, r5
 80081d0:	42bb      	cmp	r3, r7
 80081d2:	460d      	mov	r5, r1
 80081d4:	d9f4      	bls.n	80081c0 <_printf_i+0x110>
 80081d6:	2b08      	cmp	r3, #8
 80081d8:	d10b      	bne.n	80081f2 <_printf_i+0x142>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	07df      	lsls	r7, r3, #31
 80081de:	d508      	bpl.n	80081f2 <_printf_i+0x142>
 80081e0:	6923      	ldr	r3, [r4, #16]
 80081e2:	6861      	ldr	r1, [r4, #4]
 80081e4:	4299      	cmp	r1, r3
 80081e6:	bfde      	ittt	le
 80081e8:	2330      	movle	r3, #48	@ 0x30
 80081ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80081f2:	1b92      	subs	r2, r2, r6
 80081f4:	6122      	str	r2, [r4, #16]
 80081f6:	f8cd a000 	str.w	sl, [sp]
 80081fa:	464b      	mov	r3, r9
 80081fc:	aa03      	add	r2, sp, #12
 80081fe:	4621      	mov	r1, r4
 8008200:	4640      	mov	r0, r8
 8008202:	f7ff fee7 	bl	8007fd4 <_printf_common>
 8008206:	3001      	adds	r0, #1
 8008208:	d14a      	bne.n	80082a0 <_printf_i+0x1f0>
 800820a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800820e:	b004      	add	sp, #16
 8008210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008214:	6823      	ldr	r3, [r4, #0]
 8008216:	f043 0320 	orr.w	r3, r3, #32
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	4832      	ldr	r0, [pc, #200]	@ (80082e8 <_printf_i+0x238>)
 800821e:	2778      	movs	r7, #120	@ 0x78
 8008220:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	6831      	ldr	r1, [r6, #0]
 8008228:	061f      	lsls	r7, r3, #24
 800822a:	f851 5b04 	ldr.w	r5, [r1], #4
 800822e:	d402      	bmi.n	8008236 <_printf_i+0x186>
 8008230:	065f      	lsls	r7, r3, #25
 8008232:	bf48      	it	mi
 8008234:	b2ad      	uxthmi	r5, r5
 8008236:	6031      	str	r1, [r6, #0]
 8008238:	07d9      	lsls	r1, r3, #31
 800823a:	bf44      	itt	mi
 800823c:	f043 0320 	orrmi.w	r3, r3, #32
 8008240:	6023      	strmi	r3, [r4, #0]
 8008242:	b11d      	cbz	r5, 800824c <_printf_i+0x19c>
 8008244:	2310      	movs	r3, #16
 8008246:	e7ad      	b.n	80081a4 <_printf_i+0xf4>
 8008248:	4826      	ldr	r0, [pc, #152]	@ (80082e4 <_printf_i+0x234>)
 800824a:	e7e9      	b.n	8008220 <_printf_i+0x170>
 800824c:	6823      	ldr	r3, [r4, #0]
 800824e:	f023 0320 	bic.w	r3, r3, #32
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	e7f6      	b.n	8008244 <_printf_i+0x194>
 8008256:	4616      	mov	r6, r2
 8008258:	e7bd      	b.n	80081d6 <_printf_i+0x126>
 800825a:	6833      	ldr	r3, [r6, #0]
 800825c:	6825      	ldr	r5, [r4, #0]
 800825e:	6961      	ldr	r1, [r4, #20]
 8008260:	1d18      	adds	r0, r3, #4
 8008262:	6030      	str	r0, [r6, #0]
 8008264:	062e      	lsls	r6, r5, #24
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	d501      	bpl.n	800826e <_printf_i+0x1be>
 800826a:	6019      	str	r1, [r3, #0]
 800826c:	e002      	b.n	8008274 <_printf_i+0x1c4>
 800826e:	0668      	lsls	r0, r5, #25
 8008270:	d5fb      	bpl.n	800826a <_printf_i+0x1ba>
 8008272:	8019      	strh	r1, [r3, #0]
 8008274:	2300      	movs	r3, #0
 8008276:	6123      	str	r3, [r4, #16]
 8008278:	4616      	mov	r6, r2
 800827a:	e7bc      	b.n	80081f6 <_printf_i+0x146>
 800827c:	6833      	ldr	r3, [r6, #0]
 800827e:	1d1a      	adds	r2, r3, #4
 8008280:	6032      	str	r2, [r6, #0]
 8008282:	681e      	ldr	r6, [r3, #0]
 8008284:	6862      	ldr	r2, [r4, #4]
 8008286:	2100      	movs	r1, #0
 8008288:	4630      	mov	r0, r6
 800828a:	f7f7 ffa1 	bl	80001d0 <memchr>
 800828e:	b108      	cbz	r0, 8008294 <_printf_i+0x1e4>
 8008290:	1b80      	subs	r0, r0, r6
 8008292:	6060      	str	r0, [r4, #4]
 8008294:	6863      	ldr	r3, [r4, #4]
 8008296:	6123      	str	r3, [r4, #16]
 8008298:	2300      	movs	r3, #0
 800829a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800829e:	e7aa      	b.n	80081f6 <_printf_i+0x146>
 80082a0:	6923      	ldr	r3, [r4, #16]
 80082a2:	4632      	mov	r2, r6
 80082a4:	4649      	mov	r1, r9
 80082a6:	4640      	mov	r0, r8
 80082a8:	47d0      	blx	sl
 80082aa:	3001      	adds	r0, #1
 80082ac:	d0ad      	beq.n	800820a <_printf_i+0x15a>
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	079b      	lsls	r3, r3, #30
 80082b2:	d413      	bmi.n	80082dc <_printf_i+0x22c>
 80082b4:	68e0      	ldr	r0, [r4, #12]
 80082b6:	9b03      	ldr	r3, [sp, #12]
 80082b8:	4298      	cmp	r0, r3
 80082ba:	bfb8      	it	lt
 80082bc:	4618      	movlt	r0, r3
 80082be:	e7a6      	b.n	800820e <_printf_i+0x15e>
 80082c0:	2301      	movs	r3, #1
 80082c2:	4632      	mov	r2, r6
 80082c4:	4649      	mov	r1, r9
 80082c6:	4640      	mov	r0, r8
 80082c8:	47d0      	blx	sl
 80082ca:	3001      	adds	r0, #1
 80082cc:	d09d      	beq.n	800820a <_printf_i+0x15a>
 80082ce:	3501      	adds	r5, #1
 80082d0:	68e3      	ldr	r3, [r4, #12]
 80082d2:	9903      	ldr	r1, [sp, #12]
 80082d4:	1a5b      	subs	r3, r3, r1
 80082d6:	42ab      	cmp	r3, r5
 80082d8:	dcf2      	bgt.n	80082c0 <_printf_i+0x210>
 80082da:	e7eb      	b.n	80082b4 <_printf_i+0x204>
 80082dc:	2500      	movs	r5, #0
 80082de:	f104 0619 	add.w	r6, r4, #25
 80082e2:	e7f5      	b.n	80082d0 <_printf_i+0x220>
 80082e4:	08008c06 	.word	0x08008c06
 80082e8:	08008c17 	.word	0x08008c17

080082ec <__sflush_r>:
 80082ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f4:	0716      	lsls	r6, r2, #28
 80082f6:	4605      	mov	r5, r0
 80082f8:	460c      	mov	r4, r1
 80082fa:	d454      	bmi.n	80083a6 <__sflush_r+0xba>
 80082fc:	684b      	ldr	r3, [r1, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	dc02      	bgt.n	8008308 <__sflush_r+0x1c>
 8008302:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008304:	2b00      	cmp	r3, #0
 8008306:	dd48      	ble.n	800839a <__sflush_r+0xae>
 8008308:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800830a:	2e00      	cmp	r6, #0
 800830c:	d045      	beq.n	800839a <__sflush_r+0xae>
 800830e:	2300      	movs	r3, #0
 8008310:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008314:	682f      	ldr	r7, [r5, #0]
 8008316:	6a21      	ldr	r1, [r4, #32]
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	d030      	beq.n	800837e <__sflush_r+0x92>
 800831c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	0759      	lsls	r1, r3, #29
 8008322:	d505      	bpl.n	8008330 <__sflush_r+0x44>
 8008324:	6863      	ldr	r3, [r4, #4]
 8008326:	1ad2      	subs	r2, r2, r3
 8008328:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800832a:	b10b      	cbz	r3, 8008330 <__sflush_r+0x44>
 800832c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800832e:	1ad2      	subs	r2, r2, r3
 8008330:	2300      	movs	r3, #0
 8008332:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008334:	6a21      	ldr	r1, [r4, #32]
 8008336:	4628      	mov	r0, r5
 8008338:	47b0      	blx	r6
 800833a:	1c43      	adds	r3, r0, #1
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	d106      	bne.n	800834e <__sflush_r+0x62>
 8008340:	6829      	ldr	r1, [r5, #0]
 8008342:	291d      	cmp	r1, #29
 8008344:	d82b      	bhi.n	800839e <__sflush_r+0xb2>
 8008346:	4a2a      	ldr	r2, [pc, #168]	@ (80083f0 <__sflush_r+0x104>)
 8008348:	40ca      	lsrs	r2, r1
 800834a:	07d6      	lsls	r6, r2, #31
 800834c:	d527      	bpl.n	800839e <__sflush_r+0xb2>
 800834e:	2200      	movs	r2, #0
 8008350:	6062      	str	r2, [r4, #4]
 8008352:	04d9      	lsls	r1, r3, #19
 8008354:	6922      	ldr	r2, [r4, #16]
 8008356:	6022      	str	r2, [r4, #0]
 8008358:	d504      	bpl.n	8008364 <__sflush_r+0x78>
 800835a:	1c42      	adds	r2, r0, #1
 800835c:	d101      	bne.n	8008362 <__sflush_r+0x76>
 800835e:	682b      	ldr	r3, [r5, #0]
 8008360:	b903      	cbnz	r3, 8008364 <__sflush_r+0x78>
 8008362:	6560      	str	r0, [r4, #84]	@ 0x54
 8008364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008366:	602f      	str	r7, [r5, #0]
 8008368:	b1b9      	cbz	r1, 800839a <__sflush_r+0xae>
 800836a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800836e:	4299      	cmp	r1, r3
 8008370:	d002      	beq.n	8008378 <__sflush_r+0x8c>
 8008372:	4628      	mov	r0, r5
 8008374:	f7ff faa8 	bl	80078c8 <_free_r>
 8008378:	2300      	movs	r3, #0
 800837a:	6363      	str	r3, [r4, #52]	@ 0x34
 800837c:	e00d      	b.n	800839a <__sflush_r+0xae>
 800837e:	2301      	movs	r3, #1
 8008380:	4628      	mov	r0, r5
 8008382:	47b0      	blx	r6
 8008384:	4602      	mov	r2, r0
 8008386:	1c50      	adds	r0, r2, #1
 8008388:	d1c9      	bne.n	800831e <__sflush_r+0x32>
 800838a:	682b      	ldr	r3, [r5, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d0c6      	beq.n	800831e <__sflush_r+0x32>
 8008390:	2b1d      	cmp	r3, #29
 8008392:	d001      	beq.n	8008398 <__sflush_r+0xac>
 8008394:	2b16      	cmp	r3, #22
 8008396:	d11e      	bne.n	80083d6 <__sflush_r+0xea>
 8008398:	602f      	str	r7, [r5, #0]
 800839a:	2000      	movs	r0, #0
 800839c:	e022      	b.n	80083e4 <__sflush_r+0xf8>
 800839e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083a2:	b21b      	sxth	r3, r3
 80083a4:	e01b      	b.n	80083de <__sflush_r+0xf2>
 80083a6:	690f      	ldr	r7, [r1, #16]
 80083a8:	2f00      	cmp	r7, #0
 80083aa:	d0f6      	beq.n	800839a <__sflush_r+0xae>
 80083ac:	0793      	lsls	r3, r2, #30
 80083ae:	680e      	ldr	r6, [r1, #0]
 80083b0:	bf08      	it	eq
 80083b2:	694b      	ldreq	r3, [r1, #20]
 80083b4:	600f      	str	r7, [r1, #0]
 80083b6:	bf18      	it	ne
 80083b8:	2300      	movne	r3, #0
 80083ba:	eba6 0807 	sub.w	r8, r6, r7
 80083be:	608b      	str	r3, [r1, #8]
 80083c0:	f1b8 0f00 	cmp.w	r8, #0
 80083c4:	dde9      	ble.n	800839a <__sflush_r+0xae>
 80083c6:	6a21      	ldr	r1, [r4, #32]
 80083c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80083ca:	4643      	mov	r3, r8
 80083cc:	463a      	mov	r2, r7
 80083ce:	4628      	mov	r0, r5
 80083d0:	47b0      	blx	r6
 80083d2:	2800      	cmp	r0, #0
 80083d4:	dc08      	bgt.n	80083e8 <__sflush_r+0xfc>
 80083d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e8:	4407      	add	r7, r0
 80083ea:	eba8 0800 	sub.w	r8, r8, r0
 80083ee:	e7e7      	b.n	80083c0 <__sflush_r+0xd4>
 80083f0:	20400001 	.word	0x20400001

080083f4 <_fflush_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	690b      	ldr	r3, [r1, #16]
 80083f8:	4605      	mov	r5, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	b913      	cbnz	r3, 8008404 <_fflush_r+0x10>
 80083fe:	2500      	movs	r5, #0
 8008400:	4628      	mov	r0, r5
 8008402:	bd38      	pop	{r3, r4, r5, pc}
 8008404:	b118      	cbz	r0, 800840e <_fflush_r+0x1a>
 8008406:	6a03      	ldr	r3, [r0, #32]
 8008408:	b90b      	cbnz	r3, 800840e <_fflush_r+0x1a>
 800840a:	f7ff f891 	bl	8007530 <__sinit>
 800840e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0f3      	beq.n	80083fe <_fflush_r+0xa>
 8008416:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008418:	07d0      	lsls	r0, r2, #31
 800841a:	d404      	bmi.n	8008426 <_fflush_r+0x32>
 800841c:	0599      	lsls	r1, r3, #22
 800841e:	d402      	bmi.n	8008426 <_fflush_r+0x32>
 8008420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008422:	f7ff f9e2 	bl	80077ea <__retarget_lock_acquire_recursive>
 8008426:	4628      	mov	r0, r5
 8008428:	4621      	mov	r1, r4
 800842a:	f7ff ff5f 	bl	80082ec <__sflush_r>
 800842e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008430:	07da      	lsls	r2, r3, #31
 8008432:	4605      	mov	r5, r0
 8008434:	d4e4      	bmi.n	8008400 <_fflush_r+0xc>
 8008436:	89a3      	ldrh	r3, [r4, #12]
 8008438:	059b      	lsls	r3, r3, #22
 800843a:	d4e1      	bmi.n	8008400 <_fflush_r+0xc>
 800843c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800843e:	f7ff f9d5 	bl	80077ec <__retarget_lock_release_recursive>
 8008442:	e7dd      	b.n	8008400 <_fflush_r+0xc>

08008444 <__malloc_lock>:
 8008444:	4801      	ldr	r0, [pc, #4]	@ (800844c <__malloc_lock+0x8>)
 8008446:	f7ff b9d0 	b.w	80077ea <__retarget_lock_acquire_recursive>
 800844a:	bf00      	nop
 800844c:	20007fa4 	.word	0x20007fa4

08008450 <__malloc_unlock>:
 8008450:	4801      	ldr	r0, [pc, #4]	@ (8008458 <__malloc_unlock+0x8>)
 8008452:	f7ff b9cb 	b.w	80077ec <__retarget_lock_release_recursive>
 8008456:	bf00      	nop
 8008458:	20007fa4 	.word	0x20007fa4

0800845c <__sread>:
 800845c:	b510      	push	{r4, lr}
 800845e:	460c      	mov	r4, r1
 8008460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008464:	f000 f99e 	bl	80087a4 <_read_r>
 8008468:	2800      	cmp	r0, #0
 800846a:	bfab      	itete	ge
 800846c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800846e:	89a3      	ldrhlt	r3, [r4, #12]
 8008470:	181b      	addge	r3, r3, r0
 8008472:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008476:	bfac      	ite	ge
 8008478:	6563      	strge	r3, [r4, #84]	@ 0x54
 800847a:	81a3      	strhlt	r3, [r4, #12]
 800847c:	bd10      	pop	{r4, pc}

0800847e <__swrite>:
 800847e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008482:	461f      	mov	r7, r3
 8008484:	898b      	ldrh	r3, [r1, #12]
 8008486:	05db      	lsls	r3, r3, #23
 8008488:	4605      	mov	r5, r0
 800848a:	460c      	mov	r4, r1
 800848c:	4616      	mov	r6, r2
 800848e:	d505      	bpl.n	800849c <__swrite+0x1e>
 8008490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008494:	2302      	movs	r3, #2
 8008496:	2200      	movs	r2, #0
 8008498:	f000 f972 	bl	8008780 <_lseek_r>
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084a6:	81a3      	strh	r3, [r4, #12]
 80084a8:	4632      	mov	r2, r6
 80084aa:	463b      	mov	r3, r7
 80084ac:	4628      	mov	r0, r5
 80084ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084b2:	f000 b999 	b.w	80087e8 <_write_r>

080084b6 <__sseek>:
 80084b6:	b510      	push	{r4, lr}
 80084b8:	460c      	mov	r4, r1
 80084ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084be:	f000 f95f 	bl	8008780 <_lseek_r>
 80084c2:	1c43      	adds	r3, r0, #1
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	bf15      	itete	ne
 80084c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084d2:	81a3      	strheq	r3, [r4, #12]
 80084d4:	bf18      	it	ne
 80084d6:	81a3      	strhne	r3, [r4, #12]
 80084d8:	bd10      	pop	{r4, pc}

080084da <__sclose>:
 80084da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084de:	f000 b995 	b.w	800880c <_close_r>

080084e2 <_realloc_r>:
 80084e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e6:	4607      	mov	r7, r0
 80084e8:	4614      	mov	r4, r2
 80084ea:	460d      	mov	r5, r1
 80084ec:	b921      	cbnz	r1, 80084f8 <_realloc_r+0x16>
 80084ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084f2:	4611      	mov	r1, r2
 80084f4:	f7ff bcee 	b.w	8007ed4 <_malloc_r>
 80084f8:	b92a      	cbnz	r2, 8008506 <_realloc_r+0x24>
 80084fa:	f7ff f9e5 	bl	80078c8 <_free_r>
 80084fe:	4625      	mov	r5, r4
 8008500:	4628      	mov	r0, r5
 8008502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008506:	f000 f9a3 	bl	8008850 <_malloc_usable_size_r>
 800850a:	4284      	cmp	r4, r0
 800850c:	4606      	mov	r6, r0
 800850e:	d802      	bhi.n	8008516 <_realloc_r+0x34>
 8008510:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008514:	d8f4      	bhi.n	8008500 <_realloc_r+0x1e>
 8008516:	4621      	mov	r1, r4
 8008518:	4638      	mov	r0, r7
 800851a:	f7ff fcdb 	bl	8007ed4 <_malloc_r>
 800851e:	4680      	mov	r8, r0
 8008520:	b908      	cbnz	r0, 8008526 <_realloc_r+0x44>
 8008522:	4645      	mov	r5, r8
 8008524:	e7ec      	b.n	8008500 <_realloc_r+0x1e>
 8008526:	42b4      	cmp	r4, r6
 8008528:	4622      	mov	r2, r4
 800852a:	4629      	mov	r1, r5
 800852c:	bf28      	it	cs
 800852e:	4632      	movcs	r2, r6
 8008530:	f7ff f9bc 	bl	80078ac <memcpy>
 8008534:	4629      	mov	r1, r5
 8008536:	4638      	mov	r0, r7
 8008538:	f7ff f9c6 	bl	80078c8 <_free_r>
 800853c:	e7f1      	b.n	8008522 <_realloc_r+0x40>

0800853e <__swbuf_r>:
 800853e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008540:	460e      	mov	r6, r1
 8008542:	4614      	mov	r4, r2
 8008544:	4605      	mov	r5, r0
 8008546:	b118      	cbz	r0, 8008550 <__swbuf_r+0x12>
 8008548:	6a03      	ldr	r3, [r0, #32]
 800854a:	b90b      	cbnz	r3, 8008550 <__swbuf_r+0x12>
 800854c:	f7fe fff0 	bl	8007530 <__sinit>
 8008550:	69a3      	ldr	r3, [r4, #24]
 8008552:	60a3      	str	r3, [r4, #8]
 8008554:	89a3      	ldrh	r3, [r4, #12]
 8008556:	071a      	lsls	r2, r3, #28
 8008558:	d501      	bpl.n	800855e <__swbuf_r+0x20>
 800855a:	6923      	ldr	r3, [r4, #16]
 800855c:	b943      	cbnz	r3, 8008570 <__swbuf_r+0x32>
 800855e:	4621      	mov	r1, r4
 8008560:	4628      	mov	r0, r5
 8008562:	f000 f82b 	bl	80085bc <__swsetup_r>
 8008566:	b118      	cbz	r0, 8008570 <__swbuf_r+0x32>
 8008568:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800856c:	4638      	mov	r0, r7
 800856e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	6922      	ldr	r2, [r4, #16]
 8008574:	1a98      	subs	r0, r3, r2
 8008576:	6963      	ldr	r3, [r4, #20]
 8008578:	b2f6      	uxtb	r6, r6
 800857a:	4283      	cmp	r3, r0
 800857c:	4637      	mov	r7, r6
 800857e:	dc05      	bgt.n	800858c <__swbuf_r+0x4e>
 8008580:	4621      	mov	r1, r4
 8008582:	4628      	mov	r0, r5
 8008584:	f7ff ff36 	bl	80083f4 <_fflush_r>
 8008588:	2800      	cmp	r0, #0
 800858a:	d1ed      	bne.n	8008568 <__swbuf_r+0x2a>
 800858c:	68a3      	ldr	r3, [r4, #8]
 800858e:	3b01      	subs	r3, #1
 8008590:	60a3      	str	r3, [r4, #8]
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	1c5a      	adds	r2, r3, #1
 8008596:	6022      	str	r2, [r4, #0]
 8008598:	701e      	strb	r6, [r3, #0]
 800859a:	6962      	ldr	r2, [r4, #20]
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	429a      	cmp	r2, r3
 80085a0:	d004      	beq.n	80085ac <__swbuf_r+0x6e>
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	07db      	lsls	r3, r3, #31
 80085a6:	d5e1      	bpl.n	800856c <__swbuf_r+0x2e>
 80085a8:	2e0a      	cmp	r6, #10
 80085aa:	d1df      	bne.n	800856c <__swbuf_r+0x2e>
 80085ac:	4621      	mov	r1, r4
 80085ae:	4628      	mov	r0, r5
 80085b0:	f7ff ff20 	bl	80083f4 <_fflush_r>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d0d9      	beq.n	800856c <__swbuf_r+0x2e>
 80085b8:	e7d6      	b.n	8008568 <__swbuf_r+0x2a>
	...

080085bc <__swsetup_r>:
 80085bc:	b538      	push	{r3, r4, r5, lr}
 80085be:	4b29      	ldr	r3, [pc, #164]	@ (8008664 <__swsetup_r+0xa8>)
 80085c0:	4605      	mov	r5, r0
 80085c2:	6818      	ldr	r0, [r3, #0]
 80085c4:	460c      	mov	r4, r1
 80085c6:	b118      	cbz	r0, 80085d0 <__swsetup_r+0x14>
 80085c8:	6a03      	ldr	r3, [r0, #32]
 80085ca:	b90b      	cbnz	r3, 80085d0 <__swsetup_r+0x14>
 80085cc:	f7fe ffb0 	bl	8007530 <__sinit>
 80085d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d4:	0719      	lsls	r1, r3, #28
 80085d6:	d422      	bmi.n	800861e <__swsetup_r+0x62>
 80085d8:	06da      	lsls	r2, r3, #27
 80085da:	d407      	bmi.n	80085ec <__swsetup_r+0x30>
 80085dc:	2209      	movs	r2, #9
 80085de:	602a      	str	r2, [r5, #0]
 80085e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085e4:	81a3      	strh	r3, [r4, #12]
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085ea:	e033      	b.n	8008654 <__swsetup_r+0x98>
 80085ec:	0758      	lsls	r0, r3, #29
 80085ee:	d512      	bpl.n	8008616 <__swsetup_r+0x5a>
 80085f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085f2:	b141      	cbz	r1, 8008606 <__swsetup_r+0x4a>
 80085f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085f8:	4299      	cmp	r1, r3
 80085fa:	d002      	beq.n	8008602 <__swsetup_r+0x46>
 80085fc:	4628      	mov	r0, r5
 80085fe:	f7ff f963 	bl	80078c8 <_free_r>
 8008602:	2300      	movs	r3, #0
 8008604:	6363      	str	r3, [r4, #52]	@ 0x34
 8008606:	89a3      	ldrh	r3, [r4, #12]
 8008608:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800860c:	81a3      	strh	r3, [r4, #12]
 800860e:	2300      	movs	r3, #0
 8008610:	6063      	str	r3, [r4, #4]
 8008612:	6923      	ldr	r3, [r4, #16]
 8008614:	6023      	str	r3, [r4, #0]
 8008616:	89a3      	ldrh	r3, [r4, #12]
 8008618:	f043 0308 	orr.w	r3, r3, #8
 800861c:	81a3      	strh	r3, [r4, #12]
 800861e:	6923      	ldr	r3, [r4, #16]
 8008620:	b94b      	cbnz	r3, 8008636 <__swsetup_r+0x7a>
 8008622:	89a3      	ldrh	r3, [r4, #12]
 8008624:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800862c:	d003      	beq.n	8008636 <__swsetup_r+0x7a>
 800862e:	4621      	mov	r1, r4
 8008630:	4628      	mov	r0, r5
 8008632:	f000 f83f 	bl	80086b4 <__smakebuf_r>
 8008636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800863a:	f013 0201 	ands.w	r2, r3, #1
 800863e:	d00a      	beq.n	8008656 <__swsetup_r+0x9a>
 8008640:	2200      	movs	r2, #0
 8008642:	60a2      	str	r2, [r4, #8]
 8008644:	6962      	ldr	r2, [r4, #20]
 8008646:	4252      	negs	r2, r2
 8008648:	61a2      	str	r2, [r4, #24]
 800864a:	6922      	ldr	r2, [r4, #16]
 800864c:	b942      	cbnz	r2, 8008660 <__swsetup_r+0xa4>
 800864e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008652:	d1c5      	bne.n	80085e0 <__swsetup_r+0x24>
 8008654:	bd38      	pop	{r3, r4, r5, pc}
 8008656:	0799      	lsls	r1, r3, #30
 8008658:	bf58      	it	pl
 800865a:	6962      	ldrpl	r2, [r4, #20]
 800865c:	60a2      	str	r2, [r4, #8]
 800865e:	e7f4      	b.n	800864a <__swsetup_r+0x8e>
 8008660:	2000      	movs	r0, #0
 8008662:	e7f7      	b.n	8008654 <__swsetup_r+0x98>
 8008664:	20000394 	.word	0x20000394

08008668 <__swhatbuf_r>:
 8008668:	b570      	push	{r4, r5, r6, lr}
 800866a:	460c      	mov	r4, r1
 800866c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008670:	2900      	cmp	r1, #0
 8008672:	b096      	sub	sp, #88	@ 0x58
 8008674:	4615      	mov	r5, r2
 8008676:	461e      	mov	r6, r3
 8008678:	da0d      	bge.n	8008696 <__swhatbuf_r+0x2e>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008680:	f04f 0100 	mov.w	r1, #0
 8008684:	bf14      	ite	ne
 8008686:	2340      	movne	r3, #64	@ 0x40
 8008688:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800868c:	2000      	movs	r0, #0
 800868e:	6031      	str	r1, [r6, #0]
 8008690:	602b      	str	r3, [r5, #0]
 8008692:	b016      	add	sp, #88	@ 0x58
 8008694:	bd70      	pop	{r4, r5, r6, pc}
 8008696:	466a      	mov	r2, sp
 8008698:	f000 f8c8 	bl	800882c <_fstat_r>
 800869c:	2800      	cmp	r0, #0
 800869e:	dbec      	blt.n	800867a <__swhatbuf_r+0x12>
 80086a0:	9901      	ldr	r1, [sp, #4]
 80086a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086aa:	4259      	negs	r1, r3
 80086ac:	4159      	adcs	r1, r3
 80086ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086b2:	e7eb      	b.n	800868c <__swhatbuf_r+0x24>

080086b4 <__smakebuf_r>:
 80086b4:	898b      	ldrh	r3, [r1, #12]
 80086b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086b8:	079d      	lsls	r5, r3, #30
 80086ba:	4606      	mov	r6, r0
 80086bc:	460c      	mov	r4, r1
 80086be:	d507      	bpl.n	80086d0 <__smakebuf_r+0x1c>
 80086c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	6123      	str	r3, [r4, #16]
 80086c8:	2301      	movs	r3, #1
 80086ca:	6163      	str	r3, [r4, #20]
 80086cc:	b003      	add	sp, #12
 80086ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086d0:	ab01      	add	r3, sp, #4
 80086d2:	466a      	mov	r2, sp
 80086d4:	f7ff ffc8 	bl	8008668 <__swhatbuf_r>
 80086d8:	9f00      	ldr	r7, [sp, #0]
 80086da:	4605      	mov	r5, r0
 80086dc:	4639      	mov	r1, r7
 80086de:	4630      	mov	r0, r6
 80086e0:	f7ff fbf8 	bl	8007ed4 <_malloc_r>
 80086e4:	b948      	cbnz	r0, 80086fa <__smakebuf_r+0x46>
 80086e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ea:	059a      	lsls	r2, r3, #22
 80086ec:	d4ee      	bmi.n	80086cc <__smakebuf_r+0x18>
 80086ee:	f023 0303 	bic.w	r3, r3, #3
 80086f2:	f043 0302 	orr.w	r3, r3, #2
 80086f6:	81a3      	strh	r3, [r4, #12]
 80086f8:	e7e2      	b.n	80086c0 <__smakebuf_r+0xc>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	6020      	str	r0, [r4, #0]
 80086fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008702:	81a3      	strh	r3, [r4, #12]
 8008704:	9b01      	ldr	r3, [sp, #4]
 8008706:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800870a:	b15b      	cbz	r3, 8008724 <__smakebuf_r+0x70>
 800870c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008710:	4630      	mov	r0, r6
 8008712:	f000 f825 	bl	8008760 <_isatty_r>
 8008716:	b128      	cbz	r0, 8008724 <__smakebuf_r+0x70>
 8008718:	89a3      	ldrh	r3, [r4, #12]
 800871a:	f023 0303 	bic.w	r3, r3, #3
 800871e:	f043 0301 	orr.w	r3, r3, #1
 8008722:	81a3      	strh	r3, [r4, #12]
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	431d      	orrs	r5, r3
 8008728:	81a5      	strh	r5, [r4, #12]
 800872a:	e7cf      	b.n	80086cc <__smakebuf_r+0x18>

0800872c <memmove>:
 800872c:	4288      	cmp	r0, r1
 800872e:	b510      	push	{r4, lr}
 8008730:	eb01 0402 	add.w	r4, r1, r2
 8008734:	d902      	bls.n	800873c <memmove+0x10>
 8008736:	4284      	cmp	r4, r0
 8008738:	4623      	mov	r3, r4
 800873a:	d807      	bhi.n	800874c <memmove+0x20>
 800873c:	1e43      	subs	r3, r0, #1
 800873e:	42a1      	cmp	r1, r4
 8008740:	d008      	beq.n	8008754 <memmove+0x28>
 8008742:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008746:	f803 2f01 	strb.w	r2, [r3, #1]!
 800874a:	e7f8      	b.n	800873e <memmove+0x12>
 800874c:	4402      	add	r2, r0
 800874e:	4601      	mov	r1, r0
 8008750:	428a      	cmp	r2, r1
 8008752:	d100      	bne.n	8008756 <memmove+0x2a>
 8008754:	bd10      	pop	{r4, pc}
 8008756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800875a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800875e:	e7f7      	b.n	8008750 <memmove+0x24>

08008760 <_isatty_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	4d06      	ldr	r5, [pc, #24]	@ (800877c <_isatty_r+0x1c>)
 8008764:	2300      	movs	r3, #0
 8008766:	4604      	mov	r4, r0
 8008768:	4608      	mov	r0, r1
 800876a:	602b      	str	r3, [r5, #0]
 800876c:	f7f8 fd2b 	bl	80011c6 <_isatty>
 8008770:	1c43      	adds	r3, r0, #1
 8008772:	d102      	bne.n	800877a <_isatty_r+0x1a>
 8008774:	682b      	ldr	r3, [r5, #0]
 8008776:	b103      	cbz	r3, 800877a <_isatty_r+0x1a>
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	bd38      	pop	{r3, r4, r5, pc}
 800877c:	20007fa8 	.word	0x20007fa8

08008780 <_lseek_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4d07      	ldr	r5, [pc, #28]	@ (80087a0 <_lseek_r+0x20>)
 8008784:	4604      	mov	r4, r0
 8008786:	4608      	mov	r0, r1
 8008788:	4611      	mov	r1, r2
 800878a:	2200      	movs	r2, #0
 800878c:	602a      	str	r2, [r5, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	f7f8 fd24 	bl	80011dc <_lseek>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_lseek_r+0x1e>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_lseek_r+0x1e>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	20007fa8 	.word	0x20007fa8

080087a4 <_read_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d07      	ldr	r5, [pc, #28]	@ (80087c4 <_read_r+0x20>)
 80087a8:	4604      	mov	r4, r0
 80087aa:	4608      	mov	r0, r1
 80087ac:	4611      	mov	r1, r2
 80087ae:	2200      	movs	r2, #0
 80087b0:	602a      	str	r2, [r5, #0]
 80087b2:	461a      	mov	r2, r3
 80087b4:	f7f8 fcb2 	bl	800111c <_read>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_read_r+0x1e>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_read_r+0x1e>
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	20007fa8 	.word	0x20007fa8

080087c8 <_sbrk_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4d06      	ldr	r5, [pc, #24]	@ (80087e4 <_sbrk_r+0x1c>)
 80087cc:	2300      	movs	r3, #0
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	602b      	str	r3, [r5, #0]
 80087d4:	f7f8 fd10 	bl	80011f8 <_sbrk>
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	d102      	bne.n	80087e2 <_sbrk_r+0x1a>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b103      	cbz	r3, 80087e2 <_sbrk_r+0x1a>
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	bd38      	pop	{r3, r4, r5, pc}
 80087e4:	20007fa8 	.word	0x20007fa8

080087e8 <_write_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4d07      	ldr	r5, [pc, #28]	@ (8008808 <_write_r+0x20>)
 80087ec:	4604      	mov	r4, r0
 80087ee:	4608      	mov	r0, r1
 80087f0:	4611      	mov	r1, r2
 80087f2:	2200      	movs	r2, #0
 80087f4:	602a      	str	r2, [r5, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	f7f8 fcad 	bl	8001156 <_write>
 80087fc:	1c43      	adds	r3, r0, #1
 80087fe:	d102      	bne.n	8008806 <_write_r+0x1e>
 8008800:	682b      	ldr	r3, [r5, #0]
 8008802:	b103      	cbz	r3, 8008806 <_write_r+0x1e>
 8008804:	6023      	str	r3, [r4, #0]
 8008806:	bd38      	pop	{r3, r4, r5, pc}
 8008808:	20007fa8 	.word	0x20007fa8

0800880c <_close_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4d06      	ldr	r5, [pc, #24]	@ (8008828 <_close_r+0x1c>)
 8008810:	2300      	movs	r3, #0
 8008812:	4604      	mov	r4, r0
 8008814:	4608      	mov	r0, r1
 8008816:	602b      	str	r3, [r5, #0]
 8008818:	f7f8 fcb9 	bl	800118e <_close>
 800881c:	1c43      	adds	r3, r0, #1
 800881e:	d102      	bne.n	8008826 <_close_r+0x1a>
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	b103      	cbz	r3, 8008826 <_close_r+0x1a>
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	bd38      	pop	{r3, r4, r5, pc}
 8008828:	20007fa8 	.word	0x20007fa8

0800882c <_fstat_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d07      	ldr	r5, [pc, #28]	@ (800884c <_fstat_r+0x20>)
 8008830:	2300      	movs	r3, #0
 8008832:	4604      	mov	r4, r0
 8008834:	4608      	mov	r0, r1
 8008836:	4611      	mov	r1, r2
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	f7f8 fcb4 	bl	80011a6 <_fstat>
 800883e:	1c43      	adds	r3, r0, #1
 8008840:	d102      	bne.n	8008848 <_fstat_r+0x1c>
 8008842:	682b      	ldr	r3, [r5, #0]
 8008844:	b103      	cbz	r3, 8008848 <_fstat_r+0x1c>
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	bd38      	pop	{r3, r4, r5, pc}
 800884a:	bf00      	nop
 800884c:	20007fa8 	.word	0x20007fa8

08008850 <_malloc_usable_size_r>:
 8008850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008854:	1f18      	subs	r0, r3, #4
 8008856:	2b00      	cmp	r3, #0
 8008858:	bfbc      	itt	lt
 800885a:	580b      	ldrlt	r3, [r1, r0]
 800885c:	18c0      	addlt	r0, r0, r3
 800885e:	4770      	bx	lr

08008860 <_init>:
 8008860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008862:	bf00      	nop
 8008864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008866:	bc08      	pop	{r3}
 8008868:	469e      	mov	lr, r3
 800886a:	4770      	bx	lr

0800886c <_fini>:
 800886c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886e:	bf00      	nop
 8008870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008872:	bc08      	pop	{r3}
 8008874:	469e      	mov	lr, r3
 8008876:	4770      	bx	lr
