% this script is for generating testcase for verilog code.

cmd