var group__spixfc__registers =
[
    [ "Register Offsets", "group___s_p_i_x_f_c___register___offsets.html", "group___s_p_i_x_f_c___register___offsets" ],
    [ "SPIXFC_CFG", "group___s_p_i_x_f_c___c_f_g.html", "group___s_p_i_x_f_c___c_f_g" ],
    [ "SPIXFC_SS_POL", "group___s_p_i_x_f_c___s_s___p_o_l.html", "group___s_p_i_x_f_c___s_s___p_o_l" ],
    [ "SPIXFC_GEN_CTRL", "group___s_p_i_x_f_c___g_e_n___c_t_r_l.html", "group___s_p_i_x_f_c___g_e_n___c_t_r_l" ],
    [ "SPIXFC_FIFO_CTRL", "group___s_p_i_x_f_c___f_i_f_o___c_t_r_l.html", "group___s_p_i_x_f_c___f_i_f_o___c_t_r_l" ],
    [ "SPIXFC_SP_CTRL", "group___s_p_i_x_f_c___s_p___c_t_r_l.html", "group___s_p_i_x_f_c___s_p___c_t_r_l" ],
    [ "SPIXFC_INT_FL", "group___s_p_i_x_f_c___i_n_t___f_l.html", "group___s_p_i_x_f_c___i_n_t___f_l" ],
    [ "SPIXFC_INT_EN", "group___s_p_i_x_f_c___i_n_t___e_n.html", "group___s_p_i_x_f_c___i_n_t___e_n" ],
    [ "mxc_spixfc_regs_t", "group__spixfc__registers.html#structmxc__spixfc__regs__t", [
      [ "cfg", "group__spixfc__registers.html#a4453916c4f7486c75d155d8992ea4c08", null ],
      [ "fifo_ctrl", "group__spixfc__registers.html#a9f8757a7d2b1945b64daf3ee6f391b1a", null ],
      [ "gen_ctrl", "group__spixfc__registers.html#a8bf6f03d0e2cc961a9e1c29a754fe5ac", null ],
      [ "int_en", "group__spixfc__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2", null ],
      [ "int_fl", "group__spixfc__registers.html#a082142366c4b8762be50630a277cafd1", null ],
      [ "sp_ctrl", "group__spixfc__registers.html#a0fcb07c643c092f2bd7017b7b39993bd", null ],
      [ "ss_pol", "group__spixfc__registers.html#a938f919b1fe30e2ac603540068d342fb", null ]
    ] ]
];