// Seed: 2518791492
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_3 = 1;
  end
  integer id_4 (
      .id_0(1'd0),
      .id_1(1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1)
  );
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri1 id_7
);
  wand id_9 = id_2 * id_3;
  nand (id_4, id_0, id_5, id_7, id_9, id_2, id_3);
  assign id_9 = 1'h0;
  assign id_9 = 1 === id_2 == 1;
  module_0(
      id_9, id_9, id_9
  );
endmodule
