#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x642e00e63d50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x642e00e95bf0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_0x642e00e9b7a0 .param/l "depth" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x642e00e9b7e0 .param/l "max_transfers" 1 3 214, +C4<00000000000000000000000001100100>;
P_0x642e00e9b820 .param/l "width" 0 3 3, +C4<00000000000000000000000000000100>;
v0x642e00ece000_0 .var "a_count", 32 0;
v0x642e00ece100_0 .var "a_data", 3 0;
v0x642e00ece1f0_0 .var/queue "a_queue", 4;
v0x642e00ece2c0_0 .net "a_ready", 0 0, L_0x642e00e960f0;  1 drivers
v0x642e00ece390_0 .var "a_valid", 0 0;
v0x642e00ece430_0 .var "b_count", 32 0;
v0x642e00ece4d0_0 .var "b_data", 3 0;
v0x642e00ece5a0_0 .var/queue "b_queue", 4;
v0x642e00ece640_0 .net "b_ready", 0 0, L_0x642e00e626f0;  1 drivers
v0x642e00ece710_0 .var "b_valid", 0 0;
v0x642e00ece7e0_0 .var "clk", 0 0;
v0x642e00ece880_0 .var/2u "cycle", 31 0;
v0x642e00ece920_0 .var "n_cycles", 32 0;
v0x642e00ece9c0_0 .var "rst", 0 0;
v0x642e00ecea60_0 .var "sum_count", 32 0;
v0x642e00eceb40_0 .net "sum_data", 3 0, v0x642e00e631b0_0;  1 drivers
v0x642e00ecec00_0 .var "sum_data_expected", 3 0;
v0x642e00ecedf0_0 .var "sum_ready", 0 0;
v0x642e00ecee90_0 .net "sum_valid", 0 0, v0x642e00ec9830_0;  1 drivers
v0x642e00ecef30_0 .var "was_reset", 0 0;
S_0x642e00e6d660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 160, 3 160 0, S_0x642e00e95bf0;
 .timescale 0 0;
v0x642e00e618e0_0 .var/2s "i", 31 0;
S_0x642e00ec8ed0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 170, 3 170 0, S_0x642e00e95bf0;
 .timescale 0 0;
v0x642e00e619e0_0 .var/2s "i", 31 0;
S_0x642e00ec90c0 .scope module, "dut" "a_plus_b_using_fifos_and_double_buffer" 3 35, 4 1 0, S_0x642e00e95bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "a_valid";
    .port_info 3 /OUTPUT 1 "a_ready";
    .port_info 4 /INPUT 4 "a_data";
    .port_info 5 /INPUT 1 "b_valid";
    .port_info 6 /OUTPUT 1 "b_ready";
    .port_info 7 /INPUT 4 "b_data";
    .port_info 8 /OUTPUT 1 "sum_valid";
    .port_info 9 /INPUT 1 "sum_ready";
    .port_info 10 /OUTPUT 4 "sum_data";
P_0x642e00eab300 .param/l "depth" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x642e00eab340 .param/l "width" 0 4 3, +C4<00000000000000000000000000000100>;
L_0x642e00e960f0 .functor NOT 1, L_0x642e00ecf3d0, C4<0>, C4<0>, C4<0>;
L_0x642e00e96a10 .functor AND 1, v0x642e00ece390_0, L_0x642e00e960f0, C4<1>, C4<1>;
L_0x642e00e61740 .functor BUFZ 4, v0x642e00ece100_0, C4<0000>, C4<0000>, C4<0000>;
L_0x642e00e626f0 .functor NOT 1, L_0x642e00ecfb30, C4<0>, C4<0>, C4<0>;
L_0x642e00e63010 .functor AND 1, v0x642e00ece710_0, L_0x642e00e626f0, C4<1>, C4<1>;
L_0x642e00ecfdb0 .functor BUFZ 4, v0x642e00ece4d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x642e00ecff00 .functor NOT 1, L_0x642e00ecf290, C4<0>, C4<0>, C4<0>;
L_0x642e00ecff70 .functor NOT 1, L_0x642e00ecf9f0, C4<0>, C4<0>, C4<0>;
L_0x642e00ed0030 .functor AND 1, L_0x642e00ecff00, L_0x642e00ecff70, C4<1>, C4<1>;
L_0x642e00ed0230 .functor AND 1, L_0x642e00ed0030, v0x642e00ec9a90_0, C4<1>, C4<1>;
L_0x642e00ed03f0 .functor AND 1, L_0x642e00ed0030, v0x642e00ec9a90_0, C4<1>, C4<1>;
v0x642e00ecc8e0_0 .net *"_ivl_12", 0 0, L_0x642e00ecff00;  1 drivers
v0x642e00ecc9e0_0 .net *"_ivl_14", 0 0, L_0x642e00ecff70;  1 drivers
v0x642e00eccac0_0 .net "a_data", 3 0, v0x642e00ece100_0;  1 drivers
v0x642e00eccb80_0 .net "a_fifo_empty", 0 0, L_0x642e00ecf290;  1 drivers
v0x642e00eccc20_0 .net "a_fifo_full", 0 0, L_0x642e00ecf3d0;  1 drivers
v0x642e00ecccc0_0 .net "a_fifo_pop", 0 0, L_0x642e00ed0230;  1 drivers
v0x642e00eccd60_0 .net "a_fifo_push", 0 0, L_0x642e00e96a10;  1 drivers
v0x642e00ecce30_0 .net "a_fifo_read_data", 3 0, L_0x642e00e95a50;  1 drivers
v0x642e00eccf00_0 .net "a_fifo_write_data", 3 0, L_0x642e00e61740;  1 drivers
v0x642e00eccfd0_0 .net "a_ready", 0 0, L_0x642e00e960f0;  alias, 1 drivers
v0x642e00ecd070_0 .net "a_valid", 0 0, v0x642e00ece390_0;  1 drivers
v0x642e00ecd110_0 .net "b_data", 3 0, v0x642e00ece4d0_0;  1 drivers
v0x642e00ecd1b0_0 .net "b_fifo_empty", 0 0, L_0x642e00ecf9f0;  1 drivers
v0x642e00ecd280_0 .net "b_fifo_full", 0 0, L_0x642e00ecfb30;  1 drivers
v0x642e00ecd350_0 .net "b_fifo_pop", 0 0, L_0x642e00ed03f0;  1 drivers
v0x642e00ecd420_0 .net "b_fifo_push", 0 0, L_0x642e00e63010;  1 drivers
v0x642e00ecd4f0_0 .net "b_fifo_read_data", 3 0, L_0x642e00e62050;  1 drivers
v0x642e00ecd6d0_0 .net "b_fifo_write_data", 3 0, L_0x642e00ecfdb0;  1 drivers
v0x642e00ecd7a0_0 .net "b_ready", 0 0, L_0x642e00e626f0;  alias, 1 drivers
v0x642e00ecd840_0 .net "b_valid", 0 0, v0x642e00ece710_0;  1 drivers
v0x642e00ecd8e0_0 .net "clk", 0 0, v0x642e00ece7e0_0;  1 drivers
v0x642e00ecd980_0 .net "rst", 0 0, v0x642e00ece9c0_0;  1 drivers
v0x642e00ecda20_0 .net "sum_data", 3 0, v0x642e00e631b0_0;  alias, 1 drivers
v0x642e00ecdaf0_0 .net "sum_ready", 0 0, v0x642e00ecedf0_0;  1 drivers
v0x642e00ecdbc0_0 .net "sum_up_data", 3 0, L_0x642e00ed0190;  1 drivers
v0x642e00ecdc90_0 .net "sum_up_ready", 0 0, v0x642e00ec9a90_0;  1 drivers
v0x642e00ecdd60_0 .net "sum_up_valid", 0 0, L_0x642e00ed0030;  1 drivers
v0x642e00ecde30_0 .net "sum_valid", 0 0, v0x642e00ec9830_0;  alias, 1 drivers
L_0x642e00ed0190 .arith/sum 4, L_0x642e00e95a50, L_0x642e00e62050;
S_0x642e00ec9370 .scope module, "buffer_sum" "double_buffer_from_dally_harting" 4 100, 5 8 0, S_0x642e00ec90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "up_valid";
    .port_info 3 /OUTPUT 1 "up_ready";
    .port_info 4 /INPUT 4 "up_data";
    .port_info 5 /OUTPUT 1 "down_valid";
    .port_info 6 /INPUT 1 "down_ready";
    .port_info 7 /OUTPUT 4 "down_data";
P_0x642e00ec9550 .param/l "width" 0 5 10, +C4<00000000000000000000000000000100>;
v0x642e00e621f0_0 .var "buf_data", 3 0;
v0x642e00e622c0_0 .var "buf_valid", 0 0;
v0x642e00e62810_0 .net "clk", 0 0, v0x642e00ece7e0_0;  alias, 1 drivers
v0x642e00e631b0_0 .var "down_data", 3 0;
v0x642e00e63250_0 .net "down_ready", 0 0, v0x642e00ecedf0_0;  alias, 1 drivers
v0x642e00ec9830_0 .var "down_valid", 0 0;
v0x642e00ec98f0_0 .net "rst", 0 0, v0x642e00ece9c0_0;  alias, 1 drivers
v0x642e00ec99b0_0 .net "up_data", 3 0, L_0x642e00ed0190;  alias, 1 drivers
v0x642e00ec9a90_0 .var "up_ready", 0 0;
v0x642e00ec9b50_0 .net "up_valid", 0 0, L_0x642e00ed0030;  alias, 1 drivers
E_0x642e00e6bce0 .event posedge, v0x642e00ec98f0_0, v0x642e00e62810_0;
E_0x642e00e6b9f0 .event posedge, v0x642e00e62810_0;
S_0x642e00ec9d10 .scope module, "fifo_a" "flip_flop_fifo_with_counter" 4 33, 6 1 0, S_0x642e00ec90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "write_data";
    .port_info 5 /OUTPUT 4 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x642e00e9df40 .param/l "counter_width" 1 6 19, +C4<00000000000000000000000000000011>;
P_0x642e00e9df80 .param/l "depth" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x642e00e9dfc0 .param/l "max_ptr" 1 6 21, +C4<11>;
P_0x642e00e9e000 .param/l "pointer_width" 1 6 18, +C4<00000000000000000000000000000010>;
P_0x642e00e9e040 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
L_0x642e00e95a50 .functor BUFZ 4, L_0x642e00eceff0, C4<0000>, C4<0000>, C4<0000>;
v0x642e00eca150_0 .net *"_ivl_0", 3 0, L_0x642e00eceff0;  1 drivers
L_0x777d19ab60a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x642e00eca230_0 .net/2u *"_ivl_12", 2 0, L_0x777d19ab60a8;  1 drivers
v0x642e00eca310_0 .net *"_ivl_2", 3 0, L_0x642e00ecf0b0;  1 drivers
L_0x777d19ab6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642e00eca400_0 .net *"_ivl_5", 1 0, L_0x777d19ab6018;  1 drivers
L_0x777d19ab6060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x642e00eca4e0_0 .net/2u *"_ivl_8", 2 0, L_0x777d19ab6060;  1 drivers
v0x642e00eca610_0 .net "clk", 0 0, v0x642e00ece7e0_0;  alias, 1 drivers
v0x642e00eca6b0_0 .var "cnt", 2 0;
v0x642e00eca770 .array "data", 3 0, 3 0;
v0x642e00eca830_0 .net "empty", 0 0, L_0x642e00ecf290;  alias, 1 drivers
v0x642e00eca8f0_0 .net "full", 0 0, L_0x642e00ecf3d0;  alias, 1 drivers
v0x642e00eca9b0_0 .net "pop", 0 0, L_0x642e00ed0230;  alias, 1 drivers
v0x642e00ecaa70_0 .net "push", 0 0, L_0x642e00e96a10;  alias, 1 drivers
v0x642e00ecab30_0 .var "rd_ptr", 1 0;
v0x642e00ecac10_0 .net "read_data", 3 0, L_0x642e00e95a50;  alias, 1 drivers
v0x642e00ecacf0_0 .net "rst", 0 0, v0x642e00ece9c0_0;  alias, 1 drivers
v0x642e00ecadc0_0 .var "wr_ptr", 1 0;
v0x642e00ecae80_0 .net "write_data", 3 0, L_0x642e00e61740;  alias, 1 drivers
L_0x642e00eceff0 .array/port v0x642e00eca770, L_0x642e00ecf0b0;
L_0x642e00ecf0b0 .concat [ 2 2 0 0], v0x642e00ecab30_0, L_0x777d19ab6018;
L_0x642e00ecf290 .cmp/eq 3, v0x642e00eca6b0_0, L_0x777d19ab6060;
L_0x642e00ecf3d0 .cmp/eq 3, v0x642e00eca6b0_0, L_0x777d19ab60a8;
S_0x642e00ecb170 .scope module, "fifo_b" "flip_flop_fifo_with_counter" 4 64, 6 1 0, S_0x642e00ec90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "write_data";
    .port_info 5 /OUTPUT 4 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x642e00ecb330 .param/l "counter_width" 1 6 19, +C4<00000000000000000000000000000011>;
P_0x642e00ecb370 .param/l "depth" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x642e00ecb3b0 .param/l "max_ptr" 1 6 21, +C4<11>;
P_0x642e00ecb3f0 .param/l "pointer_width" 1 6 18, +C4<00000000000000000000000000000010>;
P_0x642e00ecb430 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
L_0x642e00e62050 .functor BUFZ 4, L_0x642e00ecf720, C4<0000>, C4<0000>, C4<0000>;
v0x642e00ecb810_0 .net *"_ivl_0", 3 0, L_0x642e00ecf720;  1 drivers
L_0x777d19ab6180 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x642e00ecb8f0_0 .net/2u *"_ivl_12", 2 0, L_0x777d19ab6180;  1 drivers
v0x642e00ecb9d0_0 .net *"_ivl_2", 3 0, L_0x642e00ecf7c0;  1 drivers
L_0x777d19ab60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642e00ecbac0_0 .net *"_ivl_5", 1 0, L_0x777d19ab60f0;  1 drivers
L_0x777d19ab6138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x642e00ecbba0_0 .net/2u *"_ivl_8", 2 0, L_0x777d19ab6138;  1 drivers
v0x642e00ecbcd0_0 .net "clk", 0 0, v0x642e00ece7e0_0;  alias, 1 drivers
v0x642e00ecbdc0_0 .var "cnt", 2 0;
v0x642e00ecbea0 .array "data", 3 0, 3 0;
v0x642e00ecbf60_0 .net "empty", 0 0, L_0x642e00ecf9f0;  alias, 1 drivers
v0x642e00ecc020_0 .net "full", 0 0, L_0x642e00ecfb30;  alias, 1 drivers
v0x642e00ecc0e0_0 .net "pop", 0 0, L_0x642e00ed03f0;  alias, 1 drivers
v0x642e00ecc1a0_0 .net "push", 0 0, L_0x642e00e63010;  alias, 1 drivers
v0x642e00ecc260_0 .var "rd_ptr", 1 0;
v0x642e00ecc340_0 .net "read_data", 3 0, L_0x642e00e62050;  alias, 1 drivers
v0x642e00ecc420_0 .net "rst", 0 0, v0x642e00ece9c0_0;  alias, 1 drivers
v0x642e00ecc4c0_0 .var "wr_ptr", 1 0;
v0x642e00ecc5a0_0 .net "write_data", 3 0, L_0x642e00ecfdb0;  alias, 1 drivers
L_0x642e00ecf720 .array/port v0x642e00ecbea0, L_0x642e00ecf7c0;
L_0x642e00ecf7c0 .concat [ 2 2 0 0], v0x642e00ecc260_0, L_0x777d19ab60f0;
L_0x642e00ecf9f0 .cmp/eq 3, v0x642e00ecbdc0_0, L_0x777d19ab6138;
L_0x642e00ecfb30 .cmp/eq 3, v0x642e00ecbdc0_0, L_0x777d19ab6180;
    .scope S_0x642e00ec9d10;
T_0 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecacf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642e00ecadc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x642e00ecaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x642e00ecadc0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x642e00ecadc0_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x642e00ecadc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x642e00ec9d10;
T_1 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecacf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642e00ecab30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x642e00eca9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x642e00ecab30_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x642e00ecab30_0;
    %addi 1, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x642e00ecab30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x642e00ec9d10;
T_2 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ecaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x642e00ecae80_0;
    %load/vec4 v0x642e00ecadc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e00eca770, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x642e00ec9d10;
T_3 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecacf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x642e00eca6b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x642e00ecaa70_0;
    %load/vec4 v0x642e00eca9b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x642e00eca6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x642e00eca6b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x642e00eca9b0_0;
    %load/vec4 v0x642e00ecaa70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x642e00eca6b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x642e00eca6b0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x642e00ecb170;
T_4 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642e00ecc4c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x642e00ecc1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x642e00ecc4c0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x642e00ecc4c0_0;
    %addi 1, 0, 2;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %assign/vec4 v0x642e00ecc4c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x642e00ecb170;
T_5 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642e00ecc260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x642e00ecc0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x642e00ecc260_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x642e00ecc260_0;
    %addi 1, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x642e00ecc260_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x642e00ecb170;
T_6 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ecc1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x642e00ecc5a0_0;
    %load/vec4 v0x642e00ecc4c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e00ecbea0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x642e00ecb170;
T_7 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ecc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x642e00ecbdc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x642e00ecc1a0_0;
    %load/vec4 v0x642e00ecc0e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x642e00ecbdc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x642e00ecbdc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x642e00ecc0e0_0;
    %load/vec4 v0x642e00ecc1a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x642e00ecbdc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x642e00ecbdc0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x642e00ec9370;
T_8 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ec9a90_0;
    %load/vec4 v0x642e00e63250_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x642e00ec99b0_0;
    %assign/vec4 v0x642e00e621f0_0, 0;
T_8.0 ;
    %load/vec4 v0x642e00e63250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x642e00ec9a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x642e00ec99b0_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x642e00e621f0_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x642e00e631b0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x642e00ec9370;
T_9 ;
    %wait E_0x642e00e6bce0;
    %load/vec4 v0x642e00ec98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00e622c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ec9830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ec9a90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x642e00ec9a90_0;
    %load/vec4 v0x642e00e63250_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x642e00ec9b50_0;
    %assign/vec4 v0x642e00e622c0_0, 0;
T_9.2 ;
    %load/vec4 v0x642e00e63250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x642e00ec9a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x642e00ec9b50_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x642e00e622c0_0;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x642e00ec9830_0, 0;
T_9.4 ;
    %load/vec4 v0x642e00e63250_0;
    %assign/vec4 v0x642e00ec9a90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x642e00e95bf0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642e00ece880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e00ecef30_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x642e00e95bf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e00ece7e0_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x642e00ece7e0_0;
    %inv;
    %store/vec4 v0x642e00ece7e0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x642e00e95bf0;
T_12 ;
    %pushi/vec4 10000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$display", "Timeout!" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x642e00e95bf0;
T_13 ;
    %wait E_0x642e00e6b9f0;
    %vpi_call/w 3 60 "$write", "time %7d cycle %5d", $time, v0x642e00ece880_0 {0 0 0};
    %load/vec4 v0x642e00ece880_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x642e00ece880_0, 0;
    %load/vec4 v0x642e00ece9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 3 63 "$write", " rst" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 63 "$write", "    " {0 0 0};
T_13.1 ;
    %load/vec4 v0x642e00ece390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 65 "$write", " a_valid" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 65 "$write", "        " {0 0 0};
T_13.3 ;
    %load/vec4 v0x642e00ece2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 3 66 "$write", " a_ready" {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 66 "$write", "        " {0 0 0};
T_13.5 ;
    %load/vec4 v0x642e00ece390_0;
    %load/vec4 v0x642e00ece2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %vpi_call/w 3 69 "$write", " %h", v0x642e00ece100_0 {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 71 "$write", "  " {0 0 0};
T_13.7 ;
    %load/vec4 v0x642e00ece710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %vpi_call/w 3 73 "$write", " b_valid" {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 3 73 "$write", "        " {0 0 0};
T_13.9 ;
    %load/vec4 v0x642e00ece640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %vpi_call/w 3 74 "$write", " b_ready" {0 0 0};
    %jmp T_13.11;
T_13.10 ;
    %vpi_call/w 3 74 "$write", "        " {0 0 0};
T_13.11 ;
    %load/vec4 v0x642e00ece710_0;
    %load/vec4 v0x642e00ece640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %vpi_call/w 3 77 "$write", " %h", v0x642e00ece4d0_0 {0 0 0};
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 3 79 "$write", "  " {0 0 0};
T_13.13 ;
    %load/vec4 v0x642e00ecee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %vpi_call/w 3 81 "$write", " sum_valid" {0 0 0};
    %jmp T_13.15;
T_13.14 ;
    %vpi_call/w 3 81 "$write", "          " {0 0 0};
T_13.15 ;
    %load/vec4 v0x642e00ecedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %vpi_call/w 3 82 "$write", " sum_ready" {0 0 0};
    %jmp T_13.17;
T_13.16 ;
    %vpi_call/w 3 82 "$write", "          " {0 0 0};
T_13.17 ;
    %load/vec4 v0x642e00ecee90_0;
    %load/vec4 v0x642e00ecedf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %vpi_call/w 3 85 "$write", " %h", v0x642e00eceb40_0 {0 0 0};
    %jmp T_13.19;
T_13.18 ;
    %vpi_call/w 3 87 "$write", "  " {0 0 0};
T_13.19 ;
    %vpi_call/w 3 89 "$display" {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x642e00e95bf0;
T_14 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ece9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x642e00ece1f0_0;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x642e00ece5a0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e00ecef30_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x642e00ecef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x642e00ece390_0;
    %load/vec4 v0x642e00ece2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x642e00ece100_0;
    %store/qb/v v0x642e00ece1f0_0, 4, 4;
T_14.4 ;
    %load/vec4 v0x642e00ece710_0;
    %load/vec4 v0x642e00ece640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x642e00ece4d0_0;
    %store/qb/v v0x642e00ece5a0_0, 4, 4;
T_14.6 ;
    %load/vec4 v0x642e00ecee90_0;
    %load/vec4 v0x642e00ecedf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %vpi_func 3 125 "$size" 32, v0x642e00ece1f0_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/1 T_14.12, 4;
    %flag_mov 8, 4;
    %vpi_func 3 125 "$size" 32, v0x642e00ece5a0_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_14.12;
    %jmp/0xz  T_14.10, 4;
    %vpi_call/w 3 127 "$display", "\012ERROR: unexpected sum %h", v0x642e00eceb40_0 {0 0 0};
    %jmp T_14.11;
T_14.10 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x642e00ece1f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x642e00ece5a0_0;
    %add;
    %store/vec4 v0x642e00ecec00_0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x642e00ece1f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x642e00ece5a0_0;
    %load/vec4 v0x642e00ecec00_0;
    %load/vec4 v0x642e00eceb40_0;
    %cmp/ne;
    %jmp/0xz  T_14.13, 6;
    %vpi_call/w 3 142 "$display", "\012ERROR: downstream data mismatch. Expected %h, actual %h", v0x642e00ecec00_0, v0x642e00eceb40_0 {0 0 0};
T_14.13 ;
T_14.11 ;
T_14.8 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x642e00e95bf0;
T_15 ;
    %vpi_func 3 156 "$size" 32, v0x642e00ece1f0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call/w 3 158 "$write", "\012ERROR: data is left sitting in the model a_queue:" {0 0 0};
    %fork t_1, S_0x642e00e6d660;
    %jmp t_0;
    .scope S_0x642e00e6d660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642e00e618e0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x642e00e618e0_0;
    %vpi_func 3 160 "$size" 32, v0x642e00ece1f0_0 {0 0 0};
    %cmp/s;
    %jmp/0xz T_15.3, 5;
    %vpi_func 3 161 "$size" 32, v0x642e00ece1f0_0 {0 0 0};
    %load/vec4 v0x642e00e618e0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x642e00ece1f0_0;
    %vpi_call/w 3 161 "$write", " %h", S<0,vec4,u4> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642e00e618e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642e00e618e0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x642e00e95bf0;
t_0 %join;
    %vpi_call/w 3 163 "$display" {0 0 0};
T_15.0 ;
    %vpi_func 3 166 "$size" 32, v0x642e00ece5a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call/w 3 168 "$write", "\012ERROR: data is left sitting in the model b_queue:" {0 0 0};
    %fork t_3, S_0x642e00ec8ed0;
    %jmp t_2;
    .scope S_0x642e00ec8ed0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642e00e619e0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x642e00e619e0_0;
    %vpi_func 3 170 "$size" 32, v0x642e00ece5a0_0 {0 0 0};
    %cmp/s;
    %jmp/0xz T_15.7, 5;
    %vpi_func 3 171 "$size" 32, v0x642e00ece5a0_0 {0 0 0};
    %load/vec4 v0x642e00e619e0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x642e00ece5a0_0;
    %vpi_call/w 3 171 "$write", " %h", S<0,vec4,u4> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642e00e619e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642e00e619e0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %end;
    .scope S_0x642e00e95bf0;
t_2 %join;
    %vpi_call/w 3 173 "$display" {0 0 0};
T_15.4 ;
    %end;
    .thread T_15, $final;
    .scope S_0x642e00e95bf0;
T_16 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ece9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x642e00ece920_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x642e00ece000_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x642e00ece430_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x642e00ecea60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x642e00ece920_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x642e00ece920_0, 0;
    %load/vec4 v0x642e00ece390_0;
    %load/vec4 v0x642e00ece2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x642e00ece000_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x642e00ece000_0, 0;
T_16.2 ;
    %load/vec4 v0x642e00ece710_0;
    %load/vec4 v0x642e00ece640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x642e00ece430_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x642e00ece430_0, 0;
T_16.4 ;
    %load/vec4 v0x642e00ecee90_0;
    %load/vec4 v0x642e00ecedf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x642e00ecea60_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x642e00ecea60_0, 0;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x642e00e95bf0;
T_17 ;
    %vpi_call/w 3 203 "$display", "\012\012number of sum transfers : %0d per %0d cycles", v0x642e00ecea60_0, v0x642e00ece920_0 {0 0 0};
    %load/vec4 v0x642e00ece000_0;
    %load/vec4 v0x642e00ece430_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x642e00ece000_0;
    %load/vec4 v0x642e00ecea60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 3 207 "$display", "\012ERROR: number of transfers do not match: a: %0d b: %0s sum %0d", v0x642e00ece000_0, v0x642e00ece430_0, v0x642e00ecea60_0 {0 0 0};
T_17.0 ;
    %end;
    .thread T_17, $final;
    .scope S_0x642e00e95bf0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ecedf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece9c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece9c0_0, 0;
    %vpi_call/w 3 242 "$display", "*** Run back-to-back" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ecedf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 250 "$display", "*** Supplying only \042a\042" {0 0 0};
T_18.6 ;
    %load/vec4 v0x642e00ece640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_18.7, 8;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.6;
T_18.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
    %pushi/vec4 20, 0, 32;
T_18.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.9, 5;
    %jmp/1 T_18.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.8;
T_18.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 261 "$display", "*** Supplying only \042b\042" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
T_18.10 ;
    %load/vec4 v0x642e00ece2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_18.11, 8;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.10;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece390_0, 0;
    %pushi/vec4 20, 0, 32;
T_18.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.13, 5;
    %jmp/1 T_18.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.12;
T_18.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 274 "$display", "*** Applying backpressure" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ecedf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_18.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.15, 5;
    %jmp/1 T_18.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.14;
T_18.15 ;
    %pop/vec4 1;
    %vpi_call/w 3 282 "$display", "*** Random" {0 0 0};
T_18.16 ;
    %load/vec4 v0x642e00ecea60_0;
    %cmpi/ne 100, 0, 33;
    %jmp/0xz T_18.17, 4;
    %load/vec4 v0x642e00ece000_0;
    %cmpi/u 100, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz  T_18.18, 5;
    %jmp T_18.19;
T_18.18 ;
    %vpi_call/w 3 287 "$error" {0 0 0};
T_18.19 ;
    %load/vec4 v0x642e00ece000_0;
    %pushi/vec4 100, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e00ece000_0;
    %pushi/vec4 99, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e00ece390_0;
    %and;
    %load/vec4 v0x642e00ece2c0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece390_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0x642e00ece390_0;
    %inv;
    %load/vec4 v0x642e00ece2c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %vpi_func 3 296 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x642e00ece390_0, 0;
T_18.22 ;
T_18.21 ;
    %load/vec4 v0x642e00ece430_0;
    %cmpi/u 100, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz  T_18.24, 5;
    %jmp T_18.25;
T_18.24 ;
    %vpi_call/w 3 300 "$error" {0 0 0};
T_18.25 ;
    %load/vec4 v0x642e00ece430_0;
    %pushi/vec4 100, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e00ece430_0;
    %pushi/vec4 99, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e00ece710_0;
    %and;
    %load/vec4 v0x642e00ece640_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642e00ece710_0, 0;
    %jmp T_18.27;
T_18.26 ;
    %load/vec4 v0x642e00ece710_0;
    %inv;
    %load/vec4 v0x642e00ece640_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.28, 8;
    %vpi_func 3 309 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x642e00ece710_0, 0;
T_18.28 ;
T_18.27 ;
    %vpi_func 3 312 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x642e00ecedf0_0, 0;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.16;
T_18.17 ;
    %vpi_call/w 3 317 "$display", "*** Draining the results" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x642e00ecedf0_0, 0;
    %pushi/vec4 11, 0, 32;
T_18.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.31, 5;
    %jmp/1 T_18.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642e00e6b9f0;
    %jmp T_18.30;
T_18.31 ;
    %pop/vec4 1;
    %vpi_call/w 3 322 "$display", "%s PASS", "./tb.sv" {0 0 0};
    %vpi_call/w 3 323 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x642e00e95bf0;
T_19 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ece9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x642e00ece100_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x642e00ece390_0;
    %load/vec4 v0x642e00ece2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_func 3 333 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x642e00ece100_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x642e00e95bf0;
T_20 ;
    %wait E_0x642e00e6b9f0;
    %load/vec4 v0x642e00ece9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x642e00ece4d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x642e00ece710_0;
    %load/vec4 v0x642e00ece640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_func 3 339 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x642e00ece4d0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./tb.sv";
    "./a_plus_b_using_fifos_and_double_buffer.sv";
    "./double_buffer_from_dally_harting.sv";
    "./flip_flop_fifo_with_counter.sv";
