{
    "@graph": [
        {
            "@id": "gnd:1046085328",
            "sameAs": "Rosinger, Sven"
        },
        {
            "@id": "gnd:17228242X",
            "sameAs": "Nebel, Wolfgang"
        },
        {
            "@id": "gnd:4010319-5",
            "sameAs": "CMOS"
        },
        {
            "@id": "gnd:4060646-6",
            "sameAs": "Transistor"
        },
        {
            "@id": "gnd:4187886-3",
            "sameAs": "Verluststrom"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A727032453",
            "@type": "bibo:Thesis",
            "P1053": "V, 137 S.",
            "http://purl.org/dc/elements/1.1/contributor": "Teich, Jürgen",
            "description": "graph. Darst.",
            "identifier": [
                "(ppn)727032453",
                "(firstid)GBV:727032453"
            ],
            "subject": [
                "(classificationName=ddc-dbn)621.3",
                "(classificationName=linseach:mapping)phy",
                "(classificationName=linseach:mapping)elt"
            ],
            "title": "RT-level power-gating models optimizing dynamic leakage-management",
            "abstract": [
                "Power-Gating ist die vielversprechendste zur Laufzeit angewandte Technik, um Leckströme in Sub-100nm CMOS Transistoren zu verringern. Ihre Anwendung ist aber mit Zahlreichen Problemen wie Mehrkosten in Fläche und Energie und eine Verlangsamung der Schaltung verbunden. Generell ist eine Vorhersage des Einflusses dieser Technik in frühen Entwurfsphasen schwierig. Das Ziel dieser Arbeit ist die Entwicklung von Modellen für funktionale Komponenten auf RT-Ebene um frühe Entwurfsentscheidungen zu ermöglichen und um die High-Level Synthese für diese zu optimieren. Hauptbestandteile dieser Arbeit sind daher Modelle zur Abschätzung des Energieverbrauchs im aktiven und ausgeschalteten Zustand sowie des Übergangs, optimierende Scheduling-, Bindungs- und Allokations-Verfahren zur Erhöhung der Profitabilität von Power-Gating sowie ein konsistenter Entwurfsfluss von der High-Level Synthese zu nachgelagerten Design Tools. Die Modelle schätzen die Energiereduktion von funktionalen RT-Komponenten auf durchschnittlich 46%. Die optimierte Synthese kann den verbleibenden Energiebedarf um bis zu weitere 43% bzw. um durchschnittlich 19,8% senken. &lt;dt.&gt;",
                "Power-gating is the most promising run-time technique in order to reduce leakage currents in sub-100nm CMOS devices but its application is associated with numerous problems. Overhead costs occur, the targeted circuit is slowed down, and in general the total impact of the power-gating technique is hard to predict at early design stages. The goal of this thesis is to develop power-gating models for functional units at RT-level to enable design tradeoffs and to optimize the high-level synthesis for the use of this design technique. Main contributions of this work are models for estimating the functional unit’s energy demand during active and sleep state as well as during a state transition, optimized scheduling, binding, and allocation approaches to increase the profitability of power-gating, and a consistent design flow of the high-level synthesis decisions to subsequent design tools. The models estimate the energy reduction of functional RT-level components to be 46% in average. The optimized synthesis approaches can even further reduce the remaining energy demand by up to 43% at an average reduction of 19.8%. &lt;engl.&gt;"
            ],
            "contributor": [
                "Technische Informationsbibliothek (TIB)",
                {
                    "@id": "gnd:17228242X"
                }
            ],
            "creator": "gnd:1046085328",
            "issued": "2012",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1044",
            "dcterms:subject": [
                {
                    "@id": "gnd:4010319-5"
                },
                {
                    "@id": "gnd:4187886-3"
                },
                {
                    "@id": "gnd:4060646-6"
                }
            ]
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "contributor": "http://purl.org/dc/terms/contributor",
        "title": "http://purl.org/dc/elements/1.1/title",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "license": "http://purl.org/dc/terms/license",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "abstract": "http://purl.org/dc/terms/abstract",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "issued": "http://purl.org/dc/terms/issued",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}