Fitter Status : Successful - Wed Jun 05 20:43:17 2024
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Full Version
Revision Name : digital_clock
Top-level Entity Name : digital_clock
Family : Stratix
Device : EP1S10F484C5
Timing Models : Final
Total logic elements : 155 / 10,570 ( 1 % )
Total pins : 27 / 336 ( 8 % )
Total virtual pins : 0
Total memory bits : 0 / 920,448 ( 0 % )
DSP block 9-bit elements : 0 / 48 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
