// Seed: 3771323816
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3;
  final $display(id_1 - id_3, 1);
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    output wand  id_1,
    output logic id_2,
    input  tri0  id_3
);
  wire id_5;
  reg  id_6;
  wire id_7;
  assign id_2 = 1;
  always @(id_5) begin
    id_2 = #id_8 id_6;
  end
  wire id_9;
  module_0(
      id_9, id_7
  );
endmodule
