###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:11:50 2015
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                   3.000
= Required Time                 2.496
- Arrival Time                  2.945
= Slack Time                   -0.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.449 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.484 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    0.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1429_0         | A ^ -> Y ^     | OR2X1    | 0.108 | 0.233 |   1.875 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | B ^ -> Y v     | NAND2X1  | 0.138 | 0.122 |   1.997 |    1.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B v -> Y ^     | NOR3X1   | 0.162 | 0.144 |   2.141 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C ^ -> Y v     | NAND3X1  | 0.189 | 0.122 |   2.262 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B v -> Y v     | AND2X2   | 0.195 | 0.346 |   2.608 |    2.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A v -> Y ^     | INVX8    | 0.192 | 0.178 |   2.786 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0         | B ^ -> Y v     | AOI21X1  | 0.203 | 0.158 |   2.944 |    2.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.203 | 0.001 |   2.945 |    2.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.449 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.449 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.469
+ Phase Shift                   3.000
= Required Time                 2.531
- Arrival Time                  2.972
= Slack Time                   -0.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.441 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.441 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.441 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.492 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.096 | 0.234 |   1.875 |    1.434 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.181 | 0.131 |   2.006 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.114 | 0.118 |   2.124 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.134 | 0.103 |   2.227 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.172 | 0.126 |   2.353 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.192 | 0.167 |   2.520 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.784 |    2.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2104_0         | B ^ -> Y v     | AOI21X1  | 0.197 | 0.187 |   2.971 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.197 | 0.000 |   2.972 |    2.531 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.441 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.441 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.441 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /D           (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.195
+ Phase Shift                   3.000
= Required Time                 2.805
- Arrival Time                  3.240
= Slack Time                   -0.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.000 |       |   0.000 |   -0.435 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0]            | CLK ^ -> Q v   | DFFSR   | 0.162 | 0.554 |   0.554 |    0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U22                      | A v -> Y ^     | INVX2   | 0.204 | 0.191 |   0.745 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U23                      | A ^ -> Y v     | INVX8   | 0.145 | 0.139 |   0.883 |    0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4                   | A v -> Y ^     | INVX8   | 0.090 | 0.102 |   0.986 |    0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | C ^ -> Y v     | NAND3X1 | 0.175 | 0.109 |   1.094 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC202_n283       | A v -> Y v     | BUFX4   | 0.190 | 0.318 |   1.412 |    0.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC443_FE_OFN202 | A v -> Y v     | BUFX4   | 0.215 | 0.333 |   1.746 |    1.310 | 
     | _n283                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U248                 | C v -> Y ^     | OAI22X1 | 0.215 | 0.172 |   1.917 |    1.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250                 | B ^ -> Y v     | NOR2X1  | 0.214 | 0.200 |   2.118 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | C v -> Y ^     | NAND3X1 | 0.901 | 0.637 |   2.754 |    2.319 | 
     | I0/LD/U14                                          | B ^ -> Y ^     | AND2X2  | 0.168 | 0.188 |   2.943 |    2.508 | 
     | I0/LD/T_SR_0/FE_RC_1155_0                          | A ^ -> Y v     | NAND2X1 | 0.166 | 0.120 |   3.063 |    2.628 | 
     | I0/LD/T_SR_0/FE_RC_1569_0                          | B v -> Y ^     | NAND3X1 | 0.193 | 0.177 |   3.240 |    2.805 | 
     | I0/LD/T_SR_0/\curr_val_reg[5]                      | D ^            | DFFSR   | 0.193 | 0.000 |   3.240 |    2.805 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |    0.435 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.435 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.435 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.435 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.435 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.592
+ Phase Shift                   3.000
= Required Time                 2.408
- Arrival Time                  2.833
= Slack Time                   -0.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.426 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.426 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.426 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q ^   | DFFSR    | 0.236 | 0.550 |   0.550 |    0.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A ^ -> Y ^     | BUFX4    | 0.160 | 0.292 |   0.842 |    0.417 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A ^ -> Y v     | INVX1    | 0.128 | 0.138 |   0.980 |    0.555 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C v -> Y ^     | NAND3X1  | 0.194 | 0.145 |   1.126 |    0.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A ^ -> Y v     | INVX2    | 0.161 | 0.162 |   1.287 |    0.862 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A v -> Y v     | BUFX4    | 0.253 | 0.348 |   1.635 |    1.209 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC353_FE_RN_ | A v -> Y v     | BUFX2    | 0.085 | 0.235 |   1.870 |    1.445 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1722_0         | D v -> Y ^     | AOI22X1  | 0.212 | 0.136 |   2.007 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | B ^ -> Y v     | NAND3X1  | 0.142 | 0.085 |   2.092 |    1.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   2.234 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.401 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.667 |    2.242 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.219 | 0.165 |   2.832 |    2.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.219 | 0.001 |   2.833 |    2.408 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.426 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.426 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.426 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.492
+ Phase Shift                   3.000
= Required Time                 2.508
- Arrival Time                  2.930
= Slack Time                   -0.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.421 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.421 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.421 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.511 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.096 | 0.234 |   1.875 |    1.454 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.181 | 0.131 |   2.006 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.114 | 0.118 |   2.124 |    1.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.134 | 0.103 |   2.227 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.172 | 0.126 |   2.353 |    1.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.192 | 0.167 |   2.520 |    2.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.784 |    2.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | A ^ -> Y v     | MUX2X1   | 0.201 | 0.145 |   2.929 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.201 | 0.000 |   2.930 |    2.508 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.421 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.421 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D           (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.198
+ Phase Shift                   3.000
= Required Time                 2.802
- Arrival Time                  3.215
= Slack Time                   -0.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.000 |       |   0.000 |   -0.412 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0]            | CLK ^ -> Q v   | DFFSR   | 0.162 | 0.554 |   0.554 |    0.142 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U22                      | A v -> Y ^     | INVX2   | 0.204 | 0.191 |   0.745 |    0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U23                      | A ^ -> Y v     | INVX8   | 0.145 | 0.139 |   0.883 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4                   | A v -> Y ^     | INVX8   | 0.090 | 0.102 |   0.986 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | C ^ -> Y v     | NAND3X1 | 0.175 | 0.109 |   1.094 |    0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC202_n283       | A v -> Y v     | BUFX4   | 0.190 | 0.318 |   1.412 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC443_FE_OFN202 | A v -> Y v     | BUFX4   | 0.215 | 0.333 |   1.746 |    1.333 | 
     | _n283                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U248                 | C v -> Y ^     | OAI22X1 | 0.215 | 0.172 |   1.917 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250                 | B ^ -> Y v     | NOR2X1  | 0.214 | 0.200 |   2.118 |    1.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | C v -> Y ^     | NAND3X1 | 0.901 | 0.637 |   2.754 |    2.342 | 
     | I0/LD/U14                                          | B ^ -> Y ^     | AND2X2  | 0.168 | 0.188 |   2.943 |    2.530 | 
     | I0/LD/T_SR_1/U31                                   | A ^ -> Y v     | NAND2X1 | 0.141 | 0.091 |   3.034 |    2.622 | 
     | I0/LD/T_SR_1/U32                                   | B v -> Y ^     | NAND3X1 | 0.206 | 0.180 |   3.214 |    2.802 | 
     | I0/LD/T_SR_1/\curr_val_reg[5]                      | D ^            | DFFSR   | 0.206 | 0.000 |   3.215 |    2.802 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |    0.412 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.412 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.412 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.412 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.412 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   3.000
= Required Time                 2.631
- Arrival Time                  3.037
= Slack Time                   -0.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.406 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.526 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.638 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0         | A v -> Y ^     | MUX2X1   | 0.224 | 0.206 |   3.036 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.224 | 0.001 |   3.037 |    2.631 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.406 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.406 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.568
+ Phase Shift                   3.000
= Required Time                 2.432
- Arrival Time                  2.834
= Slack Time                   -0.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.401 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.401 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.401 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q ^   | DFFSR    | 0.236 | 0.550 |   0.550 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A ^ -> Y ^     | BUFX4    | 0.160 | 0.292 |   0.842 |    0.441 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A ^ -> Y v     | INVX1    | 0.128 | 0.138 |   0.980 |    0.579 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C v -> Y ^     | NAND3X1  | 0.194 | 0.145 |   1.126 |    0.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A ^ -> Y v     | INVX2    | 0.161 | 0.162 |   1.287 |    0.886 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A v -> Y v     | BUFX4    | 0.253 | 0.348 |   1.635 |    1.234 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC353_FE_RN_ | A v -> Y v     | BUFX2    | 0.085 | 0.235 |   1.870 |    1.469 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1722_0         | D v -> Y ^     | AOI22X1  | 0.212 | 0.136 |   2.007 |    1.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | B ^ -> Y v     | NAND3X1  | 0.142 | 0.085 |   2.092 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   2.234 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.401 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.667 |    2.266 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.214 | 0.166 |   2.833 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.214 | 0.000 |   2.834 |    2.432 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.401 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.401 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.401 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.533
+ Phase Shift                   3.000
= Required Time                 2.467
- Arrival Time                  2.862
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.395 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q ^   | DFFSR    | 0.236 | 0.550 |   0.550 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A ^ -> Y ^     | BUFX4    | 0.160 | 0.292 |   0.842 |    0.447 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A ^ -> Y v     | INVX1    | 0.128 | 0.138 |   0.980 |    0.586 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C v -> Y ^     | NAND3X1  | 0.194 | 0.145 |   1.126 |    0.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A ^ -> Y v     | INVX2    | 0.161 | 0.162 |   1.287 |    0.892 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A v -> Y v     | BUFX4    | 0.253 | 0.348 |   1.635 |    1.240 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC353_FE_RN_ | A v -> Y v     | BUFX2    | 0.085 | 0.235 |   1.870 |    1.475 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1722_0         | D v -> Y ^     | AOI22X1  | 0.212 | 0.136 |   2.007 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | B ^ -> Y v     | NAND3X1  | 0.142 | 0.085 |   2.092 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   2.234 |    1.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.219 | 0.167 |   2.401 |    2.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.319 | 0.266 |   2.667 |    2.272 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B ^ -> Y v     | AOI21X1  | 0.208 | 0.194 |   2.861 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.208 | 0.001 |   2.862 |    2.467 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.395 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  3.025
= Slack Time                   -0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.392 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.392 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.392 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.541 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.652 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.318 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   2.467 |    2.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.671 |    2.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.860 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                  | A v -> Y ^     | MUX2X1   | 0.172 | 0.164 |   3.024 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.025 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.392 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.392 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.392 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  3.010
= Slack Time                   -0.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.380 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.380 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.380 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.553 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.664 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.441 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A v -> Y ^     | MUX2X1   | 0.209 | 0.188 |   3.009 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.209 | 0.001 |   3.010 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.380 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.380 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.380 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  3.005
= Slack Time                   -0.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.376 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.376 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.376 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.557 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.669 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.231 | 0.203 |   1.748 |    1.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.283 | 0.261 |   2.009 |    1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.194 |   2.203 |    1.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   2.312 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.527 |    2.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.816 |    2.441 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.207 | 0.188 |   3.005 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.207 | 0.001 |   3.005 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.376 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.376 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.376 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.376 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  3.000
= Slack Time                   -0.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.371 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.371 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.371 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.562 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.673 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.450 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A v -> Y ^     | MUX2X1   | 0.195 | 0.178 |   2.999 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.195 | 0.000 |   3.000 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.371 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.371 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.371 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.998
= Slack Time                   -0.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.370 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.563 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.674 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.451 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A v -> Y ^     | MUX2X1   | 0.186 | 0.177 |   2.998 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.186 | 0.000 |   2.998 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.370 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.370 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.993
= Slack Time                   -0.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.361 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.361 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.361 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.571 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.683 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.348 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   2.467 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.671 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.860 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2110_0         | B v -> Y ^     | AOI21X1  | 0.173 | 0.132 |   2.993 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.993 |    2.632 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.361 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.361 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.361 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.361 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.992
= Slack Time                   -0.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.360 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.360 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.360 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.573 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.685 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0          | B v -> Y ^     | AOI21X1  | 0.172 | 0.162 |   2.992 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.992 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.360 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.360 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.360 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.360 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.988
= Slack Time                   -0.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.359 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.574 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.685 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0          | B v -> Y ^     | AOI21X1  | 0.191 | 0.157 |   2.987 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.191 | 0.000 |   2.988 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  3.004
= Slack Time                   -0.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.357 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.357 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.357 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.575 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.687 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.352 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   2.467 |    2.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.671 |    2.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.860 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   3.003 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   3.004 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.357 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.357 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.357 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.983
= Slack Time                   -0.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.355 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.578 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.689 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.231 | 0.203 |   1.748 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.283 | 0.261 |   2.009 |    1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.194 |   2.203 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   2.312 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.527 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.816 |    2.461 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.167 |   2.983 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.983 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.355 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.355 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.355 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.987
= Slack Time                   -0.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.354 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.354 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.354 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.578 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.690 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.467 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1826_0         | A v -> Y ^     | AOI21X1  | 0.172 | 0.166 |   2.987 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.987 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.354 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.354 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.981
= Slack Time                   -0.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.351 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.581 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.693 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.231 | 0.203 |   1.748 |    1.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.283 | 0.261 |   2.009 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.194 |   2.203 |    1.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   2.312 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.527 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.816 |    2.465 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B v -> Y ^     | AOI21X1  | 0.177 | 0.164 |   2.980 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.177 | 0.001 |   2.981 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.351 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.351 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.351 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   3.000
= Required Time                 2.648
- Arrival Time                  3.000
= Slack Time                   -0.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.351 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.581 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.693 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.359 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   2.467 |    2.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.671 |    2.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.197 | 0.189 |   2.860 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | A v -> Y ^     | MUX2X1   | 0.142 | 0.139 |   2.999 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.142 | 0.000 |   3.000 |    2.648 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.351 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.351 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.351 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.983
= Slack Time                   -0.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.349 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.583 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.695 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.472 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B v -> Y ^     | AOI21X1  | 0.169 | 0.161 |   2.983 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.169 | 0.001 |   2.983 |    2.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.349 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                   3.000
= Required Time                 2.570
- Arrival Time                  2.918
= Slack Time                   -0.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.348 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.585 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.096 | 0.234 |   1.875 |    1.527 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.181 | 0.131 |   2.006 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.114 | 0.118 |   2.124 |    1.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.134 | 0.103 |   2.227 |    1.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.172 | 0.126 |   2.353 |    2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.192 | 0.167 |   2.520 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.784 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | A ^ -> Y v     | MUX2X1   | 0.190 | 0.133 |   2.918 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.190 | 0.000 |   2.918 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.348 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.348 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.348 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.985
= Slack Time                   -0.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.348 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.585 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.697 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_352_0          | B v -> Y ^     | AOI21X1  | 0.163 | 0.154 |   2.985 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.985 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.348 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.348 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.348 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   3.000
= Required Time                 2.634
- Arrival Time                  2.981
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.347 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.586 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.697 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.474 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B v -> Y ^     | AOI21X1  | 0.170 | 0.159 |   2.980 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.981 |    2.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.347 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.347 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.982
= Slack Time                   -0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.345 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.588 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.700 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_755_0          | B v -> Y ^     | AOI21X1  | 0.163 | 0.151 |   2.981 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.982 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.345 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.345 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.972
= Slack Time                   -0.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.343 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.590 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.701 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0          | B v -> Y ^     | AOI21X1  | 0.199 | 0.142 |   2.972 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.199 | 0.000 |   2.972 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.343 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.343 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.971
= Slack Time                   -0.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.343 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.590 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.701 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_752_0          | B v -> Y ^     | AOI21X1  | 0.186 | 0.141 |   2.971 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.186 | 0.000 |   2.971 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.343 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.343 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.973
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.336 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.596 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.708 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.231 |   1.777 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.259 |   2.035 |    1.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.235 | 0.217 |   2.253 |    1.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.123 | 0.064 |   2.317 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.197 |   2.514 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.369 | 0.316 |   2.830 |    2.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_876_0          | B v -> Y ^     | AOI21X1  | 0.164 | 0.142 |   2.973 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.973 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.336 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.972
= Slack Time                   -0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.336 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.597 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.708 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.485 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B v -> Y ^     | AOI21X1  | 0.166 | 0.150 |   2.971 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.972 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.336 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.967
= Slack Time                   -0.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.334 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.599 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.727 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.958 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A ^ -> Y ^     | BUFX4    | 0.254 | 0.325 |   1.617 |    1.283 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1249_0         | A ^ -> Y v     | NAND2X1  | 0.123 | 0.081 |   1.698 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1248_0         | B v -> Y ^     | NAND2X1  | 0.184 | 0.160 |   1.857 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | A ^ -> Y v     | NOR3X1   | 0.265 | 0.288 |   2.145 |    1.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.273 | 0.230 |   2.375 |    2.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   2.621 |    2.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.800 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297                 | A v -> Y ^     | MUX2X1   | 0.171 | 0.167 |   2.967 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.967 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.334 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.961
= Slack Time                   -0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.332 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.600 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.712 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.231 | 0.203 |   1.748 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.283 | 0.261 |   2.009 |    1.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.194 |   2.203 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   2.312 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.527 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.816 |    2.484 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.184 | 0.144 |   2.960 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.961 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.332 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.332 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.959
= Slack Time                   -0.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.329 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.604 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.716 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.229 | 0.186 |   1.732 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.291 |   2.022 |    1.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   2.200 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.172 | 0.117 |   2.317 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.208 |   2.525 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.337 | 0.296 |   2.821 |    2.492 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B v -> Y ^     | AOI21X1  | 0.177 | 0.137 |   2.958 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.959 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.329 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.329 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.329 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.329 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.967
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.321 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.612 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.723 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.389 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.198 | 0.146 |   2.529 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.823 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.144 |   2.967 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   2.967 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.321 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.321 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.966
= Slack Time                   -0.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.320 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.320 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.320 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.612 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.724 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.390 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.198 | 0.146 |   2.529 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.823 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   2.966 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.966 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.320 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.320 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.320 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.320 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.450
+ Phase Shift                   3.000
= Required Time                 2.550
- Arrival Time                  2.869
= Slack Time                   -0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.319 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.319 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.319 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.613 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC268_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.130 | 0.255 |   1.897 |    1.577 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC270_FE_OFN191 | A ^ -> Y ^     | BUFX4    | 0.545 | 0.493 |   2.390 |    2.071 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y v     | INVX2    | 0.215 | 0.186 |   2.576 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1563_0         | B v -> Y ^     | NOR2X1   | 0.147 | 0.129 |   2.705 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1562_0         | C ^ -> Y v     | AOI21X1  | 0.194 | 0.164 |   2.869 |    2.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.194 | 0.001 |   2.869 |    2.550 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.319 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.319 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.319 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.947
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.318 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.615 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.096 | 0.234 |   1.875 |    1.557 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.181 | 0.131 |   2.006 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.114 | 0.118 |   2.124 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.134 | 0.103 |   2.227 |    1.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.172 | 0.126 |   2.353 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.192 | 0.167 |   2.520 |    2.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.784 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1849_0         | B ^ -> Y v     | AOI21X1  | 0.179 | 0.162 |   2.946 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.179 | 0.000 |   2.947 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.318 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.318 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.318 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.949
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.316 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.316 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.316 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.616 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.728 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.231 | 0.203 |   1.748 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.283 | 0.261 |   2.009 |    1.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.194 |   2.203 |    1.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   2.312 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.279 | 0.215 |   2.527 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.329 | 0.289 |   2.816 |    2.500 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.171 | 0.133 |   2.949 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.949 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.941
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.312 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.620 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.732 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.123 | 0.084 |   1.129 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.417 |   1.545 |    1.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.228 | 0.225 |   1.770 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.269 | 0.249 |   2.019 |    1.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.191 | 0.180 |   2.199 |    1.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.125 | 0.089 |   2.288 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.491 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.312 | 0.272 |   2.763 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.196 | 0.178 |   2.941 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.196 | 0.000 |   2.941 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.962
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.312 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.621 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.732 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    0.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.084 | 0.219 |   1.710 |    1.398 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.224 | 0.142 |   1.851 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.228 |   2.080 |    1.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   2.382 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.198 | 0.146 |   2.529 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.823 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   2.961 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   2.962 |    2.650 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.952
= Slack Time                   -0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.311 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.621 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.750 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.981 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A ^ -> Y ^     | BUFX4    | 0.254 | 0.325 |   1.617 |    1.305 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1249_0         | A ^ -> Y v     | NAND2X1  | 0.123 | 0.081 |   1.698 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1248_0         | B v -> Y ^     | NAND2X1  | 0.184 | 0.160 |   1.857 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | A ^ -> Y v     | NOR3X1   | 0.265 | 0.288 |   2.145 |    1.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.273 | 0.230 |   2.375 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   2.621 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.800 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294                 | A v -> Y ^     | MUX2X1   | 0.156 | 0.152 |   2.952 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   2.952 |    2.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.949
= Slack Time                   -0.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.307 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.307 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.307 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.626 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.755 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.985 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A ^ -> Y ^     | BUFX4    | 0.254 | 0.325 |   1.617 |    1.310 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1249_0         | A ^ -> Y v     | NAND2X1  | 0.123 | 0.081 |   1.698 |    1.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1248_0         | B v -> Y ^     | NAND2X1  | 0.184 | 0.160 |   1.857 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | A ^ -> Y v     | NOR3X1   | 0.265 | 0.288 |   2.145 |    1.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.273 | 0.230 |   2.375 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   2.621 |    2.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.800 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295                 | A v -> Y ^     | MUX2X1   | 0.153 | 0.149 |   2.949 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   2.949 |    2.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.307 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.307 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.307 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.933
= Slack Time                   -0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.305 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.628 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.112 |   1.044 |    0.739 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.180 | 0.138 |   1.182 |    0.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.124 | 0.128 |   1.310 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.222 | 0.180 |   1.490 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC446_FE_OFN193 | A v -> Y v     | BUFX2    | 0.093 | 0.234 |   1.724 |    1.419 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | B v -> Y ^     | OAI22X1  | 0.214 | 0.158 |   1.882 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A ^ -> Y v     | INVX2    | 0.120 | 0.114 |   1.996 |    1.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C v -> Y ^     | NAND3X1  | 0.226 | 0.165 |   2.162 |    1.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B ^ -> Y v     | NAND2X1  | 0.149 | 0.095 |   2.256 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B v -> Y ^     | NAND2X1  | 0.247 | 0.213 |   2.469 |    2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A ^ -> Y v     | INVX4    | 0.341 | 0.290 |   2.759 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | A v -> Y ^     | MUX2X1   | 0.185 | 0.174 |   2.933 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D ^            | DFFPOSX1 | 0.185 | 0.000 |   2.933 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.934
= Slack Time                   -0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.305 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.628 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.757 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.987 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   1.518 |    1.213 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.103 | 0.105 |   1.622 |    1.318 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.176 | 0.147 |   1.770 |    1.465 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.223 | 0.153 |   1.923 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.231 |   2.154 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.165 | 0.108 |   2.261 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.211 |   2.472 |    2.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.329 | 0.283 |   2.755 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.197 | 0.178 |   2.933 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.197 | 0.000 |   2.934 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   3.000
= Required Time                 2.629
- Arrival Time                  2.932
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.303 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.629 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.758 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.989 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   1.518 |    1.214 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.103 | 0.105 |   1.622 |    1.319 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.176 | 0.147 |   1.770 |    1.467 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.223 | 0.153 |   1.923 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.231 |   2.154 |    1.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.165 | 0.108 |   2.261 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.211 |   2.472 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.329 | 0.283 |   2.755 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A v -> Y ^     | MUX2X1   | 0.196 | 0.177 |   2.932 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.196 | 0.000 |   2.932 |    2.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.939
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.303 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.630 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.072 | 0.227 |   1.159 |    0.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   1.448 |    1.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.228 | 0.194 |   1.641 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX2    | 0.096 | 0.234 |   1.875 |    1.572 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.181 | 0.131 |   2.006 |    1.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.114 | 0.118 |   2.124 |    1.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.134 | 0.103 |   2.227 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.172 | 0.126 |   2.353 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.192 | 0.167 |   2.520 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.331 | 0.264 |   2.784 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1846_0         | B ^ -> Y v     | AOI21X1  | 0.169 | 0.155 |   2.939 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.169 | 0.000 |   2.939 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.944
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.303 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.630 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.759 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.989 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A ^ -> Y ^     | BUFX4    | 0.254 | 0.325 |   1.617 |    1.314 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1249_0         | A ^ -> Y v     | NAND2X1  | 0.123 | 0.081 |   1.698 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1248_0         | B v -> Y ^     | NAND2X1  | 0.184 | 0.160 |   1.857 |    1.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | A ^ -> Y v     | NOR3X1   | 0.265 | 0.288 |   2.145 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.273 | 0.230 |   2.375 |    2.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   2.621 |    2.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.800 |    2.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                  | B v -> Y ^     | MUX2X1   | 0.155 | 0.144 |   2.944 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   2.944 |    2.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.948
= Slack Time                   -0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.302 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.302 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.302 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.619 |   0.619 |    0.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.159 | 0.314 |   0.933 |    0.630 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX1    | 0.125 | 0.129 |   1.062 |    0.759 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.132 | 0.085 |   1.147 |    0.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   1.292 |    0.990 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC349_FE_RN_ | A ^ -> Y ^     | BUFX4    | 0.254 | 0.325 |   1.617 |    1.315 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1249_0         | A ^ -> Y v     | NAND2X1  | 0.123 | 0.081 |   1.698 |    1.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1248_0         | B v -> Y ^     | NAND2X1  | 0.184 | 0.160 |   1.857 |    1.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | A ^ -> Y v     | NOR3X1   | 0.265 | 0.288 |   2.145 |    1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.273 | 0.230 |   2.375 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   2.621 |    2.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.194 | 0.179 |   2.800 |    2.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292                 | A v -> Y ^     | MUX2X1   | 0.147 | 0.148 |   2.948 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.948 |    2.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.302 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.133
+ Phase Shift                   3.000
= Required Time                 2.867
- Arrival Time                  3.168
= Slack Time                   -0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |   -0.301 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | nclk__L2_I5                         | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.301 | 
     | I0/LD/CTRL/\curr_state_reg[1]       | CLK ^ -> Q v   | DFFSR   | 0.201 | 0.585 |   0.585 |    0.284 | 
     | I0/LD/CTRL/FE_OCPC264_curr_state_1_ | A v -> Y v     | BUFX4   | 0.081 | 0.228 |   0.813 |    0.512 | 
     | I0/LD/CTRL/U54                      | A v -> Y ^     | INVX4   | 0.155 | 0.136 |   0.949 |    0.648 | 
     | I0/LD/CTRL/U22                      | B ^ -> Y ^     | AND2X2  | 0.124 | 0.194 |   1.142 |    0.841 | 
     | I0/LD/CTRL/U21                      | A ^ -> Y v     | INVX2   | 0.146 | 0.145 |   1.287 |    0.987 | 
     | I0/LD/CTRL/FE_RC_1177_0             | A v -> Y v     | OR2X1   | 0.247 | 0.309 |   1.597 |    1.296 | 
     | I0/LD/CTRL/FE_RC_1174_0             | B v -> Y ^     | NAND3X1 | 0.506 | 0.418 |   2.015 |    1.714 | 
     | I0/LD/T_SR_0/U21                    | A ^ -> Y v     | NAND2X1 | 0.308 | 0.155 |   2.169 |    1.868 | 
     | I0/LD/T_SR_0/U13                    | B v -> Y v     | AND2X2  | 0.238 | 0.421 |   2.590 |    2.290 | 
     | I0/LD/T_SR_0/FE_RC_1264_0           | A v -> Y ^     | NAND2X1 | 0.145 | 0.175 |   2.765 |    2.465 | 
     | I0/LD/T_SR_0/FE_RC_1459_0           | C ^ -> Y v     | OAI21X1 | 0.161 | 0.103 |   2.869 |    2.568 | 
     | I0/LD/T_SR_0/FE_RC_1262_0           | A v -> Y v     | OR2X1   | 0.233 | 0.298 |   3.167 |    2.866 | 
     | I0/LD/T_SR_0/\curr_val_reg[7]       | D v            | DFFSR   | 0.233 | 0.001 |   3.168 |    2.867 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |    0.301 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.301 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.301 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.301 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.301 | 
     +----------------------------------------------------------------------------------------------+ 

