// Copyright (C) 2011 ASIP Solutions, Inc. All rights reserved. 
// Generated by ASIP Meister 2.3 on 2016/06/14 17:07:01 
Design{
Version{"2.3"},

Abstract_level_architecture{
Fhm_workname{"FHM_work"},
Priority{"Performance"},
CPU_type{"Pipeline"},
Pipeline_architecture{Number_of_stages{"6"},
Number_of_common_stages{"0"},
stage{stage1{"IF,1,fetch"},
stage2{"ID,1,decode & register_read"},
stage3{"EX,1,register_read & exec"},
stage4{"MEM1,1,memory_read & memory_write"},
stage5{"MEM2,1,memory_read & memory_write"},
stage6{"WB,1,register_write"}},
Multi_cycle_interlock{"Yes"},
Data_hazard_interlock{"No"},
Register_bypass{"No"},
Delayed_branch{"No"}},
MAX_instruction_bit_width{"64"},
MAX_data_width{"32"},
Processor_design{"New Design"},
Use_compiler{"No"}},

Port_declaration{
entity_name{"ssCPU_2_3_0"},Port{"CLK"{direction{"in"},signal_type{"1"},signal_attribute{"clock"}},
"Reset"{direction{"in"},signal_type{"1"},signal_attribute{"reset"}},
"imaddr"{direction{"out"},signal_type{"32"},signal_attribute{"instruction_memory_address_bus"}},
"imdat_in"{direction{"in"},signal_type{"64"},signal_attribute{"instruction_memory_data_in_bus"}},
"imdat_out"{direction{"out"},signal_type{"64"},signal_attribute{"instruction_memory_data_out_bus"}},
"imrw"{direction{"out"},signal_type{"1"},signal_attribute{"instruction_memory_rw_bus"}},
"imaddr_err"{direction{"in"},signal_type{"1"},signal_attribute{"instruction_memory_address_error_bus"}},
"DataAB"{direction{"out"},signal_type{"32"},signal_attribute{"data_memory_address_bus"}},
"DataDIB"{direction{"in"},signal_type{"32"},signal_attribute{"data_memory_data_in_bus"}},
"DataDOB"{direction{"out"},signal_type{"32"},signal_attribute{"data_memory_data_out_bus"}},
"DataReq"{direction{"out"},signal_type{"1"},signal_attribute{"data_memory_request_bus"}},
"DataAck"{direction{"in"},signal_type{"1"},signal_attribute{"data_memory_acknowledge_bus"}},
"DataRW"{direction{"out"},signal_type{"1"},signal_attribute{"data_memory_rw_bus"}},
"DataMode"{direction{"out"},signal_type{"2"},signal_attribute{"data_memory_write_mode_bus"}},
"DataExt"{direction{"out"},signal_type{"1"},signal_attribute{"data_memory_ext_mode_bus"}},
"DataAdrerr"{direction{"in"},signal_type{"1"},signal_attribute{"data_memory_address_error_bus"}},
"DataCancel"{direction{"out"},signal_type{"1"},signal_attribute{"data_memory_cancel_bus"}}
}},

Instruction_type{
sub_field_name{NO_VLIW{width{"63","0"},type{"R"{
"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"name"{"opcode"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
}
,"I"{
"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"name"{"opcode"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
}
,"J"{
"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"name"{"opcode"},width{"47","32"}},
"Reserved"{"binary"{"000000"},width{"31","26"}},
"Operand"{"name"{"targ"},width{"25","0"}}
}
,"INH"{
"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"name"{"opcode"},width{"47","32"}},
"Reserved"{"binary"{"00000000000000000000000000000000"},width{"31","0"}}
}
}}}},

Instruction{NO_VLIW{"LB"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000100000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LBU"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000100010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LH"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000100100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LHU"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000100110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LW"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000101000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"DLW"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000101001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LWL"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000101100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LWR"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000101101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SB"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000110000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SH"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000110010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SW"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000110100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"DSW"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000110101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"DSZ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000111000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SWL"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000111001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SWR"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000111010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"LB_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"LBU_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"LH_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"LHU_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"LW_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"DLW_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011001110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SB_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SH_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011000111"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SW_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011001000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"DSW_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011010000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"DSZ_RR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011010001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"JUMP"{type{"J"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000001"},width{"47","32"}},
"Reserved"{"binary"{"000000"},width{"31","26"}},
"Operand"{"name"{"targ"},width{"25","0"}}
},"JAL"{type{"J"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000010"},width{"47","32"}},
"Reserved"{"binary"{"000000"},width{"31","26"}},
"Operand"{"name"{"targ"},width{"25","0"}}
},"JR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"JALR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"BEQ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"BNE"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"BLEZ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000111"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"BGTZ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000001000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"BLTZ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000001001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"BGEZ"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000001010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"ADD"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"ADDI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"ADDU"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"ADDIU"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SUB"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SUBU"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MULT"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MULTU"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001000111"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"DIV"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"DIVU"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MFHI"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MTHI"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MFLO"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"MTLO"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"AND"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"ANDI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001001111"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"OR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"ORI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"XOR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"XORI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"NOR"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SLL"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SLLV"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SRL"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001010111"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SRLV"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SRA"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011001"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SRAV"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SLT"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011011"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SLTI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011100"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SLTU"{type{"R"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011101"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Reserved"{"binary"{"000"},width{"15","13"}},
"Operand"{"name"{"rd"},width{"12","8"}},
"Operand"{"name"{"shamt"},width{"7","0"}}
},"SLTIU"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000001011110"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"NOP"{type{"INH"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000000000000"},width{"47","32"}},
"Reserved"{"binary"{"00000000000000000000000000000000"},width{"31","0"}}
},"LUI"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000010100010"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
},"SYSCALL"{type{"INH"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000010100000"},width{"47","32"}},
"Reserved"{"binary"{"00000000000000000000000000000000"},width{"31","0"}}
},"BREAK"{type{"INH"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000010100001"},width{"47","32"}},
"Reserved"{"binary"{"00000000000000000000000000000000"},width{"31","0"}}
},"SYSRET"{type{"INH"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0000000011111111"},width{"47","32"}},
"Reserved"{"binary"{"00000000000000000000000000000000"},width{"31","0"}}
},"LBm"{type{"I"},"Reserved"{"binary"{"0000000000000000"},width{"63","48"}},
"OP-code"{"binary"{"0101000000100000"},width{"47","32"}},
"Reserved"{"binary"{"000"},width{"31","29"}},
"Operand"{"name"{"rs"},width{"28","24"}},
"Reserved"{"binary"{"000"},width{"23","21"}},
"Operand"{"name"{"rt"},width{"20","16"}},
"Operand"{"name"{"imm"},width{"15","0"}}
}}},

Operation{NO_VLIW{}},

Resource{"ALU1"{class{"alu"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
algorithm{"default"}}}
,"ADD1"{class{"adder"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
algorithm{"default"}}}
,"DIV1"{class{"divider"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
algorithm{"array"},
adder_algorithm{"default"},
data_type{"two_complement"}}}
,"EXT1"{class{"extender"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"16"},
bit_width_out{"32"}}}
,"MUL1"{class{"multiplier"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
algorithm{"array"},
adder_algorithm{"default"},
data_type{"two_complement"}}}
,"HI"{class{"register"},classpath{"/basicfhmdb/storage/"},use{"Plain Register"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"}}}
,"LO"{class{"register"},classpath{"/basicfhmdb/storage/"},use{"Plain Register"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"}}}
,"GPR"{class{"registerfile"},classpath{"/basicfhmdb/storage/"},use{"Register File"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
num_register{"32"},
num_read_port{"4"},
num_write_port{"2"}}}
,"IReg"{class{"register"},classpath{"/basicfhmdb/storage/"},use{"Inst. Register"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"64"}}}
,"Dmem"{class{"mifu"},classpath{"/workdb/FHM_work/"},use{"Data Memory"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
address_space{"32"},
access_width{"8"},
access_mode{"multi_cycle"},
type{"read_write"}}}
,"CPC"{class{"pcu"},classpath{"/workdb/FHM_work/"},use{"Prog. Counter"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
increment_step{"8"},
adder_algorithm{"default"}}}
,"SFT1"{class{"shifter"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
amount{"variable"}}}
,"SYSREG"{class{"register"},classpath{"/basicfhmdb/storage/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"}}}
,"FWU0"{class{"fwu"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"}}}
,"FWU1"{class{"fwu"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"}}}
,"FWU2"{class{"fwu"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"}}}
,"FWU3"{class{"fwu"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"}}}
,"ADDER2"{class{"adder"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
algorithm{"default"}}}
,"Imem"{class{"mifu"},classpath{"/workdb/FHM_work/"},use{"Inst. Memory"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"64"},
address_space{"32"},
access_width{"64"},
access_mode{"single_cycle"},
type{"read_write"}}}
,"FWU4"{class{"fwu"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"}}}
,"FWUL0"{class{"fwu_lock"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"},
lockstage_number{"6"}}}
,"FWUL1"{class{"fwu_lock"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"},
lockstage_number{"6"}}}
,"FWUL2"{class{"fwu_lock"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"},
lockstage_number{"6"}}}
,"FWUL3"{class{"fwu_lock"},classpath{"/workdb/FHM_work/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
addr_width{"5"},
stage_number{"8"},
lockstage_number{"6"}}}
,"MUXw32p4"{class{"multiplexor"},classpath{"/basicfhmdb/computational/"},use{"(unspecified)"},
parameter{
abstraction_level{for_simulation{"Behavior"},for_synthesis{"Gate"}},
bit_width{"32"},
number_of_ports{"4"}}}
},

Exception{"reset"{
Mask{Maskable{"NO"},Register_Name{""},Position{""},Register_Value{""}},
Condition{Internal_Condition{""},"Reset"{Active_Value{"1"}}},
Type{"Reset"},
Cycles{""},
Behavior{""},
Assert{""},
Comment{""},
MOD{variable{""},clk(1){"null = IReg.reset();
null = CPC.reset();
null = GPR.reset();"}
}}
},

MOT{mnemonic{"LB"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_8(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LBU"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ldu_8(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LH"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_16(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LHU"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ldu_16(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LW"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_32(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"DLW"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] bigE_word0;
wire [31:0] bigE_word1;
wire [4:0] nextRT;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire [3:0] flag;
wire [3:0] tmpRT;
wire one;

<addr1,flag> = ALU1.add(source0,source1);

one ='1';
tmpRT = rt[4:1];
nextRT = <tmpRT,one>;
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);
null = FWUL0.lock2(nextRT);
null = FWUL1.lock2(nextRT);
null = FWUL2.lock2(nextRT);
null = FWUL3.lock2(nextRT);"},
clk(4){"wire cout;
wire cin;
wire [31:0] four32bit;
wire addr_err;
wire [31:0] result1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

cin = '0';
four32bit = \"00000000000000000000000000000100\";

<result1,addr_err> = Dmem.ld_32(addr1);
byte0 = result1[31:24];
byte1 = result1[23:16];
byte2 = result1[15:8];
byte3 = result1[7:0];
bigE_word0 = <byte3, byte2, byte1, byte0>;
/*bigE_word0 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word0
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word0);
null = FWUL1.forward3(rt,bigE_word0);
null = FWUL2.forward3(rt,bigE_word0);
null = FWUL3.forward3(rt,bigE_word0);
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);
null = FWUL0.lock4(nextRT);
null = FWUL1.lock4(nextRT);
null = FWUL2.lock4(nextRT);
null = FWUL3.lock4(nextRT);"},
clk(5){"wire addr_err;
wire [31:0] result2;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result2,addr_err> = Dmem.ld_32(addr2);
byte0 = result2[31:24];
byte1 = result2[23:16];
byte2 = result2[15:8];
byte3 = result2[7:0];
bigE_word1 = <byte3, byte2, byte1, byte0>;
/*bigE_word1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word1
after this convert. -- Tuo*/
null = FWUL0.forward5(rt,bigE_word0);
null = FWUL1.forward5(rt,bigE_word0);
null = FWUL2.forward5(rt,bigE_word0);
null = FWUL3.forward5(rt,bigE_word0);
null = FWUL0.forward6(nextRT,bigE_word1);
null = FWUL1.forward6(nextRT,bigE_word1);
null = FWUL2.forward6(nextRT,bigE_word1);
null = FWUL3.forward6(nextRT,bigE_word1);
null = FWUL0.lock5(nextRT);
null = FWUL1.lock5(nextRT);
null = FWUL2.lock5(nextRT);
null = FWUL3.lock5(nextRT);"},
clk(6){"null = FWUL0.forward7(rt,bigE_word0);
null = FWUL1.forward7(rt,bigE_word0);
null = FWUL2.forward7(rt,bigE_word0);
null = FWUL3.forward7(rt,bigE_word0);
null = FWUL0.forward8(nextRT,bigE_word1);
null = FWUL1.forward8(nextRT,bigE_word1);
null = FWUL2.forward8(nextRT,bigE_word1);
null = FWUL3.forward8(nextRT,bigE_word1);
null = GPR.write0(rt,bigE_word0);
null = GPR.write1(nextRT,bigE_word1);"}
}
,"LWL"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] source2;
wire[31:0] addr;
wire[31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;
wire[31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0, source2);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire[29:0] addr_mask;
wire[1:0] zero2;
wire[31:0] target;
wire[31:0] data;
wire addr_err;
wire[1:0] vAddr10;
wire[7:0] data2;
wire[7:0] data1;
wire[7:0] data0;
wire[7:0] reg2;
wire[7:0] reg1;
wire[7:0] reg0;
wire[31:0] result3;
wire[31:0] result2;
wire[31:0] result1;
wire[31:0] result0;
wire[31:0] bigE_data;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
vAddr10 = addr[1:0];
zero2 = \"00\";
target = <addr_mask,zero2>;

<data,addr_err> = Dmem.ld_32(target);

byte0 = data[31:24];
byte1 = data[23:16];
byte2 = data[15:8];
byte3 = data[7:0];
bigE_data = <byte3, byte2, byte1, byte0>;

data2 = bigE_data[23:16];
data1 = bigE_data[15:8];
data0 = bigE_data[7:0];
reg2 = source1[23:16];
reg1 = source1[15:8];
reg0 = source1[7:0];

result0 = <data0, reg2, reg1, reg0>;
result1 = <data1, data0, reg1, reg0>;
result2 = <data2, data1, data0, reg0>;
result3 = bigE_data;
result = MUXw32p4.sel(result0,result1,result2,result3,vAddr10);

null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"LWR"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] source2;
wire[31:0] addr;
wire[31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;
wire[31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0, source2);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire[29:0] addr_mask;
wire[1:0] zero2;
wire[31:0] target;
wire[31:0] data;
wire addr_err;
wire[1:0] vAddr10;
wire[7:0] data3;
wire[7:0] data2;
wire[7:0] data1;
wire[7:0] reg3;
wire[7:0] reg2;
wire[7:0] reg1;
wire[31:0] result3;
wire[31:0] result2;
wire[31:0] result1;
wire[31:0] result0;
wire[31:0] bigE_data;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
vAddr10 = addr[1:0];
zero2 = \"00\";
target = <addr_mask,zero2>;

<data,addr_err> = Dmem.ld_32(target);
byte0 = data[31:24];
byte1 = data[23:16];
byte2 = data[15:8];
byte3 = data[7:0];
bigE_data = <byte3, byte2, byte1, byte0>;
/*bigE_data is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_data
after this convert. -- Tuo*/
data3 = bigE_data[31:24];
data2 = bigE_data[23:16];
data1 = bigE_data[15:8];
reg3 = source1[31:24];
reg2 = source1[23:16];
reg1 = source1[15:8];

result3 = <reg3, reg2, reg1, data3>;
result2 = <reg3, reg2, data3, data2>;
result1 = <reg3, data3, data2, data1>;
result0 = bigE_data;
result = MUXw32p4.sel(result0,result1,result2,result3,vAddr10);

null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"SB"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_8(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"SH"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_16(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"SW"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"DSW"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] source3;
wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source3;
wire [4:0] rt2;
wire [3:0] oldrt;
wire one;

one = '1';
oldrt = rt[4:1];
rt2 = <oldrt,one>;
tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
tmp_source3 = GPR.read2(rt2);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
source2 = EXT1.sign(imm);
source3 = FWUL2.forward(rt2,tmp_source3);"},
clk(3){"wire [3:0] flag;
wire cin;
wire cout;
wire [31:0] four32bit;

<addr1, flag> = ALU1.add(source0,source2);
cin = '1';
four32bit = \"00000000000000000000000000000100\";
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr1,LE_source1 /*source1*/);"},
clk(6){"wire addr_err;
wire [31:0] LE_source3;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source3[31:24];
byte1 = source3[23:16];
byte2 = source3[15:8];
byte3 = source3[7:0];
LE_source3 = <byte3, byte2, byte1, byte0>;
/*LE_source3 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source3
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr2,LE_source3 /*source3*/);"}
}
,"DSZ"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [4:0] zero5;
wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

zero5 = \"00000\";
tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(zero5);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(zero5,tmp_source1);
source2 = EXT1.sign(imm);"},
clk(3){"wire [3:0] flag;

<addr1,flag> = ALU1.add(source0,source2);"},
clk(4){"wire cin;
wire cout;
wire [31:0] four32bit;

cin = '1';
four32bit =\"00000000000000000000000000000100\";
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);"},
clk(5){"wire addr_err;

addr_err = Dmem.s_32(addr1,source1);"},
clk(6){"wire addr_err;

addr_err = Dmem.s_32(addr2,source1);"}
}
,"SWL"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] tmp_pc;
wire [31:0] addr;
wire [31:0] result;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0, source2);"},
clk(4){"wire [29:0] addr_mask;
wire [1:0] zero2;
wire [31:0] target;
wire [31:0] data;
wire addr_err;
wire [1:0] vAddr10;
wire [7:0] data3;
wire [7:0] data2;
wire [7:0] data1;
wire [7:0] reg3;
wire [7:0] reg2;
wire [7:0] reg1;
wire [31:0] result3;
wire [31:0] result2;
wire [31:0] result1;
wire [31:0] result0;
wire [31:0] nData;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
vAddr10 = addr[1:0];
zero2 = \"00\";
target = <addr_mask, zero2>;

<data, addr_err> = Dmem.ld_32(target);

byte0 = data[31:24];
byte1 = data[23:16];
byte2 = data[15:8];
byte3 = data[7:0];
nData = <byte3, byte2, byte1, byte0>;

data3 = nData[31:24];
data2 = nData[23:16];
data1 = nData[15:8];
reg3 = source1[31:24];
reg2 = source1[23:16];
reg1 = source1[15:8];
result3 = source1;
result2 = <data3, reg3, reg2, reg1>;
result1 = <data3, data2, reg3, reg2>;
result0 = <data3, data2, data1, reg3>;
result = MUXw32p4.sel(result0,result1,result2,result3,vAddr10);"},
clk(5){"wire addr_err;
wire [29:0] addr_mask;
wire [1:0] zero2;
wire [31:0] target;
wire [31:0] nResult;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
zero2 = \"00\";
target = <addr_mask, zero2>;

byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
nResult = <byte3, byte2, byte1, byte0>;

addr_err = Dmem.s_32(target, nResult);"},
clk(6){""}
}
,"SWR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] tmp_pc;
wire [31:0] addr;
wire [31:0] result;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source2 = EXT1.sign(imm);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<addr, flag> = ALU1.add(source0,source2);"},
clk(4){"wire [29:0] addr_mask;
wire [1:0] zero2;
wire [31:0] target;
wire [31:0] data;
wire addr_err;
wire [1:0] vAddr10;
wire [7:0] data2;
wire [7:0] data1;
wire [7:0] data0;
wire [7:0] reg2;
wire [7:0] reg1;
wire [7:0] reg0;
wire [31:0] result3;
wire [31:0] result2;
wire [31:0] result1;
wire [31:0] result0;
wire [31:0] nData;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
vAddr10 = addr[1:0];
zero2 = \"00\";
target = <addr_mask, zero2>;

<data, addr_err> = Dmem.ld_32(target);

byte0 = data[31:24];
byte1 = data[23:16];
byte2 = data[15:8];
byte3 = data[7:0];
nData = <byte3, byte2, byte1, byte0>;

data2 = nData[23:16];
data1 = nData[15:8];
data0 = nData[7:0];
reg2 = source1[23:16];
reg1 = source1[15:8];
reg0 = source1[7:0];

result0 = source1;
result1 = <reg2, reg1, reg0, data0>;
result2 = <reg1, reg0, data1, data0>;
result3 = <reg0, data2, data1, data0>;
result = MUXw32p4.sel(result0,result1,result2,result3,vAddr10);"},
clk(5){"wire addr_err;
wire [29:0] addr_mask;
wire [1:0] zero2;
wire [31:0] target;
wire [31:0] nResult;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

addr_mask = addr[31:2];
zero2 = \"00\";

byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
nResult = <byte3, byte2, byte1, byte0>;

target = <addr_mask, zero2>;
addr_err = Dmem.s_32(target, nResult);"},
clk(6){""}
}
,"LB_RR"{variable{"wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_8(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LBU_RR"{variable{"wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ldu_8(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LH_RR"{variable{"wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_16(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LHU_RR"{variable{"wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ldu_16(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"LW_RR"{variable{"wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_32(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
/*bigE_word is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);
null = FWUL3.forward7(rt,bigE_word);"}
}
,"DLW_RR"{variable{"wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] bigE_word0;
wire [31:0] bigE_word1;
wire [4:0] nextRT;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rd,tmp_source1);"},
clk(3){"wire [3:0] flag;
wire [3:0] tmpRT;
wire one;

<addr1,flag> = ALU1.add(source0,source1);

one ='1';
tmpRT = rt[4:1];
nextRT = <tmpRT,one>;
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);
null = FWUL0.lock2(nextRT);
null = FWUL1.lock2(nextRT);
null = FWUL2.lock2(nextRT);
null = FWUL3.lock2(nextRT);"},
clk(4){"wire cout;
wire cin;
wire [31:0] four32bit;
wire addr_err;
wire [31:0] result1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

cin = '0';
four32bit = \"00000000000000000000000000000100\";

<result1,addr_err> = Dmem.ld_32(addr1);
byte0 = result1[31:24];
byte1 = result1[23:16];
byte2 = result1[15:8];
byte3 = result1[7:0];
bigE_word0 = <byte3, byte2, byte1, byte0>;
/*bigE_word0 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word0
after this convert. -- Tuo*/
null = FWUL0.forward3(rt,bigE_word0);
null = FWUL1.forward3(rt,bigE_word0);
null = FWUL2.forward3(rt,bigE_word0);
null = FWUL3.forward3(rt,bigE_word0);
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);
null = FWUL0.lock4(nextRT);
null = FWUL1.lock4(nextRT);
null = FWUL2.lock4(nextRT);
null = FWUL3.lock4(nextRT);"},
clk(5){"wire addr_err;
wire [31:0] result2;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result2,addr_err> = Dmem.ld_32(addr2);
byte0 = result2[31:24];
byte1 = result2[23:16];
byte2 = result2[15:8];
byte3 = result2[7:0];
bigE_word1 = <byte3, byte2, byte1, byte0>;
/*bigE_word1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by bigE_word1
after this convert. -- Tuo*/
null = FWUL0.forward5(rt,bigE_word0);
null = FWUL1.forward5(rt,bigE_word0);
null = FWUL2.forward5(rt,bigE_word0);
null = FWUL3.forward5(rt,bigE_word0);
null = FWUL0.forward6(nextRT,bigE_word1);
null = FWUL1.forward6(nextRT,bigE_word1);
null = FWUL2.forward6(nextRT,bigE_word1);
null = FWUL3.forward6(nextRT,bigE_word1);
null = FWUL0.lock5(nextRT);
null = FWUL1.lock5(nextRT);
null = FWUL2.lock5(nextRT);
null = FWUL3.lock5(nextRT);"},
clk(6){"null = FWUL0.forward7(rt,bigE_word0);
null = FWUL1.forward7(rt,bigE_word0);
null = FWUL2.forward7(rt,bigE_word0);
null = FWUL3.forward7(rt,bigE_word0);
null = FWUL0.forward8(nextRT,bigE_word1);
null = FWUL1.forward8(nextRT,bigE_word1);
null = FWUL2.forward8(nextRT,bigE_word1);
null = FWUL3.forward8(nextRT,bigE_word1);
null = GPR.write0(rt,bigE_word0);
null = GPR.write1(nextRT,bigE_word1);"}
}
,"SB_RR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source2;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
tmp_source2 = GPR.read2(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
source2 = FWUL2.forward(rd,tmp_source2);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_8(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"SH_RR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source2;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
tmp_source2 = GPR.read2(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
source2 = FWUL2.forward(rd,tmp_source2);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_16(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"SW_RR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source2;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
tmp_source2 = GPR.read2(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
source2 = FWUL2.forward(rd,tmp_source2);"},
clk(3){"wire [3:0] flag;

<addr,flag> = ALU1.add(source0,source2);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr,LE_source1 /*source1*/);"},
clk(6){""}
}
,"DSW_RR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] source3;
wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [4:0] rt2;
wire [3:0] oldrt;
wire one;
wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source2;
wire [31:0] tmp_source3;

one = '1';
oldrt = rt[4:1];
rt2 = <oldrt,one>;
tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
tmp_source2 = GPR.read2(rd);
tmp_source3 = GPR.read3(rt2);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
source2 = FWUL2.forward(rd,tmp_source2);
source3 = FWUL3.forward(rt2,tmp_source3);"},
clk(3){"wire [3:0] flag;
wire cin;
wire cout;
wire [31:0] four32bit;

<addr1, flag> = ALU1.add(source0,source2);
cin = '1';
four32bit = \"00000000000000000000000000000100\";
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);"},
clk(4){""},
clk(5){"wire addr_err;
wire [31:0] LE_source1;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source1[31:24];
byte1 = source1[23:16];
byte2 = source1[15:8];
byte3 = source1[7:0];
LE_source1 = <byte3, byte2, byte1, byte0>;
/*LE_source1 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source1
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr1,LE_source1 /*source1*/);"},
clk(6){"wire addr_err;
wire [31:0] LE_source3;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

byte0 = source3[31:24];
byte1 = source3[23:16];
byte2 = source3[15:8];
byte3 = source3[7:0];
LE_source3 = <byte3, byte2, byte1, byte0>;
/*LE_source3 is the output of this macro algorithm,
which converts a little-endian word to
big-endian, or vice versa. This macro should be added to
load/store instructions, where the variable
e.g.\"result\" should be substituted by LE_source3
after this convert. -- Tuo*/
addr_err = Dmem.s_32(addr2,LE_source3 /*source3*/);"}
}
,"DSZ_RR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] source2;
wire [31:0] addr1;
wire [31:0] addr2;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [4:0] zero5;
wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire [31:0] tmp_source2;

zero5 = \"00000\";
tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(zero5);
tmp_source2 = GPR.read2(rd);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(zero5,tmp_source1);
source2 = FWUL2.forward(rd,tmp_source2);"},
clk(3){"wire [3:0] flag;

<addr1,flag> = ALU1.add(source0,source2);"},
clk(4){"wire cin;
wire cout;
wire [31:0] four32bit;

cin = '1';
four32bit =\"00000000000000000000000000000100\";
<addr2,cout> = ADDER2.adc(addr1,four32bit,cin);"},
clk(5){"wire addr_err;

addr_err = Dmem.s_32(addr1,source1);"},
clk(6){"wire addr_err;

addr_err = Dmem.s_32(addr2,source1);"}
}
,"JUMP"{variable{"wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_cpc;
wire [1:0] const;
wire [3:0] cpc_top;
wire zero1b0;
wire one1b0;

one1b0 = '1';
zero1b0 = '0';
const = \"00\";
tmp_cpc = CPC.read();
cpc_top = tmp_cpc[31:28];
result = <cpc_top,targ,const>;"},
clk(3){"null = CPC.write(result);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"JAL"{variable{"wire [31:0] link;
wire [4:0] linkReg;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_cpc;
wire [1:0] const;
wire [3:0] cpc_top;

const = \"00\";
tmp_cpc = CPC.read();
link = tmp_cpc;
cpc_top = tmp_cpc[31:28];
result = <cpc_top,targ,const>;
linkReg = \"11111\";"},
clk(3){"null = CPC.write(result);
null = FWUL0.forward1(linkReg,link);
null = FWUL1.forward1(linkReg,link);
null = FWUL2.forward1(linkReg,link);
null = FWUL3.forward1(linkReg,link);"},
clk(4){"null = FWUL0.forward3(linkReg,link);
null = FWUL1.forward3(linkReg,link);
null = FWUL2.forward3(linkReg,link);
null = FWUL3.forward3(linkReg,link);"},
clk(5){"null = FWUL0.forward5(linkReg,link);
null = FWUL1.forward5(linkReg,link);
null = FWUL2.forward5(linkReg,link);
null = FWUL3.forward5(linkReg,link);"},
clk(6){"null = GPR.write0(linkReg,link);
null = FWUL0.forward7(linkReg,link);
null = FWUL1.forward7(linkReg,link);
null = FWUL2.forward7(linkReg,link);
null = FWUL3.forward7(linkReg,link);"}
}
,"JR"{variable{"wire [31:0] target;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source;

tmp_source = GPR.read0(rs);
target = FWUL0.forward(rs,tmp_source);"},
clk(3){"null =CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"JALR"{variable{"wire [31:0] target;
wire [31:0] link;
wire [4:0] linkReg;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source;

link = CPC.read();
tmp_source = GPR.read0(rs);
target = FWUL0.forward(rs,tmp_source);"},
clk(3){"null = CPC.write(target);
linkReg = \"11111\";
null = FWUL0.forward1(linkReg,link);
null = FWUL1.forward1(linkReg,link);
null = FWUL2.forward1(linkReg,link);
null = FWUL3.forward1(linkReg,link);"},
clk(4){"null = FWUL0.forward3(linkReg,link);
null = FWUL1.forward3(linkReg,link);
null = FWUL2.forward3(linkReg,link);
null = FWUL3.forward3(linkReg,link);"},
clk(5){"null = FWUL0.forward5(linkReg,link);
null = FWUL1.forward5(linkReg,link);
null = FWUL2.forward5(linkReg,link);
null = FWUL3.forward5(linkReg,link);"},
clk(6){"null = GPR.write0(linkReg,link);
null = FWUL0.forward7(linkReg,link);
null = FWUL1.forward7(linkReg,link);
null = FWUL2.forward7(linkReg,link);
null = FWUL3.forward7(linkReg,link);"}
}
,"BEQ"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] target;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire cin;
wire cout;
wire [1:0] zero2;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [31:0] offset;
wire [31:0] tmp_cpc;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire zero;
wire cond;
wire [3:0] flag;

flag = ALU1.cmp(source0,source1);
zero = flag[2];
cond = zero =='1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BNE"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] target;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;
wire cin;
wire cout;
wire [1:0] zero2;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [31:0] offset;
wire [31:0] tmp_cpc;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire zero;
wire cond;
wire [3:0] flag;

flag = ALU1.cmp(source0,source1);
zero = flag[2];
cond = zero !='1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BLEZ"{variable{"wire [31:0] target;
wire [31:0] src0;
wire[31:0] source0;
wire[31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_cpc;
wire cout;
wire [31:0] offset;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [1:0] zero2;
wire cin;

tmp_source0 = GPR.read0(rs);
src0 = FWU0.forward(rs,tmp_source0);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire cond_tmp;
wire cond;
wire [3:0] flag;
wire N;
wire Z;

flag = ALU1.cmpz(src0);
N = flag[1];
Z = flag[2];
cond_tmp = N|Z;
cond = cond_tmp == '1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BGTZ"{variable{"wire [31:0] src0;
wire [31:0] target;
wire[31:0] source0;
wire[31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_cpc;
wire cout;
wire [31:0] offset;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [1:0] zero2;
wire cin;

tmp_source0 = GPR.read0(rs);
src0 = FWU0.forward(rs,tmp_source0);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire cond_tmp;
wire cond;
wire [3:0] flag;
wire N;
wire Z;

flag = ALU1.cmpz(src0);
N = flag[1];
Z = flag[2];
cond_tmp = N|Z;
cond = cond_tmp != '1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BLTZ"{variable{"wire [31:0] src0;
wire [31:0] target;
wire[31:0] source0;
wire[31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_cpc;
wire cout;
wire [31:0] offset;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [1:0] zero2;
wire cin;

tmp_source0 = GPR.read0(rs);
src0 = FWU0.forward(rs,tmp_source0);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire cond;
wire [3:0] flag;
wire N;

flag = ALU1.cmpz(src0);
N = flag[1];
cond = N == '1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BGEZ"{variable{"wire [31:0] src0;
wire [31:0] target;
wire[31:0] source0;
wire[31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_cpc;
wire cout;
wire [31:0] offset;
wire [31:0] ext_imm;
wire [29:0] tmp;
wire [1:0] zero2;
wire cin;

tmp_source0 = GPR.read0(rs);
src0 = FWU0.forward(rs,tmp_source0);
cin = '0';
zero2 = \"00\";
ext_imm = EXT1.sign(imm);
tmp = ext_imm[29:0];
offset = <tmp,zero2>;
tmp_cpc = CPC.read();
<target,cout> = ADD1.adc(tmp_cpc,offset,cin);"},
clk(3){"wire cond;
wire [3:0] flag;
wire N;

flag = ALU1.cmpz(src0);
N = flag[1];
cond = N != '1';
null = [cond] CPC.write(target);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"ADD"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.add(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"ADDI"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.add(source0,source1);
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"ADDU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.addu(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"ADDIU"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.addu(source0,source1);
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"SUB"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.sub(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SUBU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.subu(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"MULT"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] resulthi;
wire [31:0] resultlo;
wire [63:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"result = MUL1.mul(source0,source1);
resulthi = result[63:32];
resultlo = result[31:0];
null = LO.write(resultlo);
null = HI.write(resulthi);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"MULTU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] resulthi;
wire [31:0] resultlo;
wire [63:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"result = MUL1.mulu(source0,source1);
resulthi = result[63:32];
resultlo = result[31:0];
null = LO.write(resultlo);
null = HI.write(resulthi);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"DIV"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] resulthi;
wire [31:0] resultlo;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire flag;

<resultlo,resulthi,flag> = DIV1.div(source0,source1);
null = LO.write(resultlo);
null = HI.write(resulthi);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"DIVU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] resulthi;
wire [31:0] resultlo;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire flag;

<resultlo,resulthi,flag> = DIV1.divu(source0,source1);
null = LO.write(resultlo);
null = HI.write(resulthi);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"MFHI"{variable{"wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire zero1b;
wire one1b0;

one1b0 = '1';
zero1b = '0';
result = HI.read();"},
clk(3){"null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"MTHI"{variable{"wire [31:0] source0;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);"},
clk(3){"null = HI.write(source0);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"MFLO"{variable{"wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire zero1b;
wire one1b0;

one1b0 = '1';
zero1b = '0';
result = LO.read();"},
clk(3){"null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"MTLO"{variable{"wire [31:0] source0;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);"},
clk(3){"null = LO.write(source0);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"AND"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.and(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"ANDI"{variable{"wire [31:0] result;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.zero(imm);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.and(source0,source1);
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"OR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.or(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"ORI"{variable{"wire [31:0] result;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.zero(imm);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.or(source0,source1);
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"XOR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.xor(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"XORI"{variable{"wire [31:0] result;
wire [31:0] source0;
wire [31:0] source1;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.zero(imm);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.xor(source0,source1);
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"NOR"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;

<result,flag> = ALU1.nor(source0,source1);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SLL"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [23:0] zero24;

zero24 = \"000000000000000000000000\";

tmp_source0 = GPR.read0(rt);
source0 = FWUL0.forward(rt,tmp_source0);
source1 = <zero24,shamt>;"},
clk(3){"wire [4:0] shift;

shift = source1[4:0];
result = SFT1.sll(source0,shift);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SLLV"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [4:0] shift;

shift = source0[4:0];
result = SFT1.sll(source1,shift);
/*rs has the shamt*/
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SRL"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [23:0] zero24;

zero24 = \"000000000000000000000000\";

tmp_source0 = GPR.read0(rt);
source0 = FWUL0.forward(rt,tmp_source0);
source1 = <zero24,shamt>;"},
clk(3){"wire [4:0] shift;

shift = source1[4:0];
result = SFT1.srl(source0,shift);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SRLV"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [4:0] shift;

shift = source0[4:0];
result = SFT1.srl(source1,shift);
/*rs -> source1 has the shamt*/
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SRA"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [23:0] zero24;

zero24 = \"000000000000000000000000\";

tmp_source0 = GPR.read0(rt);
source0 = FWUL0.forward(rt,tmp_source0);
source1 = <zero24,shamt>;"},
clk(3){"wire [4:0] shift;

shift = source1[4:0];
result = SFT1.sra(source0,shift);
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SRAV"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [4:0] shift;

shift = source0[4:0];
result = SFT1.sra(source1,shift);
/*rs -> source1 has the shamt*/
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SLT"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;
wire [1:0] flag2;
wire NnV;
wire VnN;
wire cond;
wire [30:0] zero31;

zero31 = \"0000000000000000000000000000000\";

flag = ALU1.cmp(source0,source1);
flag2 = flag[1:0];

NnV = flag2 == \"10\";
VnN = flag == \"1001\";
cond = NnV | VnN;
result = <zero31,cond>;
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SLTI"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.sign(imm);"},
clk(3){"wire [3:0] flag;
wire [1:0] flag2;
wire NnV;
wire VnN;
wire cond;
wire [30:0] zero31;

zero31 = \"0000000000000000000000000000000\";

flag = ALU1.cmp(source0,source1);
flag2 = flag[1:0];

NnV = flag2 == \"10\";
VnN = flag == \"1001\";
cond = NnV | VnN;
result = <zero31,cond>;
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"SLTU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;
wire [31:0] tmp_source1;

tmp_source0 = GPR.read0(rs);
tmp_source1 = GPR.read1(rt);

source0 = FWUL0.forward(rs,tmp_source0);
source1 = FWUL1.forward(rt,tmp_source1);"},
clk(3){"wire [3:0] flag;
wire [1:0] flag2;
wire cond;
wire [30:0] zero31;

zero31 = \"0000000000000000000000000000000\";

flag = ALU1.cmpu(source0,source1);
flag2 = flag[3:2];
cond = flag2 == \"00\";
result = <zero31,cond>;
null = FWUL0.forward1(rd,result);
null = FWUL1.forward1(rd,result);
null = FWUL2.forward1(rd,result);
null = FWUL3.forward1(rd,result);"},
clk(4){"null = FWUL0.forward3(rd,result);
null = FWUL1.forward3(rd,result);
null = FWUL2.forward3(rd,result);
null = FWUL3.forward3(rd,result);"},
clk(5){"null = FWUL0.forward5(rd,result);
null = FWUL1.forward5(rd,result);
null = FWUL2.forward5(rd,result);
null = FWUL3.forward5(rd,result);"},
clk(6){"null = GPR.write0(rd,result);
null = FWUL0.forward7(rd,result);
null = FWUL1.forward7(rd,result);
null = FWUL2.forward7(rd,result);
null = FWUL3.forward7(rd,result);"}
}
,"SLTIU"{variable{"wire [31:0] source0;
wire [31:0] source1;
wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
source1 = EXT1.zero(imm);"},
clk(3){"wire [3:0] flag;
wire [1:0] flag2;
wire cond;
wire [30:0] zero31;

zero31 = \"0000000000000000000000000000000\";

flag = ALU1.cmpu(source0,source1);
flag2 = flag[3:2];
cond = flag2 == \"00\";
result = <zero31,cond>;
null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"NOP"{variable{"wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){""},
clk(3){""},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"LUI"{variable{"wire [31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire [15:0] zero16;

zero16 = \"0000000000000000\";
result = <imm,zero16>;"},
clk(3){"null = FWUL0.forward1(rt,result);
null = FWUL1.forward1(rt,result);
null = FWUL2.forward1(rt,result);
null = FWUL3.forward1(rt,result);"},
clk(4){"null = FWUL0.forward3(rt,result);
null = FWUL1.forward3(rt,result);
null = FWUL2.forward3(rt,result);
null = FWUL3.forward3(rt,result);"},
clk(5){"null = FWUL0.forward5(rt,result);
null = FWUL1.forward5(rt,result);
null = FWUL2.forward5(rt,result);
null = FWUL3.forward5(rt,result);"},
clk(6){"null = GPR.write0(rt,result);
null = FWUL0.forward7(rt,result);
null = FWUL1.forward7(rt,result);
null = FWUL2.forward7(rt,result);
null = FWUL3.forward7(rt,result);"}
}
,"SYSCALL"{variable{"wire [31:0] tmp_cpc;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"tmp_cpc = CPC.read();"},
clk(3){"wire [31:0] result;

result = \"00000000000000000000000001100000\";
null = SYSREG.write(tmp_cpc);
null = CPC.write(result);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"BREAK"{variable{"wire[31:0] tmp_cpc;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"tmp_cpc = CPC.read();"},
clk(3){"wire [31:0] result;

null = SYSREG.write(tmp_cpc);
result = \"00000000000000000000000000110000\";
null = CPC.write(result);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"SYSRET"{variable{"wire[31:0] result;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"result = SYSREG.read();"},
clk(3){"null = CPC.write(result);"},
clk(4){""},
clk(5){""},
clk(6){""}
}
,"LBm"{variable{"wire[31:0] source0;
wire[31:0] source1;
wire[31:0] addr;
wire[31:0] bigE_word;
wire [31:0] tmp_pc;"},clk(1){"wire[31:0] current_pc;
wire iramaddr_err; 
wire[63:0] inst0;

current_pc = CPC.read();
tmp_pc=current_pc;
<inst0,iramaddr_err> = Imem.ld_64(current_pc);
null = IReg.write(inst0);
null = CPC.inc();"},
clk(2){"wire[31:0] tmp_source0;

tmp_source0 = GPR.read0(rs);
source0 = FWUL0.forward(rs,tmp_source0);
//collect event regf read
source1 = EXT1.sign(imm);"},
clk(3){"wire[3:0] flag;

<addr,flag> = ALU1.add(source0,source1);
null = FWUL0.lock1(rt);
null = FWUL1.lock1(rt);
null = FWUL2.lock1(rt);
null = FWUL3.lock1(rt);"},
clk(4){"wire addr_err;
wire[31:0] result;
wire [7:0] byte0;
wire [7:0] byte1;
wire [7:0] byte2;
wire [7:0] byte3;

<result,addr_err> = Dmem.ld_8(addr);
byte0 = result[31:24];
byte1 = result[23:16];
byte2 = result[15:8];
byte3 = result[7:0];
bigE_word = <byte3, byte2, byte1, byte0>;
//collect event mem read
null = FWUL0.forward3(rt,bigE_word);
null = FWUL1.forward3(rt,bigE_word);
null = FWUL2.forward3(rt,bigE_word);
null = FWUL3.forward3(rt,bigE_word);
null = FWUL0.lock3(rt);
null = FWUL1.lock3(rt);
null = FWUL2.lock3(rt);
null = FWUL3.lock3(rt);"},
clk(5){"null = FWUL0.forward5(rt,bigE_word);
null = FWUL1.forward5(rt,bigE_word);
null = FWUL2.forward5(rt,bigE_word);
null = FWUL3.forward5(rt,bigE_word);"},
clk(6){"null = GPR.write0(rt,bigE_word);
//collect event regf write
null = FWUL0.forward7(rt,bigE_word);
null = FWUL1.forward7(rt,bigE_word);
null = FWUL2.forward7(rt,bigE_word);"}
}
}}

}
