<stg><name>receiver_Pipeline_VITIS_LOOP_79_2</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 96, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc42:0 %i = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc42:2 %icmp_ln79 = icmp_eq  i7 %i, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc42:3 %br_ln79 = br i1 %icmp_ln79, void %for.inc42.split, void %for.end43.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc42.split:3 %add_ln79 = add i7 %i, i7 127

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc42.split:4 %zext_ln81 = zext i7 %add_ln79

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:5 %delay_line_I_addr = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="delay_line_I_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="7">
<![CDATA[
for.inc42.split:7 %delay_line_I_load = load i7 %delay_line_I_addr

]]></Node>
<StgValue><ssdm name="delay_line_I_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:9 %delay_line_Q_addr = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="7">
<![CDATA[
for.inc42.split:11 %delay_line_Q_load = load i7 %delay_line_Q_addr

]]></Node>
<StgValue><ssdm name="delay_line_Q_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42.split:13 %store_ln79 = store i7 %add_ln79, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="7">
<![CDATA[
for.inc42.split:7 %delay_line_I_load = load i7 %delay_line_I_addr

]]></Node>
<StgValue><ssdm name="delay_line_I_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="7">
<![CDATA[
for.inc42.split:11 %delay_line_Q_load = load i7 %delay_line_Q_addr

]]></Node>
<StgValue><ssdm name="delay_line_Q_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end43.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="7">
<![CDATA[
for.inc42.split:0 %i_1_cast64 = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_1_cast64"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42.split:1 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42.split:2 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:6 %delay_line_I_addr_1 = getelementptr i18 %delay_line_I, i64 0, i64 %i_1_cast64

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="18" op_1_bw="7">
<![CDATA[
for.inc42.split:8 %store_ln81 = store i18 %delay_line_I_load, i7 %delay_line_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:10 %delay_line_Q_addr_1 = getelementptr i18 %delay_line_Q, i64 0, i64 %i_1_cast64

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="18" op_1_bw="7">
<![CDATA[
for.inc42.split:12 %store_ln82 = store i18 %delay_line_Q_load, i7 %delay_line_Q_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.split:14 %br_ln79 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="delay_line_I" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_line_I"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="delay_line_Q" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_line_Q"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i_1" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="i_1" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="49" from="i_1" to="i" fromId="6" toId="9">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="i" to="icmp_ln79" fromId="9" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln79" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="icmp_ln79" to="br_ln79" fromId="11" toId="12">
</dataflow>
<dataflow id="64" from="i" to="add_ln79" fromId="9" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln79" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="add_ln79" to="zext_ln81" fromId="13" toId="14">
</dataflow>
<dataflow id="68" from="delay_line_I" to="delay_line_I_addr" fromId="42" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_69" to="delay_line_I_addr" fromId="69" toId="15">
</dataflow>
<dataflow id="71" from="zext_ln81" to="delay_line_I_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="72" from="delay_line_I_addr" to="delay_line_I_load" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="delay_line_Q" to="delay_line_Q_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_69" to="delay_line_Q_addr" fromId="69" toId="17">
</dataflow>
<dataflow id="75" from="zext_ln81" to="delay_line_Q_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="76" from="delay_line_Q_addr" to="delay_line_Q_load" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="add_ln79" to="store_ln79" fromId="13" toId="19">
</dataflow>
<dataflow id="78" from="i_1" to="store_ln79" fromId="6" toId="19">
</dataflow>
<dataflow id="79" from="delay_line_I_addr" to="delay_line_I_load" fromId="15" toId="20">
</dataflow>
<dataflow id="80" from="delay_line_Q_addr" to="delay_line_Q_load" fromId="17" toId="21">
</dataflow>
<dataflow id="81" from="i" to="i_1_cast64" fromId="9" toId="22">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln79" fromId="82" toId="23">
</dataflow>
<dataflow id="85" from="StgValue_84" to="speclooptripcount_ln79" fromId="84" toId="23">
</dataflow>
<dataflow id="86" from="StgValue_84" to="speclooptripcount_ln79" fromId="84" toId="23">
</dataflow>
<dataflow id="87" from="StgValue_84" to="speclooptripcount_ln79" fromId="84" toId="23">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln79" fromId="88" toId="24">
</dataflow>
<dataflow id="91" from="empty_26" to="specloopname_ln79" fromId="90" toId="24">
</dataflow>
<dataflow id="92" from="delay_line_I" to="delay_line_I_addr_1" fromId="42" toId="25">
</dataflow>
<dataflow id="93" from="StgValue_69" to="delay_line_I_addr_1" fromId="69" toId="25">
</dataflow>
<dataflow id="94" from="i_1_cast64" to="delay_line_I_addr_1" fromId="22" toId="25">
</dataflow>
<dataflow id="95" from="delay_line_I_load" to="store_ln81" fromId="20" toId="26">
</dataflow>
<dataflow id="96" from="delay_line_I_addr_1" to="store_ln81" fromId="25" toId="26">
</dataflow>
<dataflow id="97" from="delay_line_Q" to="delay_line_Q_addr_1" fromId="43" toId="27">
</dataflow>
<dataflow id="98" from="StgValue_69" to="delay_line_Q_addr_1" fromId="69" toId="27">
</dataflow>
<dataflow id="99" from="i_1_cast64" to="delay_line_Q_addr_1" fromId="22" toId="27">
</dataflow>
<dataflow id="100" from="delay_line_Q_load" to="store_ln82" fromId="21" toId="28">
</dataflow>
<dataflow id="101" from="delay_line_Q_addr_1" to="store_ln82" fromId="27" toId="28">
</dataflow>
<dataflow id="102" from="icmp_ln79" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="103" from="icmp_ln79" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
