
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193013                       # Simulator instruction rate (inst/s)
host_op_rate                                   248618                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268007                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379776                       # Number of bytes of host memory used
host_seconds                                 41054.83                       # Real time elapsed on the host
sim_insts                                  7924098692                       # Number of instructions simulated
sim_ops                                   10206974996                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        88320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       314624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       196608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       317312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       111104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1548672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34176                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       498048                       # Number of bytes written to this memory
system.physmem.bytes_written::total            498048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          690                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12099                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3891                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3891                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       372263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8026928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28594476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       314097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17868639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       302464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17857006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28838773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       465329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10097642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140750431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       372263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       314097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       302464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       465329                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3106072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45264892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45264892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45264892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       372263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8026928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28594476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       314097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17868639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       302464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17857006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28838773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       465329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10097642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186015323                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122795                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301333     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287899                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378969                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822593                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181263     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893755                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050741                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331617                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508546     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666137                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2362181                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1966680                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215832                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       901455                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          861460                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          254105                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10034                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20544514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12960202                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2362181                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1115565                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2700864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         602895                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1043665                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1276885                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       206186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24674130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21973266     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          165310      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          207761      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          332594      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          139679      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          178713      0.72%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          208525      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95882      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1372400      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24674130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491177                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20423313                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1176850                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2687854                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1316                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        384795                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       359403                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15843614                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1612                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        384795                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20444507                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          66172                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1052543                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2667932                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        58174                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15745063                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8348                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     21988460                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     73214861                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     73214861                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18369328                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3619112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3795                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           204036                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1477447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       770771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8788                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       170895                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15372372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14735692                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15504                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1885321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3862529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24674130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18435019     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2841031     11.51%     86.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1164718      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       653197      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       884178      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       273438      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       267489      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       143682      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11378      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24674130                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101710     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13996     10.86%     89.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13181     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12412007     84.23%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201504      1.37%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1352216      9.18%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       768144      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14735692                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558466                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128887                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     54289905                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17261590                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14350947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14864579                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        11009                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       283451                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11958                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        384795                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50451                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6502                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15376188                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1477447                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       770771                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1973                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249070                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14479390                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329478                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2097511                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2047116                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768033                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548753                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14351039                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14350947                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8597114                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23095029                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543885                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372250                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10687007                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13168892                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2207351                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217478                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24289335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18716845     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2823652     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1025349      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       510359      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       467572      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       196613      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194500      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92448      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       261997      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24289335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10687007                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13168892                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1952804                       # Number of memory references committed
system.switch_cpus1.commit.loads              1193991                       # Number of loads committed
system.switch_cpus1.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1908779                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11856306                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       271938                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       261997                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39403503                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           31137314                       # The number of ROB writes
system.switch_cpus1.timesIdled                 313433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1711877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10687007                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13168892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10687007                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.468980                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.468980                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405026                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405026                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65147143                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20052536                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14650257                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2039350                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1668260                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201672                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       840756                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          802169                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          208975                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19780961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11575009                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2039350                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1011144                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2424564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         587381                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        583263                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1218656                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       202794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23170162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20745598     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          131862      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          207808      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          329389      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          136636      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          152716      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163247      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          106042      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1196864      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23170162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438680                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19597612                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       768406                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2416826                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6218                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        381099                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       333793                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14131337                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1620                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        381099                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19628796                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         203413                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       475764                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2392369                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        88708                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14121251                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2076                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24451                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        32941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5370                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19601713                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     65685807                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     65685807                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16690017                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2911686                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           264157                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1346416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       723023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        21840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       165001                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14099754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13327178                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17238                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1810481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4071285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23170162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17551294     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2255765      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1231670      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       841530      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       786958      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       224819      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       176825      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59802      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        41499      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23170162                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3185     12.85%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9482     38.26%     51.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12116     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11164704     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       210901      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1614      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1231726      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       718233      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13327178                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.505085                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              24783                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001860                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49866535                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15913987                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13109452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13351961                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        39748                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       244777                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        22497                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          868                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        381099                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         139343                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12260                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14103371                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1346416                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       723023                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1966                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       116958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       115625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       232583                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13134746                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1157905                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1875741                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1847441                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717836                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.497792                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13109679                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13109452                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7665110                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20027588                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.496833                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382728                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9804035                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12017159                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2086252                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       205617                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22789063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17908537     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2363745     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       921536      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       495984      2.18%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369937      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       206876      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       128672      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113978      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       279798      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22789063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9804035                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12017159                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1802163                       # Number of memory references committed
system.switch_cpus2.commit.loads              1101637                       # Number of loads committed
system.switch_cpus2.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1724862                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10828530                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       244162                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       279798                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36612611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28587962                       # The number of ROB writes
system.switch_cpus2.timesIdled                 321873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3215845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9804035                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12017159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9804035                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.691342                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.691342                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.371562                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.371562                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59228800                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18173172                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13179350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1930507                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1728820                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154970                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1306194                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276691                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112358                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4638                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20504145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10975915                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1930507                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1389049                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2447545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         509414                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        490408                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1241340                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23795704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.751468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21348159     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          379011      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184167      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373742      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114451      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348129      1.46%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52964      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86214      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908867      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23795704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073164                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415975                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20323779                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       675798                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2442427                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2056                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351643                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177479                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12237086                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4648                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351643                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20345168                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         427963                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       181665                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2421023                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68236                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12218089                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9442                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15967247                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55306425                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55306425                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12919571                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3047676                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1588                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158122                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2243644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2955                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78958                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12153175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11369417                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7622                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2214112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4557286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23795704                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477793                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088807                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18811235     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1543104      6.48%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1700219      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       972819      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       493717      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       124080      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144324      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3442      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2764      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23795704                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18758     57.61%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7581     23.28%     80.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6220     19.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8890947     78.20%     78.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86420      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2047189     18.01%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       344076      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11369417                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.430888                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32559                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46574719                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14368918                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11078467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11401976                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8670                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       458879                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8596                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351643                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         352844                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8045                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12154775                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2243644                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347309                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163915                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11227005                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2018460                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142412                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2362495                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1709864                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            344035                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.425491                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11081234                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11078467                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6713978                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14469301                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.419861                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.464015                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8846332                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9923924                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2231308                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153814                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23444061                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.423302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19768961     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1430593      6.10%     90.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       932306      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       290300      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491545      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93293      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58806      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53718      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       324539      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23444061                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8846332                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9923924                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2123478                       # Number of memory references committed
system.switch_cpus3.commit.loads              1784765                       # Number of loads committed
system.switch_cpus3.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1526028                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8661597                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120593                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       324539                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35274728                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24662373                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2590303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8846332                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9923924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8846332                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.982706                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.982706                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335266                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335266                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52245785                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14398844                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13056936                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1580                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1930858                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1729110                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       154909                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1306916                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1276504                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          112275                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4597                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20501495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10977820                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1930858                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1388779                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2448026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         509749                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        482363                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1241196                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       151655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23785884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.515490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.751972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21337858     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          379369      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          183930      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          373942      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          114413      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          348131      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           52991      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           85933      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          909317      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23785884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073177                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416047                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20321831                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       667087                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2442955                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1972                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        352038                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       177559                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1962                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12238880                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4667                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        352038                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20343162                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         418847                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       182493                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2421457                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        67881                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12219900                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9324                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        51238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15970231                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     55315078                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55315078                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12917193                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3053021                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1593                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          809                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           157710                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2243983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       347426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3012                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78879                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12155325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11370581                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7527                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2217478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4563962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23785884                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.478039                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.089153                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18802031     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1542086      6.48%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1700155      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       972506      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       494324      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       124340      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       144213      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3439      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2790      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23785884                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18717     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7611     23.37%     80.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6233     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8891783     78.20%     78.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        86421      0.76%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2047495     18.01%     96.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       344097      3.03%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11370581                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.430932                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32561                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46567130                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14374442                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11079829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11403142                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8713                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       459361                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8797                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        352038                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         344055                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8058                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12156933                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2243983                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       347426                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          808                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       104480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        59465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       163945                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11228619                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2018749                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       141958                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2362814                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1710146                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            344065                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.425552                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11082591                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11079829                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6714632                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14469631                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.419913                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.464050                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8844966                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9922243                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2235115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1583                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       153757                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23433846                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.423415                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.294710                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19759699     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1429957      6.10%     90.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       932307      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       289673      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       491855      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93405      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        58888      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53616      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       324446      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23433846                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8844966                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9922243                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2123248                       # Number of memory references committed
system.switch_cpus4.commit.loads              1784619                       # Number of loads committed
system.switch_cpus4.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1525795                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8660080                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       120561                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       324446                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35266732                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24667052                       # The number of ROB writes
system.switch_cpus4.timesIdled                 462170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2600123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8844966                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9922243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8844966                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.983167                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.983167                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335214                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335214                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        52252606                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14400560                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13058953                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1582                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2038721                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1667641                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201293                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       840209                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          801228                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209114                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9017                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19775462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11572578                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2038721                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1010342                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2423325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         585924                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        579758                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1217988                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       202420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23158872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20735547     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          131808      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          207216      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          329493      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          135872      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152354      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          163244      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106437      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1196901      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23158872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077265                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438588                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19591540                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       765520                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2415474                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6282                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        380055                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       333801                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14128345                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        380055                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19622755                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         208234                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       468686                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2390918                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88211                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14118339                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2181                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24434                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        32831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4859                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19600750                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65673028                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65673028                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16692577                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2908166                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           265379                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1345894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       722966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21755                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164234                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14096823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13325588                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17283                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1807479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4066082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23158872                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575399                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268184                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17540612     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2255319      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1231651      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       842283      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       785850      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       224973      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       176915      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59789      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41480      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23158872                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3178     12.83%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9479     38.26%     51.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12121     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11163209     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       210842      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1231620      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       718302      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13325588                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505025                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24778                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49852109                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15908037                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13107468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13350366                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39279                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       244073                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22330                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          861                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        380055                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         143764                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12197                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14100426                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1345894                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       722966                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1953                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232051                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13132882                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1157709                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       192706                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1875645                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1847230                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            717936                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.497721                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13107694                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13107468                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7665604                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20026034                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.496758                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382782                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9805540                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12019015                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2081451                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205213                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22778817                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527640                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380343                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17898268     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2363962     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       920495      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       496280      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       370109      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       207337      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       128290      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114246      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       279830      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22778817                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9805540                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12019015                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1802455                       # Number of memory references committed
system.switch_cpus5.commit.loads              1101819                       # Number of loads committed
system.switch_cpus5.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1725147                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10830176                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244193                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       279830                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36599388                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28581032                       # The number of ROB writes
system.switch_cpus5.timesIdled                 321223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3227135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9805540                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12019015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9805540                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.690928                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.690928                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.371619                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.371619                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59219339                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18172318                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13176669                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2144431                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1754418                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       210776                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       881411                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          842167                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          221502                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9576                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20636051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11994117                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2144431                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1063669                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2502652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         577243                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        561143                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1263866                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       210810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24063580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.612067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.954058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21560928     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          116696      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185429      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          250657      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          257173      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          218322      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          122626      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          181051      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1170698      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24063580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081272                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454564                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20425307                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       773969                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2497893                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2939                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        363470                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       352950                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14714875                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        363470                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20481887                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         142068                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       502984                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2444972                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       128197                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14708354                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         18288                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        55321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20524356                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68424239                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68424239                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17759010                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2765313                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3642                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           385330                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1377461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       745411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8718                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       216070                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14688625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13938285                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2153                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1643366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3946813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24063580                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579227                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268848                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18136751     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2460561     10.23%     85.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1240532      5.16%     90.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       914470      3.80%     94.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       721411      3.00%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       294309      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       185830      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        96647      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        13069      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24063580                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2678     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8531     36.60%     48.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12099     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11721659     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       207976      1.49%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1746      0.01%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1264077      9.07%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       742827      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13938285                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528245                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              23308                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51965611                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16335706                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13725371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13961593                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        28320                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       223494                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11315                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        363470                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         111576                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12581                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14692304                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1377461                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       745411                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1896                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       121804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       118906                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       240710                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13742834                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1188310                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       195451                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1931070                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1952492                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            742760                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520838                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13725499                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13725371                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7879363                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         21234187                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520176                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371070                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10352962                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12739560                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1952721                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3525                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       213202                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23700110                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.537532                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.381485                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18447466     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2616086     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       976655      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       465848      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       409048      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       226375      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       187606      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        89291      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       281735      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23700110                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10352962                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12739560                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1888057                       # Number of memory references committed
system.switch_cpus6.commit.loads              1153965                       # Number of loads committed
system.switch_cpus6.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1837239                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11478101                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       262379                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       281735                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38110578                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29748078                       # The number of ROB writes
system.switch_cpus6.timesIdled                 314550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2322427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10352962                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12739560                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10352962                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548643                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548643                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392366                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392366                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        61853416                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19119402                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13641111                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3522                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2146621                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1756419                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       210988                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       880862                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          842675                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          221664                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20658486                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12002364                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2146621                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1064339                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2505113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         576634                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        555292                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1265093                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       210998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24081804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21576691     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          117060      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          186304      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          251068      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          257720      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          218777      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          121138      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          180687      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1172359      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24081804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081355                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454876                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20447816                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       768065                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2500324                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        362650                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       353077                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14724372                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        362650                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20504171                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         143890                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       495216                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2447582                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       128293                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14718070                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18707                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        55229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20541973                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68466123                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68466123                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17791145                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2750823                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           384924                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1378119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       745940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8820                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       180104                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14698088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13954451                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2165                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1629173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3908216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24081804                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579460                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270667                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18174349     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2430431     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1233169      5.12%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       926845      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       726860      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       293841      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       186831      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        96308      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        13170      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24081804                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2485     10.59%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8537     36.40%     46.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12433     53.01%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11735557     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       208348      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1265274      9.07%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       743523      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13954451                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528858                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23455                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52016326                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16330958                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13742695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13977906                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28941                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       222065                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10529                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        362650                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112926                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12644                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14701754                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1378119                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       745940                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       121964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       241010                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13760051                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1190807                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       194400                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1934269                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1956115                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            743462                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521490                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13742827                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13742695                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7890469                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21255601                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520833                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371218                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10371646                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12762611                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1939143                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       213417                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23719154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538072                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.385974                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18480291     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2597931     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       980243      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       467217      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       395953      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       226224      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       196779      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        89191      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       285325      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23719154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10371646                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12762611                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1891465                       # Number of memory references committed
system.switch_cpus7.commit.loads              1156054                       # Number of loads committed
system.switch_cpus7.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1840573                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11498866                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       262859                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       285325                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38135505                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29766184                       # The number of ROB writes
system.switch_cpus7.timesIdled                 314802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2304203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10371646                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12762611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10371646                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544052                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544052                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393074                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393074                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        61931504                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19144659                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13652167                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3524                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307097                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683194                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300809                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28675890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712449451                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741125341                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28675890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713599327                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742275217                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28675890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713599327                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742275217                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509985.290623                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517545.629190                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510078.146533                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517625.674338                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510078.146533                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517625.674338                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26160746                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612115047                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638275793                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26160746                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613121323                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639282069                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26160746                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613121323                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639282069                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747449.885714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438163.956335                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445723.319134                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747449.885714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438256.842745                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445803.395397                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747449.885714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438256.842745                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445803.395397                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           722                       # number of replacements
system.l21.tagsinuse                      4095.331657                       # Cycle average of tags in use
system.l21.total_refs                          253697                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4818                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.656081                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          122.331657                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.797813                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   331.874745                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3611.327442                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029866                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007275                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.081024                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.881672                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999837                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3172                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3174                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l21.Writeback_hits::total                 1028                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           19                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3191                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3191                       # number of overall hits
system.l21.overall_hits::total                   3193                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          690                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  722                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          690                       # number of demand (read+write) misses
system.l21.demand_misses::total                   722                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          690                       # number of overall misses
system.l21.overall_misses::total                  722                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     50511144                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    323972838                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      374483982                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     50511144                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    323972838                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       374483982                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     50511144                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    323972838                       # number of overall miss cycles
system.l21.overall_miss_latency::total      374483982                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3862                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3896                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3881                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3915                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3881                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3915                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178664                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.185318                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.177789                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184419                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.177789                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184419                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 469525.852174                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518675.875346                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 469525.852174                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518675.875346                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 469525.852174                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518675.875346                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 428                       # number of writebacks
system.l21.writebacks::total                      428                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          690                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             722                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          690                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              722                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          690                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             722                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    274138325                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    322344369                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    274138325                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    322344369                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    274138325                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    322344369                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178664                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.185318                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.177789                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184419                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.177789                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184419                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 397301.920290                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446460.344875                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 397301.920290                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446460.344875                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 397301.920290                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446460.344875                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2492                       # number of replacements
system.l22.tagsinuse                      4095.513420                       # Cycle average of tags in use
system.l22.total_refs                          324779                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6586                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.313544                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.062353                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.637702                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   941.305656                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3093.507709                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.229811                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.755251                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999881                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4707                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4708                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1490                       # number of Writeback hits
system.l22.Writeback_hits::total                 1490                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4721                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4722                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4721                       # number of overall hits
system.l22.overall_hits::total                   4722                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2457                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2491                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2458                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2492                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2458                       # number of overall misses
system.l22.overall_misses::total                 2492                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33133643                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1254100041                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1287233684                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       789161                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       789161                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33133643                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1254889202                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1288022845                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33133643                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1254889202                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1288022845                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7164                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7199                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1490                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1490                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7179                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7214                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7179                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7214                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.342965                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.346020                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.066667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.342388                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.345439                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.342388                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.345439                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 510419.227106                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 516753.787234                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       789161                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       789161                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 510532.628967                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 516863.099920                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 510532.628967                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 516863.099920                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 543                       # number of writebacks
system.l22.writebacks::total                      543                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2457                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2491                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2458                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2492                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2458                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2492                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1077687441                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1108379884                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       717361                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       717361                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1078404802                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1109097245                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1078404802                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1109097245                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.342965                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.346020                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.342388                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.345439                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.342388                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.345439                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 438619.227106                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 444953.787234                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       717361                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       717361                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 438732.628967                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 445063.099920                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 438732.628967                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 445063.099920                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1563                       # number of replacements
system.l23.tagsinuse                      4095.873701                       # Cycle average of tags in use
system.l23.total_refs                          180333                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5659                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.866584                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.848010                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    21.817801                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   763.672299                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3256.535591                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005327                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.186443                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.795053                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4019                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4020                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l23.Writeback_hits::total                  692                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4025                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4026                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4025                       # number of overall hits
system.l23.overall_hits::total                   4026                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1536                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1563                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1536                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1563                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1536                       # number of overall misses
system.l23.overall_misses::total                 1563                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     17462432                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    675408352                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      692870784                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     17462432                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    675408352                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       692870784                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     17462432                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    675408352                       # number of overall miss cycles
system.l23.overall_miss_latency::total      692870784                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5555                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5583                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5561                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5589                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5561                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5589                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.276508                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.279957                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.276209                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.279656                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.276209                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.279656                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 646756.740741                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 439718.979167                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 443295.447217                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 646756.740741                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 439718.979167                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 443295.447217                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 646756.740741                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 439718.979167                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 443295.447217                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 253                       # number of writebacks
system.l23.writebacks::total                      253                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1536                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1563                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1536                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1563                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1536                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1563                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     15521167                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    565057228                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    580578395                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     15521167                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    565057228                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    580578395                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     15521167                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    565057228                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    580578395                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.276508                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.279957                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.276209                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.279656                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.276209                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.279656                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 574858.037037                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 367875.799479                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 371451.308381                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 574858.037037                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 367875.799479                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 371451.308381                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 574858.037037                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 367875.799479                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 371451.308381                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1561                       # number of replacements
system.l24.tagsinuse                      4095.871603                       # Cycle average of tags in use
system.l24.total_refs                          180341                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5657                       # Sample count of references to valid blocks.
system.l24.avg_refs                         31.879265                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.848349                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    21.144296                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   764.533949                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3256.345009                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013147                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005162                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.186654                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.795006                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4025                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4026                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             694                       # number of Writeback hits
system.l24.Writeback_hits::total                  694                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4031                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4032                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4031                       # number of overall hits
system.l24.overall_hits::total                   4032                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1535                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1561                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1535                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1561                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1535                       # number of overall misses
system.l24.overall_misses::total                 1561                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     19038326                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    672638020                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      691676346                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     19038326                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    672638020                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       691676346                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     19038326                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    672638020                       # number of overall miss cycles
system.l24.overall_miss_latency::total      691676346                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5560                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5587                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          694                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              694                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5566                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5593                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5566                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5593                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.276079                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.279399                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.275782                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.279099                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.275782                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.279099                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 732243.307692                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 438200.664495                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 443098.235746                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 732243.307692                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 438200.664495                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 443098.235746                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 732243.307692                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 438200.664495                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 443098.235746                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 253                       # number of writebacks
system.l24.writebacks::total                      253                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1535                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1561                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1535                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1561                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1535                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1561                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     17170379                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    562376166                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    579546545                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     17170379                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    562376166                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    579546545                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     17170379                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    562376166                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    579546545                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.276079                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.279399                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.275782                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.279099                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.275782                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.279099                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 660399.192308                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 366368.837785                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 371266.204356                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 660399.192308                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 366368.837785                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 371266.204356                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 660399.192308                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 366368.837785                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 371266.204356                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2513                       # number of replacements
system.l25.tagsinuse                      4095.521117                       # Cycle average of tags in use
system.l25.total_refs                          324770                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6607                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.155441                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.876090                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.615208                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   956.543344                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3078.486474                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009003                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005765                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.233531                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.751584                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4699                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4700                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1488                       # number of Writeback hits
system.l25.Writeback_hits::total                 1488                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4713                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4714                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4713                       # number of overall hits
system.l25.overall_hits::total                   4714                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2479                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2513                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2479                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2513                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2479                       # number of overall misses
system.l25.overall_misses::total                 2513                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26128337                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1268910417                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1295038754                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26128337                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1268910417                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1295038754                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26128337                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1268910417                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1295038754                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7178                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7213                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1488                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1488                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7192                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7227                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7192                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7227                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.345361                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.348399                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.344689                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.347724                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.344689                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.347724                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511863.822912                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515335.755671                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511863.822912                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515335.755671                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511863.822912                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515335.755671                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 544                       # number of writebacks
system.l25.writebacks::total                      544                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2479                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2513                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2479                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2513                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2479                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2513                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1090886670                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1114573684                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1090886670                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1114573684                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1090886670                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1114573684                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.345361                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.348399                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.347724                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.347724                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 440051.097217                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443523.153203                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 440051.097217                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443523.153203                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 440051.097217                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443523.153203                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           908                       # number of replacements
system.l26.tagsinuse                      4095.292615                       # Cycle average of tags in use
system.l26.total_refs                          265950                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5004                       # Sample count of references to valid blocks.
system.l26.avg_refs                         53.147482                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.252542                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    32.610586                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   413.111883                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3571.317603                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019105                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007962                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.100857                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.871904                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3316                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3318                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l26.Writeback_hits::total                 1021                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3334                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3336                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3334                       # number of overall hits
system.l26.overall_hits::total                   3336                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          869                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  909                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          869                       # number of demand (read+write) misses
system.l26.demand_misses::total                   909                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          869                       # number of overall misses
system.l26.overall_misses::total                  909                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     39125280                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    408966460                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      448091740                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     39125280                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    408966460                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       448091740                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     39125280                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    408966460                       # number of overall miss cycles
system.l26.overall_miss_latency::total      448091740                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4185                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4227                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4203                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4245                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4203                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4245                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.207646                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.215046                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.206757                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.214134                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.206757                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.214134                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       978132                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 470617.330265                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 492950.209021                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       978132                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 470617.330265                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 492950.209021                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       978132                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 470617.330265                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 492950.209021                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 484                       # number of writebacks
system.l26.writebacks::total                      484                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          868                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             908                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          868                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              908                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          868                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             908                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     36250546                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    346167768                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    382418314                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     36250546                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    346167768                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    382418314                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     36250546                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    346167768                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    382418314                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.207407                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.214810                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.206519                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.213899                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.206519                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.213899                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 906263.650000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 398810.792627                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 421165.544053                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 906263.650000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 398810.792627                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 421165.544053                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 906263.650000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 398810.792627                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 421165.544053                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           907                       # number of replacements
system.l27.tagsinuse                      4095.295106                       # Cycle average of tags in use
system.l27.total_refs                          265958                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.159704                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           79.206403                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    32.913876                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   413.944254                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3569.230574                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008036                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.101061                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.871394                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3323                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1023                       # number of Writeback hits
system.l27.Writeback_hits::total                 1023                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3341                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3341                       # number of overall hits
system.l27.overall_hits::total                   3343                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          868                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          868                       # number of demand (read+write) misses
system.l27.demand_misses::total                   907                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          868                       # number of overall misses
system.l27.overall_misses::total                  907                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39169210                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    396277720                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      435446930                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39169210                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    396277720                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       435446930                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39169210                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    396277720                       # number of overall miss cycles
system.l27.overall_miss_latency::total      435446930                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4191                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4232                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1023                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1023                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4209                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4250                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4209                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4250                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.207110                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.214319                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.206225                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.213412                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.206225                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.213412                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1004338.717949                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 456541.152074                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 480095.843440                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1004338.717949                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 456541.152074                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 480095.843440                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1004338.717949                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 456541.152074                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 480095.843440                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 481                       # number of writebacks
system.l27.writebacks::total                      481                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          867                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          867                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          867                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36368970                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    333107460                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    369476430                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36368970                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    333107460                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    369476430                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36368970                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    333107460                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    369476430                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206872                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.214083                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205987                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.213176                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205987                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.213176                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 932537.692308                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 384206.989619                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 407810.629139                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 932537.692308                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 384206.989619                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 407810.629139                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 932537.692308                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 384206.989619                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 407810.629139                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34974446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34974446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581895136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581895136                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826641816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826641816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826641816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826641816                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236277.595710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236277.595710                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241368.296044                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241368.296044                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241368.296044                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241368.296044                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002815478                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002815478                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004958370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004958370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004958370                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004958370                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177741.133995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177741.133995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177585.857925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177585.857925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177585.857925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177585.857925                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.727742                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003065798                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2051259.300613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.727742                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050846                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.780012                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1276840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1276840                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1276840                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1276840                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1276840                       # number of overall hits
system.cpu1.icache.overall_hits::total        1276840                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     76092918                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     76092918                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     76092918                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     76092918                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     76092918                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     76092918                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1276885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1276885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1276885                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1276885                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1276885                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1276885                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1690953.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1690953.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1690953.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       811846                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       811846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50950804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50950804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50950804                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1498553.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3881                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148814032                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4137                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35971.484651                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.215613                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.784387                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.860217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.139783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1018303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1018303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       754992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        754992                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1942                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1942                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1837                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1773295                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1773295                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1773295                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1773295                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9931                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10040                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10040                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1386848076                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1386848076                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8122154                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8122154                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1394970230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1394970230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1394970230                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1394970230                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1028234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1028234                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       755101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       755101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1783335                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1783335                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1783335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1783335                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009658                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005630                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005630                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005630                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005630                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 139648.381432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 139648.381432                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74515.174312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74515.174312                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 138941.257968                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138941.257968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 138941.257968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138941.257968                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu1.dcache.writebacks::total             1028                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6069                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6069                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6159                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3881                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    536622717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    536622717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1341477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1341477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    537964194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    537964194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    537964194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    537964194                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138949.434749                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 138949.434749                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70604.052632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70604.052632                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 138614.839990                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 138614.839990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 138614.839990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 138614.839990                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.474165                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005676648                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1915574.567619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    26.474165                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.042427                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827683                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1218603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1218603                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1218603                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1218603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1218603                       # number of overall hits
system.cpu2.icache.overall_hits::total        1218603                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     53577538                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53577538                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     53577538                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53577538                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     53577538                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53577538                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1218656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1218656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1218656                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1218656                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1218656                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1218656                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1010896.943396                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1010896.943396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1010896.943396                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33487997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33487997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33487997                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 956799.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7179                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167203199                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7435                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22488.661601                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.507240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.492760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       842440                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         842440                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       697148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        697148                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1627                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1539588                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1539588                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1539588                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1539588                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18638                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18638                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18730                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18730                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4331914387                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4331914387                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     13562991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13562991                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4345477378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4345477378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4345477378                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4345477378                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       861078                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       861078                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       697240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       697240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1558318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1558318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1558318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1558318                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012019                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012019                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012019                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012019                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232423.778678                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232423.778678                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 147423.815217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 147423.815217                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 232006.266845                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 232006.266845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 232006.266845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 232006.266845                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1490                       # number of writebacks
system.cpu2.dcache.writebacks::total             1490                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11474                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11551                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7164                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7164                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7179                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7179                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1584034475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1584034475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1699061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1699061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1585733536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1585733536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1585733536                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1585733536                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004607                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004607                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221110.339894                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221110.339894                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 113270.733333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113270.733333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               548.147961                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919938480                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1657546.810811                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.487559                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.660402                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.036038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842404                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878442                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1241297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1241297                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1241297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1241297                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1241297                       # number of overall hits
system.cpu3.icache.overall_hits::total        1241297                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23224921                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23224921                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23224921                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23224921                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23224921                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23224921                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1241340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1241340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1241340                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1241340                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1241340                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1241340                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 540114.441860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 540114.441860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 540114.441860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 540114.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 540114.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 540114.441860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17785727                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17785727                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17785727                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17785727                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17785727                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17785727                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 635204.535714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 635204.535714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 635204.535714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 635204.535714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 635204.535714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 635204.535714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5561                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205258277                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5817                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35285.933815                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.052999                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.947001                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.750207                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.249793                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1850051                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1850051                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       337091                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        337091                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          790                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          790                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2187142                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2187142                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2187142                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2187142                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19317                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19317                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19317                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19317                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4460667301                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4460667301                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2135948                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2135948                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4462803249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4462803249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4462803249                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4462803249                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1869342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1869342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       337117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       337117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2206459                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2206459                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2206459                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2206459                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010320                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010320                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008755                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008755                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008755                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008755                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 231230.485771                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 231230.485771                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82151.846154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82151.846154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 231029.831185                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 231029.831185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 231029.831185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 231029.831185                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu3.dcache.writebacks::total              692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13736                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13736                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13756                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13756                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5555                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5555                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5561                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5561                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    951598798                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    951598798                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    951983398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    951983398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    951983398                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    951983398                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002520                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002520                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 171304.914131                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171304.914131                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 171189.246179                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 171189.246179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 171189.246179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 171189.246179                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               548.144173                       # Cycle average of tags in use
system.cpu4.icache.total_refs               919938337                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1660538.514440                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    21.813649                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.330524                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.034958                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843478                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.878436                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1241154                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1241154                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1241154                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1241154                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1241154                       # number of overall hits
system.cpu4.icache.overall_hits::total        1241154                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     25748099                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     25748099                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     25748099                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     25748099                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     25748099                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     25748099                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1241196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1241196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1241196                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1241196                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1241196                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1241196                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 613049.976190                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 613049.976190                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 613049.976190                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 613049.976190                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 613049.976190                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 613049.976190                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     19336409                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     19336409                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     19336409                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     19336409                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     19336409                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     19336409                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 716163.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 716163.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 716163.296296                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 716163.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 716163.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 716163.296296                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5566                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               205258513                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5822                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35255.670388                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   191.516392                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    64.483608                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.748111                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.251889                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1850366                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1850366                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       337005                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        337005                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          797                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          797                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          791                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          791                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2187371                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2187371                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2187371                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2187371                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19264                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19264                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           27                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19291                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19291                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19291                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19291                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4428913604                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4428913604                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2291523                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2291523                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4431205127                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4431205127                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4431205127                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4431205127                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1869630                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1869630                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       337032                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       337032                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2206662                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2206662                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2206662                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2206662                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010304                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010304                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000080                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000080                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008742                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008742                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008742                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008742                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229906.229444                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229906.229444                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84871.222222                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84871.222222                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229703.236069                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229703.236069                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229703.236069                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229703.236069                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          694                       # number of writebacks
system.cpu4.dcache.writebacks::total              694                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13704                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13704                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13725                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13725                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13725                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13725                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5560                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5560                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5566                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5566                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5566                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5566                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    949228409                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    949228409                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       389807                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       389807                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    949618216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    949618216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    949618216                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    949618216                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002522                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002522                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170724.533993                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170724.533993                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64967.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64967.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170610.531082                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170610.531082                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170610.531082                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170610.531082                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.869044                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005675980                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915573.295238                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.869044                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043059                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828316                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1217935                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1217935                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1217935                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1217935                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1217935                       # number of overall hits
system.cpu5.icache.overall_hits::total        1217935                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40724936                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40724936                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7192                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167203527                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7448                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22449.453142                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.539607                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.460393                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888827                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111173                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       842675                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         842675                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       697257                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        697257                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1627                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1539932                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1539932                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1539932                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1539932                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18667                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18667                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           92                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18759                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18759                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18759                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18759                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4360221712                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4360221712                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4368842530                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4368842530                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4368842530                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4368842530                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233579.134944                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233579.134944                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 232893.146223                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 232893.146223                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 232893.146223                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 232893.146223                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1488                       # number of writebacks
system.cpu5.dcache.writebacks::total             1488                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11567                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11567                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7192                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7192                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1598555804                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1598555804                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1599457432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1599457432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1599457432                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1599457432                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 222702.118139                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 222702.118139                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 222393.969967                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 222393.969967                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 222393.969967                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 222393.969967                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               509.553720                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999959647                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1934157.924565                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.553720                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055375                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.816592                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1263812                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1263812                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1263812                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1263812                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1263812                       # number of overall hits
system.cpu6.icache.overall_hits::total        1263812                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     49204669                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     49204669                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     49204669                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     49204669                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     49204669                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     49204669                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1263866                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1263866                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1263866                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1263866                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1263866                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1263866                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 911197.574074                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 911197.574074                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 911197.574074                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 911197.574074                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 911197.574074                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 911197.574074                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     39592173                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39592173                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     39592173                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39592173                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     39592173                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39592173                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 942670.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 942670.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 942670.785714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 942670.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 942670.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 942670.785714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4203                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152499269                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4459                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34200.329446                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.458397                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.541603                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.872884                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.127116                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       869402                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         869402                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       730611                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        730611                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1869                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1869                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1761                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1761                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1600013                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1600013                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1600013                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1600013                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        13369                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        13369                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          105                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        13474                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         13474                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        13474                       # number of overall misses
system.cpu6.dcache.overall_misses::total        13474                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2474869314                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2474869314                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8581432                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8581432                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2483450746                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2483450746                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2483450746                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2483450746                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       882771                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       882771                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       730716                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       730716                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1613487                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1613487                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1613487                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1613487                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015144                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015144                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000144                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008351                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008351                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 185120.002543                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 185120.002543                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81727.923810                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81727.923810                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 184314.290189                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 184314.290189                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 184314.290189                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 184314.290189                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu6.dcache.writebacks::total             1021                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         9184                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         9184                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         9271                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         9271                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         9271                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         9271                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4185                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4185                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4203                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4203                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4203                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4203                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    632180432                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    632180432                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1168463                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1168463                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    633348895                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    633348895                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    633348895                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    633348895                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004741                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004741                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002605                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002605                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002605                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002605                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 151058.645639                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 151058.645639                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64914.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64914.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 150689.720438                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 150689.720438                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 150689.720438                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 150689.720438                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.856950                       # Cycle average of tags in use
system.cpu7.icache.total_refs               999960872                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1937908.666667                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.856950                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055860                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817078                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1265037                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1265037                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1265037                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1265037                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1265037                       # number of overall hits
system.cpu7.icache.overall_hits::total        1265037                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     49903838                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     49903838                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     49903838                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     49903838                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     49903838                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     49903838                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1265093                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1265093                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1265093                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1265093                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1265093                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1265093                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 891139.964286                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 891139.964286                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 891139.964286                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 891139.964286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 891139.964286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 891139.964286                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     39634935                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39634935                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     39634935                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39634935                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     39634935                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39634935                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 966705.731707                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 966705.731707                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 966705.731707                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 966705.731707                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 966705.731707                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 966705.731707                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4209                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152501828                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4465                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34154.944681                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   224.425280                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    31.574720                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.876661                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.123339                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       870660                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         870660                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       731926                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        731926                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1854                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1762                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1602586                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1602586                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1602586                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1602586                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        13491                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13491                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          105                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13596                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13596                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13596                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13596                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2439052812                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2439052812                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8640167                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8640167                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2447692979                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2447692979                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2447692979                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2447692979                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       884151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       884151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       732031                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       732031                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1616182                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1616182                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1616182                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1616182                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015259                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015259                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008412                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008412                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008412                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008412                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 180791.106071                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 180791.106071                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82287.304762                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82287.304762                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 180030.375037                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 180030.375037                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 180030.375037                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 180030.375037                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1023                       # number of writebacks
system.cpu7.dcache.writebacks::total             1023                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9300                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9300                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         9387                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9387                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         9387                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9387                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4191                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4191                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4209                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4209                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4209                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4209                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    619895061                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    619895061                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1169005                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1169005                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    621064066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    621064066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    621064066                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    621064066                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002604                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002604                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 147911.014316                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 147911.014316                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64944.722222                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64944.722222                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 147556.204799                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 147556.204799                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 147556.204799                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 147556.204799                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
