$date
	Thu Nov 10 08:57:55 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_Example4 $end
$var wire 1 ! m_out $end
$var reg 1 " in_0 $end
$var reg 1 # in_1 $end
$var reg 1 $ in_2 $end
$var reg 1 % in_3 $end
$var reg 2 & select [1:0] $end
$scope module M4 $end
$var wire 1 " in_0 $end
$var wire 1 # in_1 $end
$var wire 1 $ in_2 $end
$var wire 1 % in_3 $end
$var wire 2 ' select [1:0] $end
$var reg 1 ! m_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b0 '
b0 &
x%
x$
0#
0"
0!
$end
#1010
1!
b1 &
b1 '
1$
1#
#5000
