Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Sat May 29 23:37:10 2021
| Host         : y-Bl running 64-bit Ubuntu 20.10
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 48331 |     0 |     70560 | 68.50 |
|   LUT as Logic             | 46562 |     0 |     70560 | 65.99 |
|   LUT as Memory            |  1769 |     0 |     28800 |  6.14 |
|     LUT as Distributed RAM |   752 |     0 |           |       |
|     LUT as Shift Register  |  1017 |     0 |           |       |
| CLB Registers              | 24902 |     0 |    141120 | 17.65 |
|   Register as Flip Flop    | 24902 |     0 |    141120 | 17.65 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  5424 |     0 |      8820 | 61.50 |
| F7 Muxes                   |   173 |     0 |     35280 |  0.49 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 244   |          Yes |           - |        Reset |
| 309   |          Yes |         Set |            - |
| 24308 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  8004 |     0 |      8820 | 90.75 |
|   CLBL                                     |  4755 |     0 |           |       |
|   CLBM                                     |  3249 |     0 |           |       |
| LUT as Logic                               | 46562 |     0 |     70560 | 65.99 |
|   using O5 output only                     |   314 |       |           |       |
|   using O6 output only                     | 37450 |       |           |       |
|   using O5 and O6                          |  8798 |       |           |       |
| LUT as Memory                              |  1769 |     0 |     28800 |  6.14 |
|   LUT as Distributed RAM                   |   752 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   752 |       |           |       |
|   LUT as Shift Register                    |  1017 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   945 |       |           |       |
|     using O5 and O6                        |    72 |       |           |       |
| CLB Registers                              | 24902 |     0 |    141120 | 17.65 |
|   Register driven from within the CLB      | 16258 |       |           |       |
|   Register driven from outside the CLB     |  8644 |       |           |       |
|     LUT in front of the register is unused |  6119 |       |           |       |
|     LUT in front of the register is used   |  2525 |       |           |       |
| Unique Control Sets                        |   815 |       |     17640 |  4.62 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   11 |     0 |       216 |  5.09 |
|   RAMB36/FIFO*    |   11 |     0 |       216 |  5.09 |
|     RAMB36E2 only |   11 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       196 |  2.55 |
|   BUFGCE             |    4 |     0 |        88 |  4.55 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT2     | 29950 |                 CLB |
| FDRE     | 24308 |            Register |
| LUT3     |  7374 |                 CLB |
| LUT4     |  6448 |                 CLB |
| LUT6     |  5976 |                 CLB |
| CARRY8   |  5424 |                 CLB |
| LUT5     |  4506 |                 CLB |
| RAMD32   |  1316 |                 CLB |
| LUT1     |  1106 |                 CLB |
| SRLC32E  |   755 |                 CLB |
| SRL16E   |   332 |                 CLB |
| FDSE     |   309 |            Register |
| FDCE     |   244 |            Register |
| RAMS32   |   188 |                 CLB |
| MUXF7    |   173 |                 CLB |
| FDPE     |    41 |            Register |
| RAMB36E2 |    11 |            BLOCKRAM |
| BUFGCE   |     4 |               Clock |
| SRLC16E  |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| u_ila_0                           |    1 |
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_signal_controller_wr_0_0 |    1 |
| design_1_rst_ps8_0_100M_0         |    1 |
| design_1_myip_0_0                 |    1 |
| design_1_blk_mem_gen_0_0          |    1 |
| design_1_axi_smc_0                |    1 |
| design_1_axi_bram_ctrl_0_0        |    1 |
| dbg_hub                           |    1 |
+-----------------------------------+------+


