// Seed: 1201712528
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    output tri0 id_2
);
  wire  id_4;
  logic id_5 = -1;
  not primCall (id_1, id_4);
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6
    , id_9,
    input tri1 id_7
);
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
