
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109518                       # Number of seconds simulated
sim_ticks                                109518488505                       # Number of ticks simulated
final_tick                               639156205815                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135110                       # Simulator instruction rate (inst/s)
host_op_rate                                   170582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6683709                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889000                       # Number of bytes of host memory used
host_seconds                                 16385.89                       # Real time elapsed on the host
sim_insts                                  2213892473                       # Number of instructions simulated
sim_ops                                    2795141291                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8974080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2820864                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11798272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1650048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1650048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22038                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 92174                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12891                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12891                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81941233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25756966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107728587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15066388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15066388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15066388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81941233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25756966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              122794974                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               262634266                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21379491                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17412779                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906155                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8407888                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8096983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230668                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86506                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192930293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120279441                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21379491                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10327651                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25419345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14569157                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799211                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903709                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236659067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211239722     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722871      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133089      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294402      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956647      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088937      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745915      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939527      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12537957      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236659067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457973                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190659546                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16877588                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275673                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112518                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3733738                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645549                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145229598                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51729                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3733738                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190919372                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13411509                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2338346                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132308                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123782                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145010937                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1961                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        430774                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7616                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202900964                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675809787                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675809787                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34450258                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32670                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16590                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3609040                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13957024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293572                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1736234                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144493681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137169557                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76215                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20039653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41363030                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          509                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236659067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286963                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178794623     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24396072     10.31%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12309664      5.20%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7978696      3.37%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580148      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585773      1.09%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183373      1.35%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777370      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53348      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236659067                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962471     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145975     11.42%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169533     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113736490     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006927      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606748      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803312      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137169557                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522284                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277979                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009317                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512352375                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164566730                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133366140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138447536                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146991                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1805424                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          727                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133222                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3733738                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12635109                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       319788                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144526350                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13957024                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842788                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16589                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        249569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          727                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199156                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134586992                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478904                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582565                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281627                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19214945                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802723                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.512450                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133368017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133366140                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79211312                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213472883                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.507802                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371060                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22070760                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927246                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232925329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183193119     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23298257     10.00%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10801959      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817298      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3650906      1.57%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542521      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536423      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101241      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2983605      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232925329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2983605                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374478847                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292808049                       # The number of ROB writes
system.switch_cpus0.timesIdled                2849203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25975199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626343                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626343                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380758                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380758                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608427705                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183762013                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137886308                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               262634266                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22945477                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18829155                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2144378                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9646540                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9029694                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2289583                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100685                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    205803642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125884439                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22945477                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11319277                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27142396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5936162                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9120469                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12444286                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2135242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    245839726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.986275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218697330     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2023591      0.82%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3660631      1.49%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2163840      0.88%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1776018      0.72%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1578115      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          875366      0.36%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2184764      0.89%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12880071      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    245839726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087367                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.479315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       204110949                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10826108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27063407                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66319                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3772940                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3770729                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154351594                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3772940                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       204413998                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         733301                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9166888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26808794                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       943802                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154305089                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        102797                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217418892                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    716120355                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    716120355                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184826034                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32592847                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36766                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18406                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2725572                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14319249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7729091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75098                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1749637                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153138702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146094516                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68681                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18027571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37121956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    245839726                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184998728     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24215292      9.85%     85.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12672330      5.15%     90.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8925009      3.63%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8931198      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3192958      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2439418      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       284897      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179896      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    245839726                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53600     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174439     44.60%     58.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163056     41.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123271378     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1998941      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18360      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13096304      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7709533      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146094516                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556266                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             391095                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    538488534                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171203287                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143603255                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146485611                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       298417                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2309623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        92217                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3772940                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         521082                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57751                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153175468                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14319249                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7729091                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18406                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1235947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2354803                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144428777                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12996679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1665739                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20706208                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20464826                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7709529                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549924                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143603313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143603255                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84034974                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228837927                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546780                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367225                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107462411                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132462414                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20713313                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2162505                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    242066786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187990560     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26372997     10.89%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10120924      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5331447      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4523835      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2148807      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1011285      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1589305      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2977626      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    242066786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107462411                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132462414                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19646491                       # Number of memory references committed
system.switch_cpus1.commit.loads             12009617                       # Number of loads committed
system.switch_cpus1.commit.membars              18360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19218904                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119250238                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2739679                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2977626                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           392264887                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310124407                       # The number of ROB writes
system.switch_cpus1.timesIdled                3033342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16794540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107462411                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132462414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107462411                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.443964                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.443964                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409171                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409171                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649440397                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200597525                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142951533                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36720                       # number of misc regfile writes
system.l20.replacements                         70349                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           34191                       # Total number of references to valid blocks.
system.l20.sampled_refs                         70861                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.482508                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.107303                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.060097                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   506.245572                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             2.587028                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006069                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000117                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.988761                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.005053                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        26058                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  26058                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8115                       # number of Writeback hits
system.l20.Writeback_hits::total                 8115                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        26058                       # number of demand (read+write) hits
system.l20.demand_hits::total                   26058                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        26058                       # number of overall hits
system.l20.overall_hits::total                  26058                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70110                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70120                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70110                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70120                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70110                       # number of overall misses
system.l20.overall_misses::total                70120                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1969200                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14887507396                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14889476596                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1969200                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14887507396                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14889476596                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1969200                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14887507396                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14889476596                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96168                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8115                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8115                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96168                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96178                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96168                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96178                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.729037                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.729065                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.729037                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.729065                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.729037                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.729065                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       196920                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 212344.992098                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 212342.792299                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       196920                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 212344.992098                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 212342.792299                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       196920                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 212344.992098                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 212342.792299                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6643                       # number of writebacks
system.l20.writebacks::total                     6643                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70110                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70120                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70110                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70120                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70110                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70120                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1369983                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10684953094                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10686323077                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1369983                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10684953094                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10686323077                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1369983                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10684953094                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10686323077                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.729037                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.729065                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.729037                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.729065                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.729037                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.729065                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136998.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152402.697105                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152400.500242                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 136998.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152402.697105                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152400.500242                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 136998.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152402.697105                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152400.500242                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22138                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           21413                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22650                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.945386                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.499411                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.261291                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   498.822207                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             8.417090                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008788                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000510                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.974262                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.016440                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        13194                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  13194                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7629                       # number of Writeback hits
system.l21.Writeback_hits::total                 7629                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        13194                       # number of demand (read+write) hits
system.l21.demand_hits::total                   13194                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        13194                       # number of overall hits
system.l21.overall_hits::total                  13194                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22038                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22054                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22038                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22054                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22038                       # number of overall misses
system.l21.overall_misses::total                22054                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3116943                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4482095813                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4485212756                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3116943                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4482095813                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4485212756                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3116943                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4482095813                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4485212756                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35232                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35248                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7629                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7629                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35232                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35248                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35232                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35248                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.625511                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.625681                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.625511                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.625681                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.625511                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.625681                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 194808.937500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203380.334558                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203374.116079                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 194808.937500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203380.334558                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203374.116079                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 194808.937500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203380.334558                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203374.116079                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6248                       # number of writebacks
system.l21.writebacks::total                     6248                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22038                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22054                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22038                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22054                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22038                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22054                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2154409                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3155627397                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3157781806                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2154409                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3155627397                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3157781806                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2154409                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3155627397                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3157781806                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.625511                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.625681                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.625511                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.625681                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.625511                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.625681                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134650.562500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143190.280289                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143184.084792                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 134650.562500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143190.280289                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143184.084792                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 134650.562500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143190.280289                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143184.084792                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.891530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011806851                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849738.301645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.891530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015852                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876429                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799201                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799201                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799201                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799201                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799201                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2157200                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2157200                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2157200                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2157200                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2157200                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2157200                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799211                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       215720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       215720                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       215720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       215720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       215720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       215720                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2052200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2052200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2052200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2052200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2052200                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2052200                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       205220                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       205220                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       205220                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       205220                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       205220                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       205220                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96168                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190962883                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96424                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.449712                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606772                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393228                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10378673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10378673                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16420                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16420                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18055890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18055890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18055890                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18055890                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401669                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401669                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401764                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401764                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401764                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401764                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  69280010088                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  69280010088                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10821069                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10821069                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  69290831157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69290831157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  69290831157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69290831157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10780342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10780342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18457654                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18457654                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18457654                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18457654                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037259                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037259                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021767                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021767                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021767                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021767                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 172480.350956                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 172480.350956                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113905.989474                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113905.989474                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 172466.500625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 172466.500625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 172466.500625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 172466.500625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8115                       # number of writebacks
system.cpu0.dcache.writebacks::total             8115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305501                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305596                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305596                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96168                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96168                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96168                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  17177566537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17177566537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  17177566537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17177566537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17177566537                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17177566537                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005210                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005210                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005210                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005210                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178620.399062                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178620.399062                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178620.399062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178620.399062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178620.399062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178620.399062                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.071375                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018881983                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205372.257576                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.071375                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024153                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738896                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12444270                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12444270                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12444270                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12444270                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12444270                       # number of overall hits
system.cpu1.icache.overall_hits::total       12444270                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3417743                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3417743                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3417743                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3417743                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3417743                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3417743                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12444286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12444286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12444286                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12444286                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12444286                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12444286                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 213608.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 213608.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 213608.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 213608.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 213608.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 213608.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3249743                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3249743                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3249743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3249743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3249743                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3249743                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 203108.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 203108.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 203108.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 203108.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 203108.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 203108.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35232                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164549694                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35488                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4636.770007                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.503383                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.496617                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904310                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095690                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9683447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9683447                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7600154                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7600154                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18386                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17283601                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17283601                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17283601                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17283601                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90967                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90967                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90967                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90967                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90967                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14504486033                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14504486033                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14504486033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14504486033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14504486033                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14504486033                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9774414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9774414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7600154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7600154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17374568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17374568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17374568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17374568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009307                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005236                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005236                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005236                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 159447.778128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 159447.778128                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 159447.778128                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 159447.778128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 159447.778128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 159447.778128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7629                       # number of writebacks
system.cpu1.dcache.writebacks::total             7629                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55735                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55735                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35232                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35232                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5530098394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5530098394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5530098394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5530098394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5530098394                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5530098394                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002028                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156962.374943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 156962.374943                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 156962.374943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 156962.374943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 156962.374943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156962.374943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
