-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity get_trig_vals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hw_trig_vals_0_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_1_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_2_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_3_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_4_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_5_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_6_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_7_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_8_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_9_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_10_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_11_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_12_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_13_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_14_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    hw_trig_vals_15_V : OUT STD_LOGIC_VECTOR (35 downto 0);
    rom_idx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    lut_start_addr_V : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of get_trig_vals is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "get_trig_vals,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.683125,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1057,HLS_SYN_LUT=1475,HLS_VERSION=2019_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_C50 : STD_LOGIC_VECTOR (12 downto 0) := "0110001010000";
    constant ap_const_lv13_13B0 : STD_LOGIC_VECTOR (12 downto 0) := "1001110110000";
    constant ap_const_lv13_8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_const_lv13_13B8 : STD_LOGIC_VECTOR (12 downto 0) := "1001110111000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal hw_trig_vals_0_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_1_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_2_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_3_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_4_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_5_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_6_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_7_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_8_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_9_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_10_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_11_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_12_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_13_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_14_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_trig_vals_15_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hw_trig_vals_0_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_0_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_0_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_1_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_1_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_1_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_2_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_2_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_2_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_3_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_3_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_3_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_4_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_4_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_4_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_5_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_5_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_5_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_6_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_6_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_6_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_7_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_7_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_7_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_8_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_8_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_8_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_9_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_9_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_9_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_10_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_10_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_10_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_11_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_11_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_11_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_12_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_12_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_12_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_13_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_13_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_13_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_14_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_14_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_14_V_1_vld_in : STD_LOGIC;
    signal hw_trig_vals_15_V_1_data_reg : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    signal hw_trig_vals_15_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_trig_vals_15_V_1_vld_in : STD_LOGIC;
    signal lut_tables_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_0_ce0 : STD_LOGIC;
    signal lut_tables_0_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_0_ce1 : STD_LOGIC;
    signal lut_tables_0_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_1_ce0 : STD_LOGIC;
    signal lut_tables_1_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_1_ce1 : STD_LOGIC;
    signal lut_tables_1_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_2_ce0 : STD_LOGIC;
    signal lut_tables_2_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_2_ce1 : STD_LOGIC;
    signal lut_tables_2_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_3_ce0 : STD_LOGIC;
    signal lut_tables_3_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_3_ce1 : STD_LOGIC;
    signal lut_tables_3_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_4_ce0 : STD_LOGIC;
    signal lut_tables_4_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_4_ce1 : STD_LOGIC;
    signal lut_tables_4_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_5_ce0 : STD_LOGIC;
    signal lut_tables_5_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_5_ce1 : STD_LOGIC;
    signal lut_tables_5_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_6_ce0 : STD_LOGIC;
    signal lut_tables_6_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_6_ce1 : STD_LOGIC;
    signal lut_tables_6_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_7_ce0 : STD_LOGIC;
    signal lut_tables_7_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal lut_tables_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_tables_7_ce1 : STD_LOGIC;
    signal lut_tables_7_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln215_fu_462_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_reg_1450 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln647_fu_466_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln647_reg_1461 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_fu_470_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_reg_1466 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_1_fu_474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_1_reg_1471 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_2_fu_478_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_2_reg_1476 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1353_8_fu_496_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_8_reg_1481 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_reg_1489_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1353_4_fu_512_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_4_reg_1494 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_5_fu_516_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_5_reg_1499 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_6_fu_520_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1353_6_reg_1504 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln895_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_1509 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_1514 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_1_fu_564_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_1_reg_1524 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_1_reg_1529 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_8_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_2_reg_1544 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_3_fu_642_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_3_reg_1554 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_3_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_1564 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_2_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_1569 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_4_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_reg_1579 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_5_fu_720_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_5_reg_1584 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_5_reg_1589 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_3_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_1599 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_6_reg_1604 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_reg_1609 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_7_fu_798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_7_reg_1614 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_7_reg_1619 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_reg_1624 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_4_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_1629 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_8_reg_1634 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_12_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_9_reg_1644 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_reg_1649 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_5_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_reg_1654 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_s_reg_1659 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_reg_1664 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_11_fu_932_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_11_reg_1669 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_10_reg_1674 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_reg_1679 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_6_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_1684 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_11_reg_1689 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_reg_1694 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_13_fu_1010_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_13_reg_1699 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_12_reg_1704 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_reg_1709 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_7_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_1714 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1503_13_reg_1719 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_reg_1724 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1353_15_fu_1088_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_15_reg_1729 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1503_14_reg_1734 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_reg_1739 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln895_1_fu_1133_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln895_3_fu_1157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_5_fu_1175_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_7_fu_1199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_9_fu_1217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_11_fu_1241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_13_fu_1259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_15_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_17_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_19_fu_1319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_21_fu_1337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_23_fu_1361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_25_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_27_fu_1403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_29_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln895_31_fu_1445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1354_fu_452_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_fu_456_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1353_3_fu_482_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln647_fu_486_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_5_fu_492_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_1_fu_524_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_fu_527_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_fu_538_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_1_fu_570_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_fu_596_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_2_fu_601_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_2_fu_605_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_2_fu_616_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_3_fu_648_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_1_fu_674_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_3_fu_679_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_4_fu_683_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_4_fu_694_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_5_fu_726_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_2_fu_752_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_4_fu_757_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_6_fu_761_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_6_fu_772_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_7_fu_804_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_8_fu_835_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_9_fu_850_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_9_fu_861_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_3_fu_886_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_6_fu_891_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_10_fu_895_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_10_fu_906_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_11_fu_938_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_4_fu_964_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_7_fu_969_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_12_fu_973_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_12_fu_984_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_13_fu_1016_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln647_5_fu_1042_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_8_fu_1047_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1353_14_fu_1051_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_14_fu_1062_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1354_15_fu_1094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1503_fu_1120_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_fu_1123_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_fu_1126_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_1_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_1_fu_1143_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_2_fu_1146_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_1_fu_1149_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_2_fu_1162_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_4_fu_1165_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_2_fu_1168_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_9_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_3_fu_1185_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_6_fu_1188_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_3_fu_1191_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_4_fu_1204_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_8_fu_1207_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_4_fu_1210_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_10_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_5_fu_1227_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_10_fu_1230_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_5_fu_1233_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_6_fu_1246_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_12_fu_1249_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_6_fu_1252_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_11_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_7_fu_1269_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_14_fu_1272_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_7_fu_1275_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_8_fu_1288_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_16_fu_1291_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_8_fu_1294_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1503_9_fu_1306_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_18_fu_1309_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_9_fu_1312_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_10_fu_1324_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_20_fu_1327_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_10_fu_1330_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_13_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_11_fu_1347_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_22_fu_1350_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_11_fu_1353_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_12_fu_1366_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_24_fu_1369_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_12_fu_1372_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_14_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_13_fu_1389_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_26_fu_1392_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_13_fu_1395_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1503_14_fu_1408_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln895_28_fu_1411_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln895_14_fu_1414_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln895_15_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1503_15_fu_1431_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln895_30_fu_1434_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln895_15_fu_1437_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component get_trig_vals_lut_tables_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component get_trig_vals_lut_tables_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    lut_tables_0_U : component get_trig_vals_lut_tables_0
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_0_address0,
        ce0 => lut_tables_0_ce0,
        q0 => lut_tables_0_q0,
        address1 => lut_tables_0_address1,
        ce1 => lut_tables_0_ce1,
        q1 => lut_tables_0_q1);

    lut_tables_1_U : component get_trig_vals_lut_tables_1
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_1_address0,
        ce0 => lut_tables_1_ce0,
        q0 => lut_tables_1_q0,
        address1 => lut_tables_1_address1,
        ce1 => lut_tables_1_ce1,
        q1 => lut_tables_1_q1);

    lut_tables_2_U : component get_trig_vals_lut_tables_2
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_2_address0,
        ce0 => lut_tables_2_ce0,
        q0 => lut_tables_2_q0,
        address1 => lut_tables_2_address1,
        ce1 => lut_tables_2_ce1,
        q1 => lut_tables_2_q1);

    lut_tables_3_U : component get_trig_vals_lut_tables_3
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_3_address0,
        ce0 => lut_tables_3_ce0,
        q0 => lut_tables_3_q0,
        address1 => lut_tables_3_address1,
        ce1 => lut_tables_3_ce1,
        q1 => lut_tables_3_q1);

    lut_tables_4_U : component get_trig_vals_lut_tables_4
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_4_address0,
        ce0 => lut_tables_4_ce0,
        q0 => lut_tables_4_q0,
        address1 => lut_tables_4_address1,
        ce1 => lut_tables_4_ce1,
        q1 => lut_tables_4_q1);

    lut_tables_5_U : component get_trig_vals_lut_tables_5
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_5_address0,
        ce0 => lut_tables_5_ce0,
        q0 => lut_tables_5_q0,
        address1 => lut_tables_5_address1,
        ce1 => lut_tables_5_ce1,
        q1 => lut_tables_5_q1);

    lut_tables_6_U : component get_trig_vals_lut_tables_6
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_6_address0,
        ce0 => lut_tables_6_ce0,
        q0 => lut_tables_6_q0,
        address1 => lut_tables_6_address1,
        ce1 => lut_tables_6_ce1,
        q1 => lut_tables_6_q1);

    lut_tables_7_U : component get_trig_vals_lut_tables_7
    generic map (
        DataWidth => 36,
        AddressRange => 394,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_tables_7_address0,
        ce0 => lut_tables_7_ce0,
        q0 => lut_tables_7_q0,
        address1 => lut_tables_7_address1,
        ce1 => lut_tables_7_ce1,
        q1 => lut_tables_7_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    hw_trig_vals_0_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_0_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_10_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_10_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_11_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_11_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_12_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_12_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_13_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_13_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_14_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_14_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_15_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_15_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_1_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_1_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_2_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_2_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_3_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_3_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_4_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_4_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_5_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_5_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_6_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_6_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_7_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_7_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_8_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_8_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_9_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_trig_vals_9_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1353_11_reg_1669 <= add_ln1353_11_fu_932_p2;
                add_ln1353_13_reg_1699 <= add_ln1353_13_fu_1010_p2;
                add_ln1353_15_reg_1729 <= add_ln1353_15_fu_1088_p2;
                add_ln1353_1_reg_1524 <= add_ln1353_1_fu_564_p2;
                add_ln1353_3_reg_1554 <= add_ln1353_3_fu_642_p2;
                add_ln1353_5_reg_1584 <= add_ln1353_5_fu_720_p2;
                add_ln1353_7_reg_1614 <= add_ln1353_7_fu_798_p2;
                add_ln1353_8_reg_1481 <= add_ln1353_8_fu_496_p2;
                icmp_ln895_12_reg_1639 <= icmp_ln895_12_fu_855_p2;
                icmp_ln895_2_reg_1569 <= icmp_ln895_2_fu_688_p2;
                icmp_ln895_3_reg_1599 <= icmp_ln895_3_fu_766_p2;
                icmp_ln895_4_reg_1629 <= icmp_ln895_4_fu_830_p2;
                icmp_ln895_5_reg_1654 <= icmp_ln895_5_fu_900_p2;
                icmp_ln895_6_reg_1684 <= icmp_ln895_6_fu_978_p2;
                icmp_ln895_7_reg_1714 <= icmp_ln895_7_fu_1056_p2;
                icmp_ln895_8_reg_1539 <= icmp_ln895_8_fu_610_p2;
                icmp_ln895_reg_1509 <= icmp_ln895_fu_532_p2;
                tmp_10_reg_1664 <= add_ln1353_10_fu_895_p2(12 downto 3);
                tmp_11_reg_1679 <= add_ln1353_11_fu_932_p2(12 downto 3);
                tmp_12_reg_1694 <= add_ln1353_12_fu_973_p2(12 downto 3);
                tmp_13_reg_1709 <= add_ln1353_13_fu_1010_p2(12 downto 3);
                tmp_14_reg_1724 <= add_ln1353_14_fu_1051_p2(12 downto 3);
                tmp_15_reg_1739 <= add_ln1353_15_fu_1088_p2(12 downto 3);
                tmp_1_reg_1534 <= add_ln1353_1_fu_564_p2(12 downto 3);
                tmp_2_reg_1549 <= add_ln1353_2_fu_605_p2(12 downto 3);
                tmp_3_reg_1564 <= add_ln1353_3_fu_642_p2(12 downto 3);
                tmp_4_reg_1579 <= add_ln1353_4_fu_683_p2(12 downto 3);
                tmp_5_reg_1594 <= add_ln1353_5_fu_720_p2(12 downto 3);
                tmp_6_reg_1609 <= add_ln1353_6_fu_761_p2(12 downto 3);
                tmp_7_reg_1624 <= add_ln1353_7_fu_798_p2(12 downto 3);
                tmp_8_reg_1489 <= add_ln1353_8_fu_496_p2(12 downto 3);
                tmp_8_reg_1489_pp0_iter1_reg <= tmp_8_reg_1489;
                tmp_9_reg_1649 <= add_ln1353_9_fu_850_p2(12 downto 3);
                tmp_reg_1519 <= add_ln1353_fu_527_p2(12 downto 3);
                trunc_ln1353_1_reg_1471 <= trunc_ln1353_1_fu_474_p1;
                trunc_ln1353_2_reg_1476 <= trunc_ln1353_2_fu_478_p1;
                trunc_ln1353_4_reg_1494 <= trunc_ln1353_4_fu_512_p1;
                trunc_ln1353_5_reg_1499 <= trunc_ln1353_5_fu_516_p1;
                trunc_ln1353_6_reg_1504 <= trunc_ln1353_6_fu_520_p1;
                trunc_ln1353_reg_1466 <= trunc_ln1353_fu_470_p1;
                trunc_ln1503_10_reg_1674 <= add_ln1354_11_fu_938_p2(12 downto 3);
                trunc_ln1503_11_reg_1689 <= add_ln1354_12_fu_984_p2(12 downto 3);
                trunc_ln1503_12_reg_1704 <= add_ln1354_13_fu_1016_p2(12 downto 3);
                trunc_ln1503_13_reg_1719 <= add_ln1354_14_fu_1062_p2(12 downto 3);
                trunc_ln1503_14_reg_1734 <= add_ln1354_15_fu_1094_p2(12 downto 3);
                trunc_ln1503_1_reg_1529 <= add_ln1354_1_fu_570_p2(12 downto 3);
                trunc_ln1503_2_reg_1544 <= add_ln1354_2_fu_616_p2(12 downto 3);
                trunc_ln1503_3_reg_1559 <= add_ln1354_3_fu_648_p2(12 downto 3);
                trunc_ln1503_4_reg_1574 <= add_ln1354_4_fu_694_p2(12 downto 3);
                trunc_ln1503_5_reg_1589 <= add_ln1354_5_fu_726_p2(12 downto 3);
                trunc_ln1503_6_reg_1604 <= add_ln1354_6_fu_772_p2(12 downto 3);
                trunc_ln1503_7_reg_1619 <= add_ln1354_7_fu_804_p2(12 downto 3);
                trunc_ln1503_8_reg_1634 <= add_ln1354_8_fu_835_p2(12 downto 3);
                trunc_ln1503_9_reg_1644 <= add_ln1354_9_fu_861_p2(12 downto 3);
                trunc_ln1503_s_reg_1659 <= add_ln1354_10_fu_906_p2(12 downto 3);
                trunc_ln647_reg_1461 <= trunc_ln647_fu_466_p1;
                trunc_ln_reg_1514 <= add_ln1354_fu_538_p2(12 downto 3);
                    zext_ln215_reg_1450(11 downto 0) <= zext_ln215_fu_462_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_0_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_0_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_0_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_0_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_0_V_1_data_reg <= lut_tables_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_10_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_10_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_10_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_10_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_10_V_1_data_reg <= lut_tables_2_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_11_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_11_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_11_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_11_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_11_V_1_data_reg <= lut_tables_3_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_12_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_12_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_12_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_12_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_12_V_1_data_reg <= lut_tables_4_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_13_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_13_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_13_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_13_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_13_V_1_data_reg <= lut_tables_5_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_14_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_14_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_14_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_14_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_14_V_1_data_reg <= lut_tables_6_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_15_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_15_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_15_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_15_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_15_V_1_data_reg <= lut_tables_7_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_1_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_1_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_1_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_1_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_1_V_1_data_reg <= lut_tables_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_2_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_2_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_2_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_2_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_2_V_1_data_reg <= lut_tables_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_3_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_3_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_3_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_3_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_3_V_1_data_reg <= lut_tables_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_4_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_4_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_4_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_4_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_4_V_1_data_reg <= lut_tables_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_5_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_5_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_trig_vals_5_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_5_V_1_vld_reg = ap_const_logic_1)))) then
                hw_trig_vals_5_V_1_data_reg <= lut_tables_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_6_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_6_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_6_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_6_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_6_V_1_data_reg <= lut_tables_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_7_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_7_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_7_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_7_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_7_V_1_data_reg <= lut_tables_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_8_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_8_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_8_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_8_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_8_V_1_data_reg <= lut_tables_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_9_V_1_vld_reg = ap_const_logic_0) and (hw_trig_vals_9_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_trig_vals_9_V_1_vld_in = ap_const_logic_1) and (hw_trig_vals_9_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_trig_vals_9_V_1_data_reg <= lut_tables_1_q1;
            end if;
        end if;
    end process;
    hw_trig_vals_0_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_1_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_2_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_3_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_4_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_5_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_6_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_7_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_8_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_9_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_10_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_11_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_12_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_13_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_14_V_1_state(1 downto 0) <= "00";
    hw_trig_vals_15_V_1_state(1 downto 0) <= "00";
    zext_ln215_reg_1450(12) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1353_10_fu_895_p2 <= std_logic_vector(unsigned(zext_ln215_6_fu_891_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_11_fu_932_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_10_fu_895_p2));
    add_ln1353_12_fu_973_p2 <= std_logic_vector(unsigned(zext_ln215_7_fu_969_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_13_fu_1010_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_12_fu_973_p2));
    add_ln1353_14_fu_1051_p2 <= std_logic_vector(unsigned(zext_ln215_8_fu_1047_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_15_fu_1088_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_14_fu_1051_p2));
    add_ln1353_1_fu_564_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_fu_527_p2));
    add_ln1353_2_fu_605_p2 <= std_logic_vector(unsigned(zext_ln215_2_fu_601_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_3_fu_642_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_2_fu_605_p2));
    add_ln1353_4_fu_683_p2 <= std_logic_vector(unsigned(zext_ln215_3_fu_679_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_5_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_4_fu_683_p2));
    add_ln1353_6_fu_761_p2 <= std_logic_vector(unsigned(zext_ln215_4_fu_757_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1353_7_fu_798_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_6_fu_761_p2));
    add_ln1353_8_fu_496_p2 <= std_logic_vector(unsigned(zext_ln215_5_fu_492_p1) + unsigned(zext_ln215_fu_462_p1));
    add_ln1353_9_fu_850_p2 <= std_logic_vector(unsigned(ap_const_lv13_8) + unsigned(add_ln1353_8_reg_1481));
    add_ln1353_fu_527_p2 <= std_logic_vector(unsigned(zext_ln215_1_fu_524_p1) + unsigned(zext_ln215_reg_1450));
    add_ln1354_10_fu_906_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_10_fu_895_p2));
    add_ln1354_11_fu_938_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_10_fu_895_p2));
    add_ln1354_12_fu_984_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_12_fu_973_p2));
    add_ln1354_13_fu_1016_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_12_fu_973_p2));
    add_ln1354_14_fu_1062_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_14_fu_1051_p2));
    add_ln1354_15_fu_1094_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_14_fu_1051_p2));
    add_ln1354_1_fu_570_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_fu_527_p2));
    add_ln1354_2_fu_616_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_2_fu_605_p2));
    add_ln1354_3_fu_648_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_2_fu_605_p2));
    add_ln1354_4_fu_694_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_4_fu_683_p2));
    add_ln1354_5_fu_726_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_4_fu_683_p2));
    add_ln1354_6_fu_772_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_6_fu_761_p2));
    add_ln1354_7_fu_804_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_6_fu_761_p2));
    add_ln1354_8_fu_835_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_8_reg_1481));
    add_ln1354_9_fu_861_p2 <= std_logic_vector(signed(ap_const_lv13_13B8) + signed(add_ln1353_8_reg_1481));
    add_ln1354_fu_538_p2 <= std_logic_vector(signed(ap_const_lv13_13B0) + signed(add_ln1353_fu_527_p2));
    add_ln647_1_fu_674_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln1353_1_reg_1471));
    add_ln647_2_fu_752_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln1353_2_reg_1476));
    add_ln647_3_fu_886_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(trunc_ln1353_4_reg_1494));
    add_ln647_4_fu_964_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(trunc_ln1353_5_reg_1499));
    add_ln647_5_fu_1042_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(trunc_ln1353_6_reg_1504));
    add_ln647_fu_596_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln1353_reg_1466));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hw_trig_vals_0_V_1_state, hw_trig_vals_1_V_1_state, hw_trig_vals_2_V_1_state, hw_trig_vals_3_V_1_state, hw_trig_vals_4_V_1_state, hw_trig_vals_5_V_1_state, hw_trig_vals_6_V_1_state, hw_trig_vals_7_V_1_state, hw_trig_vals_8_V_1_state, hw_trig_vals_9_V_1_state, hw_trig_vals_10_V_1_state, hw_trig_vals_11_V_1_state, hw_trig_vals_12_V_1_state, hw_trig_vals_13_V_1_state, hw_trig_vals_14_V_1_state, hw_trig_vals_15_V_1_state)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((hw_trig_vals_4_V_1_state = ap_const_lv2_1) or (hw_trig_vals_3_V_1_state = ap_const_lv2_1) or (hw_trig_vals_2_V_1_state = ap_const_lv2_1) or (hw_trig_vals_1_V_1_state = ap_const_lv2_1) or (hw_trig_vals_15_V_1_state = ap_const_lv2_1) or (hw_trig_vals_14_V_1_state = ap_const_lv2_1) or (hw_trig_vals_13_V_1_state = ap_const_lv2_1) or (hw_trig_vals_12_V_1_state = ap_const_lv2_1) or (hw_trig_vals_11_V_1_state = ap_const_lv2_1) or (hw_trig_vals_10_V_1_state = ap_const_lv2_1) or (hw_trig_vals_9_V_1_state = ap_const_lv2_1) or (hw_trig_vals_8_V_1_state = ap_const_lv2_1) or (hw_trig_vals_7_V_1_state = ap_const_lv2_1) or (hw_trig_vals_6_V_1_state = ap_const_lv2_1) or (hw_trig_vals_5_V_1_state = ap_const_lv2_1) or (hw_trig_vals_0_V_1_state = ap_const_lv2_1) or ((hw_trig_vals_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hw_trig_vals_0_V_1_state, hw_trig_vals_1_V_1_state, hw_trig_vals_2_V_1_state, hw_trig_vals_3_V_1_state, hw_trig_vals_4_V_1_state, hw_trig_vals_5_V_1_state, hw_trig_vals_6_V_1_state, hw_trig_vals_7_V_1_state, hw_trig_vals_8_V_1_state, hw_trig_vals_9_V_1_state, hw_trig_vals_10_V_1_state, hw_trig_vals_11_V_1_state, hw_trig_vals_12_V_1_state, hw_trig_vals_13_V_1_state, hw_trig_vals_14_V_1_state, hw_trig_vals_15_V_1_state)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((hw_trig_vals_4_V_1_state = ap_const_lv2_1) or (hw_trig_vals_3_V_1_state = ap_const_lv2_1) or (hw_trig_vals_2_V_1_state = ap_const_lv2_1) or (hw_trig_vals_1_V_1_state = ap_const_lv2_1) or (hw_trig_vals_15_V_1_state = ap_const_lv2_1) or (hw_trig_vals_14_V_1_state = ap_const_lv2_1) or (hw_trig_vals_13_V_1_state = ap_const_lv2_1) or (hw_trig_vals_12_V_1_state = ap_const_lv2_1) or (hw_trig_vals_11_V_1_state = ap_const_lv2_1) or (hw_trig_vals_10_V_1_state = ap_const_lv2_1) or (hw_trig_vals_9_V_1_state = ap_const_lv2_1) or (hw_trig_vals_8_V_1_state = ap_const_lv2_1) or (hw_trig_vals_7_V_1_state = ap_const_lv2_1) or (hw_trig_vals_6_V_1_state = ap_const_lv2_1) or (hw_trig_vals_5_V_1_state = ap_const_lv2_1) or (hw_trig_vals_0_V_1_state = ap_const_lv2_1) or ((hw_trig_vals_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter4, hw_trig_vals_0_V_1_state, hw_trig_vals_1_V_1_state, hw_trig_vals_2_V_1_state, hw_trig_vals_3_V_1_state, hw_trig_vals_4_V_1_state, hw_trig_vals_5_V_1_state, hw_trig_vals_6_V_1_state, hw_trig_vals_7_V_1_state, hw_trig_vals_8_V_1_state, hw_trig_vals_9_V_1_state, hw_trig_vals_10_V_1_state, hw_trig_vals_11_V_1_state, hw_trig_vals_12_V_1_state, hw_trig_vals_13_V_1_state, hw_trig_vals_14_V_1_state, hw_trig_vals_15_V_1_state)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((hw_trig_vals_4_V_1_state = ap_const_lv2_1) or (hw_trig_vals_3_V_1_state = ap_const_lv2_1) or (hw_trig_vals_2_V_1_state = ap_const_lv2_1) or (hw_trig_vals_1_V_1_state = ap_const_lv2_1) or (hw_trig_vals_15_V_1_state = ap_const_lv2_1) or (hw_trig_vals_14_V_1_state = ap_const_lv2_1) or (hw_trig_vals_13_V_1_state = ap_const_lv2_1) or (hw_trig_vals_12_V_1_state = ap_const_lv2_1) or (hw_trig_vals_11_V_1_state = ap_const_lv2_1) or (hw_trig_vals_10_V_1_state = ap_const_lv2_1) or (hw_trig_vals_9_V_1_state = ap_const_lv2_1) or (hw_trig_vals_8_V_1_state = ap_const_lv2_1) or (hw_trig_vals_7_V_1_state = ap_const_lv2_1) or (hw_trig_vals_6_V_1_state = ap_const_lv2_1) or (hw_trig_vals_5_V_1_state = ap_const_lv2_1) or (hw_trig_vals_0_V_1_state = ap_const_lv2_1) or ((hw_trig_vals_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(hw_trig_vals_0_V_1_state, hw_trig_vals_1_V_1_state, hw_trig_vals_2_V_1_state, hw_trig_vals_3_V_1_state, hw_trig_vals_4_V_1_state, hw_trig_vals_5_V_1_state, hw_trig_vals_6_V_1_state, hw_trig_vals_7_V_1_state, hw_trig_vals_8_V_1_state, hw_trig_vals_9_V_1_state, hw_trig_vals_10_V_1_state, hw_trig_vals_11_V_1_state, hw_trig_vals_12_V_1_state, hw_trig_vals_13_V_1_state, hw_trig_vals_14_V_1_state, hw_trig_vals_15_V_1_state)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((hw_trig_vals_4_V_1_state = ap_const_lv2_1) or (hw_trig_vals_3_V_1_state = ap_const_lv2_1) or (hw_trig_vals_2_V_1_state = ap_const_lv2_1) or (hw_trig_vals_1_V_1_state = ap_const_lv2_1) or (hw_trig_vals_15_V_1_state = ap_const_lv2_1) or (hw_trig_vals_14_V_1_state = ap_const_lv2_1) or (hw_trig_vals_13_V_1_state = ap_const_lv2_1) or (hw_trig_vals_12_V_1_state = ap_const_lv2_1) or (hw_trig_vals_11_V_1_state = ap_const_lv2_1) or (hw_trig_vals_10_V_1_state = ap_const_lv2_1) or (hw_trig_vals_9_V_1_state = ap_const_lv2_1) or (hw_trig_vals_8_V_1_state = ap_const_lv2_1) or (hw_trig_vals_7_V_1_state = ap_const_lv2_1) or (hw_trig_vals_6_V_1_state = ap_const_lv2_1) or (hw_trig_vals_5_V_1_state = ap_const_lv2_1) or (hw_trig_vals_0_V_1_state = ap_const_lv2_1) or ((hw_trig_vals_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_trig_vals_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_0_V <= hw_trig_vals_0_V_1_data_reg;

    hw_trig_vals_0_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_0_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_0_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_10_V <= hw_trig_vals_10_V_1_data_reg;

    hw_trig_vals_10_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_10_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_10_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_11_V <= hw_trig_vals_11_V_1_data_reg;

    hw_trig_vals_11_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_11_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_11_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_12_V <= hw_trig_vals_12_V_1_data_reg;

    hw_trig_vals_12_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_12_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_12_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_13_V <= hw_trig_vals_13_V_1_data_reg;

    hw_trig_vals_13_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_13_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_13_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_14_V <= hw_trig_vals_14_V_1_data_reg;

    hw_trig_vals_14_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_14_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_14_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_15_V <= hw_trig_vals_15_V_1_data_reg;

    hw_trig_vals_15_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_15_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_15_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_1_V <= hw_trig_vals_1_V_1_data_reg;

    hw_trig_vals_1_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_1_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_1_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_2_V <= hw_trig_vals_2_V_1_data_reg;

    hw_trig_vals_2_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_2_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_2_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_3_V <= hw_trig_vals_3_V_1_data_reg;

    hw_trig_vals_3_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_3_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_3_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_4_V <= hw_trig_vals_4_V_1_data_reg;

    hw_trig_vals_4_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_4_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_4_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_5_V <= hw_trig_vals_5_V_1_data_reg;

    hw_trig_vals_5_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_5_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_5_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_6_V <= hw_trig_vals_6_V_1_data_reg;

    hw_trig_vals_6_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_6_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_6_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_7_V <= hw_trig_vals_7_V_1_data_reg;

    hw_trig_vals_7_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_7_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_7_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_8_V <= hw_trig_vals_8_V_1_data_reg;

    hw_trig_vals_8_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_8_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_8_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_trig_vals_9_V <= hw_trig_vals_9_V_1_data_reg;

    hw_trig_vals_9_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hw_trig_vals_9_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_trig_vals_9_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln895_10_fu_1222_p2 <= "1" when (unsigned(add_ln1353_5_reg_1584) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_11_fu_1264_p2 <= "1" when (unsigned(add_ln1353_7_reg_1614) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_12_fu_855_p2 <= "1" when (unsigned(add_ln1353_9_fu_850_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_13_fu_1342_p2 <= "1" when (unsigned(add_ln1353_11_reg_1669) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_14_fu_1384_p2 <= "1" when (unsigned(add_ln1353_13_reg_1699) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_15_fu_1426_p2 <= "1" when (unsigned(add_ln1353_15_reg_1729) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_1_fu_1138_p2 <= "1" when (unsigned(add_ln1353_1_reg_1524) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_2_fu_688_p2 <= "1" when (unsigned(add_ln1353_4_fu_683_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_3_fu_766_p2 <= "1" when (unsigned(add_ln1353_6_fu_761_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_4_fu_830_p2 <= "1" when (unsigned(add_ln1353_8_reg_1481) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_5_fu_900_p2 <= "1" when (unsigned(add_ln1353_10_fu_895_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_6_fu_978_p2 <= "1" when (unsigned(add_ln1353_12_fu_973_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_7_fu_1056_p2 <= "1" when (unsigned(add_ln1353_14_fu_1051_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_8_fu_610_p2 <= "1" when (unsigned(add_ln1353_2_fu_605_p2) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_9_fu_1180_p2 <= "1" when (unsigned(add_ln1353_3_reg_1554) > unsigned(ap_const_lv13_C50)) else "0";
    icmp_ln895_fu_532_p2 <= "1" when (unsigned(add_ln1353_fu_527_p2) > unsigned(ap_const_lv13_C50)) else "0";
    lut_tables_0_address0 <= zext_ln895_1_fu_1133_p1(9 - 1 downto 0);
    lut_tables_0_address1 <= zext_ln895_3_fu_1157_p1(9 - 1 downto 0);

    lut_tables_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_0_ce0 <= ap_const_logic_1;
        else 
            lut_tables_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_0_ce1 <= ap_const_logic_1;
        else 
            lut_tables_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_1_address0 <= zext_ln895_5_fu_1175_p1(9 - 1 downto 0);
    lut_tables_1_address1 <= zext_ln895_7_fu_1199_p1(9 - 1 downto 0);

    lut_tables_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_1_ce0 <= ap_const_logic_1;
        else 
            lut_tables_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_1_ce1 <= ap_const_logic_1;
        else 
            lut_tables_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_2_address0 <= zext_ln895_9_fu_1217_p1(9 - 1 downto 0);
    lut_tables_2_address1 <= zext_ln895_11_fu_1241_p1(9 - 1 downto 0);

    lut_tables_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_2_ce0 <= ap_const_logic_1;
        else 
            lut_tables_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_2_ce1 <= ap_const_logic_1;
        else 
            lut_tables_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_3_address0 <= zext_ln895_13_fu_1259_p1(9 - 1 downto 0);
    lut_tables_3_address1 <= zext_ln895_15_fu_1283_p1(9 - 1 downto 0);

    lut_tables_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_3_ce0 <= ap_const_logic_1;
        else 
            lut_tables_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_3_ce1 <= ap_const_logic_1;
        else 
            lut_tables_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_4_address0 <= zext_ln895_17_fu_1301_p1(9 - 1 downto 0);
    lut_tables_4_address1 <= zext_ln895_19_fu_1319_p1(9 - 1 downto 0);

    lut_tables_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_4_ce0 <= ap_const_logic_1;
        else 
            lut_tables_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_4_ce1 <= ap_const_logic_1;
        else 
            lut_tables_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_5_address0 <= zext_ln895_21_fu_1337_p1(9 - 1 downto 0);
    lut_tables_5_address1 <= zext_ln895_23_fu_1361_p1(9 - 1 downto 0);

    lut_tables_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_5_ce0 <= ap_const_logic_1;
        else 
            lut_tables_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_5_ce1 <= ap_const_logic_1;
        else 
            lut_tables_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_6_address0 <= zext_ln895_25_fu_1379_p1(9 - 1 downto 0);
    lut_tables_6_address1 <= zext_ln895_27_fu_1403_p1(9 - 1 downto 0);

    lut_tables_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_6_ce0 <= ap_const_logic_1;
        else 
            lut_tables_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_6_ce1 <= ap_const_logic_1;
        else 
            lut_tables_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lut_tables_7_address0 <= zext_ln895_29_fu_1421_p1(9 - 1 downto 0);
    lut_tables_7_address1 <= zext_ln895_31_fu_1445_p1(9 - 1 downto 0);

    lut_tables_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_7_ce0 <= ap_const_logic_1;
        else 
            lut_tables_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lut_tables_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lut_tables_7_ce1 <= ap_const_logic_1;
        else 
            lut_tables_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_456_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(zext_ln1354_fu_452_p1));
    select_ln895_10_fu_1330_p3 <= 
        sext_ln1503_10_fu_1324_p1 when (icmp_ln895_5_reg_1654(0) = '1') else 
        zext_ln895_20_fu_1327_p1;
    select_ln895_11_fu_1353_p3 <= 
        sext_ln1503_11_fu_1347_p1 when (icmp_ln895_13_fu_1342_p2(0) = '1') else 
        zext_ln895_22_fu_1350_p1;
    select_ln895_12_fu_1372_p3 <= 
        sext_ln1503_12_fu_1366_p1 when (icmp_ln895_6_reg_1684(0) = '1') else 
        zext_ln895_24_fu_1369_p1;
    select_ln895_13_fu_1395_p3 <= 
        sext_ln1503_13_fu_1389_p1 when (icmp_ln895_14_fu_1384_p2(0) = '1') else 
        zext_ln895_26_fu_1392_p1;
    select_ln895_14_fu_1414_p3 <= 
        sext_ln1503_14_fu_1408_p1 when (icmp_ln895_7_reg_1714(0) = '1') else 
        zext_ln895_28_fu_1411_p1;
    select_ln895_15_fu_1437_p3 <= 
        sext_ln1503_15_fu_1431_p1 when (icmp_ln895_15_fu_1426_p2(0) = '1') else 
        zext_ln895_30_fu_1434_p1;
    select_ln895_1_fu_1149_p3 <= 
        sext_ln1503_1_fu_1143_p1 when (icmp_ln895_1_fu_1138_p2(0) = '1') else 
        zext_ln895_2_fu_1146_p1;
    select_ln895_2_fu_1168_p3 <= 
        sext_ln1503_2_fu_1162_p1 when (icmp_ln895_8_reg_1539(0) = '1') else 
        zext_ln895_4_fu_1165_p1;
    select_ln895_3_fu_1191_p3 <= 
        sext_ln1503_3_fu_1185_p1 when (icmp_ln895_9_fu_1180_p2(0) = '1') else 
        zext_ln895_6_fu_1188_p1;
    select_ln895_4_fu_1210_p3 <= 
        sext_ln1503_4_fu_1204_p1 when (icmp_ln895_2_reg_1569(0) = '1') else 
        zext_ln895_8_fu_1207_p1;
    select_ln895_5_fu_1233_p3 <= 
        sext_ln1503_5_fu_1227_p1 when (icmp_ln895_10_fu_1222_p2(0) = '1') else 
        zext_ln895_10_fu_1230_p1;
    select_ln895_6_fu_1252_p3 <= 
        sext_ln1503_6_fu_1246_p1 when (icmp_ln895_3_reg_1599(0) = '1') else 
        zext_ln895_12_fu_1249_p1;
    select_ln895_7_fu_1275_p3 <= 
        sext_ln1503_7_fu_1269_p1 when (icmp_ln895_11_fu_1264_p2(0) = '1') else 
        zext_ln895_14_fu_1272_p1;
    select_ln895_8_fu_1294_p3 <= 
        sext_ln1503_8_fu_1288_p1 when (icmp_ln895_4_reg_1629(0) = '1') else 
        zext_ln895_16_fu_1291_p1;
    select_ln895_9_fu_1312_p3 <= 
        sext_ln1503_9_fu_1306_p1 when (icmp_ln895_12_reg_1639(0) = '1') else 
        zext_ln895_18_fu_1309_p1;
    select_ln895_fu_1126_p3 <= 
        sext_ln1503_fu_1120_p1 when (icmp_ln895_reg_1509(0) = '1') else 
        zext_ln895_fu_1123_p1;
        sext_ln1503_10_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_s_reg_1659),33));

        sext_ln1503_11_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_10_reg_1674),34));

        sext_ln1503_12_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_11_reg_1689),33));

        sext_ln1503_13_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_12_reg_1704),34));

        sext_ln1503_14_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_13_reg_1719),33));

        sext_ln1503_15_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_14_reg_1734),34));

        sext_ln1503_1_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_1_reg_1529),34));

        sext_ln1503_2_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_2_reg_1544),33));

        sext_ln1503_3_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_3_reg_1559),34));

        sext_ln1503_4_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_4_reg_1574),33));

        sext_ln1503_5_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_5_reg_1589),34));

        sext_ln1503_6_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_6_reg_1604),33));

        sext_ln1503_7_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_7_reg_1619),34));

        sext_ln1503_8_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_8_reg_1634),33));

        sext_ln1503_9_fu_1306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_9_reg_1644),34));

        sext_ln1503_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1514),33));

    trunc_ln1353_1_fu_474_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_2_fu_478_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_3_fu_482_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_4_fu_512_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_5_fu_516_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_6_fu_520_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln1353_fu_470_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    trunc_ln647_fu_466_p1 <= ret_V_fu_456_p2(3 - 1 downto 0);
    xor_ln647_fu_486_p2 <= (trunc_ln1353_3_fu_482_p1 xor ap_const_lv3_4);
    zext_ln1354_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rom_idx_V),4));
    zext_ln215_1_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln647_reg_1461),13));
    zext_ln215_2_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_fu_596_p2),13));
    zext_ln215_3_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_1_fu_674_p2),13));
    zext_ln215_4_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_2_fu_752_p2),13));
    zext_ln215_5_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln647_fu_486_p2),13));
    zext_ln215_6_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_3_fu_886_p2),13));
    zext_ln215_7_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_4_fu_964_p2),13));
    zext_ln215_8_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln647_5_fu_1042_p2),13));
    zext_ln215_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_start_addr_V),13));
    zext_ln895_10_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_1594),34));
    zext_ln895_11_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_5_fu_1233_p3),64));
    zext_ln895_12_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_1609),33));
    zext_ln895_13_fu_1259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_6_fu_1252_p3),64));
    zext_ln895_14_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1624),34));
    zext_ln895_15_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_7_fu_1275_p3),64));
    zext_ln895_16_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_1489_pp0_iter1_reg),33));
    zext_ln895_17_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_8_fu_1294_p3),64));
    zext_ln895_18_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_1649),34));
    zext_ln895_19_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_9_fu_1312_p3),64));
    zext_ln895_1_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_fu_1126_p3),64));
    zext_ln895_20_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_1664),33));
    zext_ln895_21_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_10_fu_1330_p3),64));
    zext_ln895_22_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_1679),34));
    zext_ln895_23_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_11_fu_1353_p3),64));
    zext_ln895_24_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_1694),33));
    zext_ln895_25_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_12_fu_1372_p3),64));
    zext_ln895_26_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_1709),34));
    zext_ln895_27_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_13_fu_1395_p3),64));
    zext_ln895_28_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_1724),33));
    zext_ln895_29_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_14_fu_1414_p3),64));
    zext_ln895_2_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_1534),34));
    zext_ln895_30_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_1739),34));
    zext_ln895_31_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_15_fu_1437_p3),64));
    zext_ln895_3_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_1_fu_1149_p3),64));
    zext_ln895_4_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_1549),33));
    zext_ln895_5_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_2_fu_1168_p3),64));
    zext_ln895_6_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_1564),34));
    zext_ln895_7_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_3_fu_1191_p3),64));
    zext_ln895_8_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_1579),33));
    zext_ln895_9_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln895_4_fu_1210_p3),64));
    zext_ln895_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_1519),33));
end behav;
