<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_DFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ID_DFR0, Debug Feature Register 0</h1><p>The ID_DFR0 characteristics are:</p><h2>Purpose</h2>
        <p>Provides top level information about the debug system in AArch32 state.</p>

      
        <p>Must be interpreted with the Main ID Register, <a href="AArch32-midr.html">MIDR</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section G7.1.3</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_DFR0 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1[31:0]
            </a>.
          </p><h2>Attributes</h2>
            <p>ID_DFR0 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ID_DFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#TraceFilt_31">TraceFilt</a></td><td class="lr" colspan="4"><a href="#PerfMon_27">PerfMon</a></td><td class="lr" colspan="4"><a href="#MProfDbg_23">MProfDbg</a></td><td class="lr" colspan="4"><a href="#MMapTrc_19">MMapTrc</a></td><td class="lr" colspan="4"><a href="#CopTrc_15">CopTrc</a></td><td class="lr" colspan="4"><a href="#MMapDbg_11">MMapDbg</a></td><td class="lr" colspan="4"><a href="#CopSDbg_7">CopSDbg</a></td><td class="lr" colspan="4"><a href="#CopDbg_3">CopDbg</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="TraceFilt_31">TraceFilt, bits [31:28]
                  </h4>
          
  <p>Armv8.4 Self-hosted Trace Extension version. Defined values are:</p>

        <table class="valuetable"><tr><th>TraceFilt</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Armv8.4 Self-hosted Trace Extension not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Armv8.4 Self-hosted Trace Extension implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.4-Trace</span> implements the functionality added by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <h4 id="PerfMon_27">PerfMon, bits [27:24]
                  </h4>
          
  <p>Performance Monitors Extension version.</p>
<p>This field does not follow the standard ID scheme, but uses the alternative ID scheme described in <span class="xref">Alternative ID scheme used for the Performance Monitors Extension version</span>.</p>
<p>Defined values are:</p>

        <table class="valuetable"><tr><th>PerfMon</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Performance Monitors Extension not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Performance Monitors Extension version 1 implemented, PMUv1.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Performance Monitors Extension version 2 implemented, PMUv2.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>Performance Monitors Extension version 3 implemented, PMUv3.</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>PMUv3 for Armv8.1. As <span class="binarynumber">0b0011</span>, and also includes support for:</p>
<ul>
<li>Extended 16-bit <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>.evtCount field.
</li><li>If EL2 is implemented, the <a href="AArch32-hdcr.html">HDCR</a>.HPMD control bit.
</li></ul>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>PMUv3 for Armv8.4. As <span class="binarynumber">0b0100</span> and also includes support for the <a href="AArch32-pmmir.html">PMMIR</a> register.</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>PMUv3 for Armv8.5. As <span class="binarynumber">0b0101</span> and also includes support for:</p>
<ul>
<li>64-bit event counters.
</li><li>If EL2 is implemented, the <a href="AArch32-hdcr.html">HDCR</a>.HCCD control bit.
</li><li>If EL3 is implemented, the <a href="AArch32-sdcr.html">SDCR</a>.SCCD control bit.
</li></ul>
</td></tr><tr><td class="bitfield">0b1111</td><td>
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> form of performance monitors supported, PMUv3 not supported. Arm does not recommend this value in new implementations.</p>
</td></tr></table>
              
  <p><span class="xref">ARMv8.1-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0100</span>.</p>
<p><span class="xref">ARMv8.4-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0101</span>.</p>
<p><span class="xref">ARMv8.5-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0110</span>.</p>
<p>All other values are reserved.</p>
<p>In any Armv8 implementation, the values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span> are not permitted.</p>
<p>From Armv8.1, the value <span class="binarynumber">0b0011</span> is not permitted.</p>
<p>From Armv8.4, the value <span class="binarynumber">0b0100</span> is not permitted.</p>
<p>From Armv8.5, the value <span class="binarynumber">0b0101</span> is not permitted.</p>
<div class="note"><span class="note-header">Note</span><p>In Armv7, the value <span class="binarynumber">0b0000</span> can mean that PMUv1 is implemented. PMUv1 is not permitted in an Armv8 implementation.</p></div>

            <h4 id="MProfDbg_23">MProfDbg, bits [23:20]
                  </h4>
          
  <p>M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:</p>

        <table class="valuetable"><tr><th>MProfDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Support for M profile Debug architecture, with memory-mapped access.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0000</span>.</p>

            <h4 id="MMapTrc_19">MMapTrc, bits [19:16]
                  </h4>
          
  <p>Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:</p>

        <table class="valuetable"><tr><th>MMapTrc</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Support for Arm trace architecture, with memory-mapped access.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>See the ETM Architecture Specification for more information.</p>

            <h4 id="CopTrc_15">CopTrc, bits [15:12]
                  </h4>
          
  <p>Support for System registers-based trace model, using registers in the coproc == <span class="binarynumber">0b1110</span> encoding space. Defined values are:</p>

        <table class="valuetable"><tr><th>CopTrc</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Support for Arm trace architecture, with System registers access.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>See the ETM Architecture Specification for more information.</p>

            <h4 id="MMapDbg_11">MMapDbg, bits [11:8]
                  </h4>
          
  <p>Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.</p>
<p>In Armv8-A, this field is <span class="arm-defined-word">RES0</span>.</p>
<p>The optional memory map defined by Armv8 is not compatible with Armv7.</p>

        <h4 id="CopSDbg_7">CopSDbg, bits [7:4]
                  </h4>
          
  <p>Support for  a System registers-based Secure debug model, using registers in the coproc = <span class="binarynumber">0b1110</span> encoding space, for an A profile processor that includes EL3.</p>
<p>If EL3 is not implemented and the implemented Security state is Non-secure state, this field is <span class="arm-defined-word">RES0</span>. Otherwise, this field reads the same as bits [3:0].</p>

        <h4 id="CopDbg_3">CopDbg, bits [3:0]
                  </h4>
          
  <p>Support for System registers-based debug model, using registers in the coproc == <span class="binarynumber">0b1110</span> encoding space, for A and R profile processors. Defined values are:</p>

        <table class="valuetable"><tr><th>CopDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Support for Armv6, v6 Debug architecture, with System registers access.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>Support for Armv6, v6.1 Debug architecture, with System registers access.</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>Support for Armv7, v7 Debug architecture, with System registers access.</p>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>Support for Armv7, v7.1 Debug architecture, with System registers access.</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>Support for Armv8 debug architecture, with System registers access.</p>
</td></tr><tr><td class="bitfield">0b0111</td><td>
  <p>Support for Armv8 debug architecture, with System registers access, and Virtualization Host extensions.</p>
</td></tr><tr><td class="bitfield">0b1000</td><td>
  <p>Support for Armv8.2 debug architecture.</p>
</td></tr><tr><td class="bitfield">0b1001</td><td>
  <p>Support for Armv8.4 debug architecture.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In any Armv8 implementation, the values <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0010</span>, <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span> are not permitted.</p>
<p>If <span class="xref">ARMv8.1-VHE</span> is not implemented, the only permitted value is <span class="binarynumber">0b0110</span>.</p>
<p>In an Armv8.0 implementation, the value <span class="binarynumber">0b1000</span> is not permitted.</p>

            <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ID_DFR0</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        return ID_DFR0;
elsif PSTATE.EL == EL2 then
    return ID_DFR0;
elsif PSTATE.EL == EL3 then
    return ID_DFR0;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
