TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CHALTester.v

TOPLEVEL=I2CHALTester
MODULE=I2CHALTester

include ../../common/Makefile.sim
