Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 19:45:29 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file new_top_control_sets_placed.rpt
| Design       : new_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |             168 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             296 |          133 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                                                                                 Enable Signal                                                                                                 |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF                                                                                                                                                                                         | VGA/vsync_i_1_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[2]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[7]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[3]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[0]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[6]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[1]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[4]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF                                                                                                                                                                                         | VGA/hsync_i_1_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | recv/data[5]_i_1_n_0                                                                                                                                                                                          | reset_IBUF                                                                                                                                       |                1 |              1 |         1.00 |
|  VGA/clock_50      |                                                                                                                                                                                                               |                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | Block_Rom/write_en_i_1_n_0                                                                                                                                                                                    | reset_IBUF                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG     | sobel/data                                                                                                                                                                                                    |                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG     | sobel/data[1][2][6]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG     | sobel/data[1][0][6]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG     | sobel/data[0][1][6]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_155 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24_psbram_and_n_1 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | trans/current_state[2]                                                                                                                                                                                        | reset_IBUF                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | trans/tx_byte[7]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_158 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24_psbram_and_n_2 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | sobel/data[0][0][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | sobel/data[0][2][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | sobel/data[2][0][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_159 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_25_psbram_and_n_3 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_25_psbram_and_n_2 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_161 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_25_psbram_and_n   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/all_loaded_reg_0                                                                                                                                                                                    |                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_154 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23_psbram_and_n_1 |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_149 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_psbram_and_n   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_114  | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_36_psbram_and_n   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_131 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26_psbram_and_n_1 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_133 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26_psbram_and_n   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_137 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_27_psbram_and_n   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_141 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_28_psbram_and_n   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_147 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_psbram_and_n_3 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_150 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_psbram_and_n_1 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_148 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_psbram_and_n_2 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_162 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_25_psbram_and_n_1 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_153 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23_psbram_and_n   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_152 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23_psbram_and_n_3 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_151 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23_psbram_and_n_2 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_156 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24_psbram_and_n   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG     | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_157 | Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_24_psbram_and_n_3 |                3 |              8 |         2.67 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF                                                                                                                                                                                         |                                                                                                                                                  |                3 |             10 |         3.33 |
|  VGA/clock_25_BUFG | VGA/vcount[9]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                  |                4 |             10 |         2.50 |
|  VGA/clock_25_BUFG | sobel/sobelready_OBUF                                                                                                                                                                                         | VGA/red[3]_i_1_n_0                                                                                                                               |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG     | recv/E[0]                                                                                                                                                                                                     |                                                                                                                                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG     |                                                                                                                                                                                                               | reset_IBUF                                                                                                                                       |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG     | sobel/E[0]                                                                                                                                                                                                    |                                                                                                                                                  |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG     | Block_Rom/gray_count                                                                                                                                                                                          |                                                                                                                                                  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     | parse1/data_out_r[7]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG     | sobel/W_counter[15]_i_1_n_0                                                                                                                                                                                   | reset_IBUF                                                                                                                                       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG     | recv/clk_counter[31]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG     | recv/data_valid                                                                                                                                                                                               | reset_IBUF                                                                                                                                       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG     |                                                                                                                                                                                                               |                                                                                                                                                  |               16 |             40 |         2.50 |
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


