// Seed: 2388347155
module module_0 (
    output wand id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input supply1 id_10,
    output tri id_11,
    output supply0 id_12,
    input tri0 id_13,
    output tri1 id_14
);
  real id_16;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3
);
  if (id_0) begin
    begin
      wire id_5;
      assign id_3 = 1;
    end
  end else assign id_3 = 1;
  wire id_6;
  module_0(
      id_3, id_3, id_2, id_3, id_0, id_1, id_3, id_3, id_1, id_3, id_2, id_3, id_3, id_0, id_3
  );
  assign id_3 = 1'b0;
  supply0 id_7 = id_1;
  wire id_8;
endmodule
