$date
	Sat Sep 27 17:24:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_sync_async_tb $end
$var wire 1 ! q $end
$var reg 1 " async_rst $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % sync_rst $end
$scope module uut $end
$var wire 1 " async_rst $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % sync_rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#5000
1!
1#
#10000
0#
#13000
1%
#15000
0!
1#
#20000
0#
#25000
1#
#27000
0%
#30000
0#
#35000
1!
1#
#40000
0#
#45000
1#
#50000
0!
0#
1"
#55000
1!
1#
0"
#60000
0#
#65000
1#
