doc
fpga base hyrbid memory emulation system hybrid memory system comprise emerge non volatile memory nvm dram propose address grow memory demand application emerge nvm technology phase change memory pcm memristor xpoint high capacity density minimal static power consumption low cost gb nvm long access latency limited write endurance oppose dram different characteristic memory class point design hybrid memory system contain multiple class main memory iterative incremental development new architecture timeliness simulation completion critical project progression highly efficient simulation method need evaluate performance different hybrid memory system design design exploration hybrid memory system challenge require emulation system stack include os memory controller interconnect benchmark application memory performance test typically large working set take long simulation warm period paper propose fpga base hybrid memory system emulation platform target mobile computing system sensitive energy consumption likely adopt nvm power efficiency focus platform design hybrid memory system leverage board hard ip arm processor improve simulation performance improve accuracy result user implement data placement migration policy fpga logic element evaluate new design quickly effectively result emulation platform provide speedup simulation time compare software counterpart
arcane adaptive risc v cache architecture near memory extension modern data drive application expose limitation von neumann architecture extensive data movement low throughput poor energy efficiency accelerator improve performance lack flexibility require datum transfer exist compute near memory solution mitigate issue face usability challenge datum placement constraint propose novel cache architecture double tightly couple compute near memory coprocessor risc v cache controller execute custom instruction host cpu vector operation dispatch near memory vector processing unit cache memory subsystem architecture abstract memory synchronization data mapping application software offer software base instruction set architecture extensibility implementation show performance improvement operate bit datum system traditional cache execute bad case bit cnn workload area overhead
gpu graph processing cxl base microsecond latency external memory gpu graph analytic use external memory host dram solid state drive cost effective approach process large graph capacity gpu onboard memory paper study use compute express link cxl memory alternative external memory gpu graph processing order emerge memory expansion technology enable graph processing fast host dram analysis evaluation fpga prototype representative gpu graph traversal algorithm involve fine grain random access tolerate external memory latency microsecond introduce cxl interface underlie memory device insight indicate microsecond latency flash memory cxl memory device realize cost effective gpu graph processing achieve performance close host dram
