

================================================================
== Vitis HLS Report for 'md_knn'
================================================================
* Date:           Thu May 22 09:13:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.598 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1310808|  1310808|  6.554 ms|  6.554 ms|  1310809|  1310809|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop_i_loop_j  |  1310806|  1310806|        92|          5|          1|  262144|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      313|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    30|     1850|     1723|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      629|    -|
|Register             |        -|     -|     2600|      320|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    30|     4450|     2985|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U1  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U2  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U6       |ddiv_64ns_64ns_64_22_no_dsp_1       |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U3       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U4       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U5       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  30| 1850| 1723|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_309_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln18_fu_283_p2       |         +|   0|  0|  26|          19|           1|
    |add_ln25_fu_392_p2       |         +|   0|  0|  16|           9|           1|
    |ap_condition_444         |       and|   0|  0|   2|           1|           1|
    |ap_condition_657         |       and|   0|  0|   2|           1|           1|
    |ap_condition_983         |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_277_p2      |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln25_fu_295_p2      |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_397_p2         |      icmp|   0|  0|  11|           9|          10|
    |select_ln18_1_fu_425_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln18_2_fu_433_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln18_3_fu_411_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln18_4_fu_315_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln18_fu_301_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 313|          85|          63|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |fx_fu_74                              |   9|          2|   64|        128|
    |fy_fu_78                              |   9|          2|   64|        128|
    |fz_fu_82                              |   9|          2|   64|        128|
    |grp_fu_213_opcode                     |  14|          3|    2|          6|
    |grp_fu_213_p0                         |  31|          6|   64|        384|
    |grp_fu_213_p1                         |  31|          6|   64|        384|
    |grp_fu_217_opcode                     |  14|          3|    2|          6|
    |grp_fu_217_p0                         |  26|          5|   64|        320|
    |grp_fu_217_p1                         |  26|          5|   64|        320|
    |grp_fu_222_p0                         |  26|          5|   64|        320|
    |grp_fu_222_p1                         |  26|          5|   64|        320|
    |grp_fu_226_p0                         |  26|          5|   64|        320|
    |grp_fu_226_p1                         |  26|          5|   64|        320|
    |grp_fu_230_p0                         |  20|          4|   64|        256|
    |grp_fu_230_p1                         |  20|          4|   64|        256|
    |i_fu_90                               |   9|          2|   11|         22|
    |indvar_flatten_fu_94                  |   9|          2|   19|         38|
    |j_fu_86                               |   9|          2|    9|         18|
    |position_x_address0                   |  14|          3|   10|         30|
    |position_y_address0                   |  14|          3|   10|         30|
    |position_z_address0                   |  14|          3|   10|         30|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 629|        131|  966|       3890|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_675                       |  64|   0|   64|          0|
    |add_reg_670                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |delx_reg_634                       |  64|   0|   64|          0|
    |dely_reg_641                       |  64|   0|   64|          0|
    |delz_reg_648                       |  64|   0|   64|          0|
    |force_reg_713                      |  64|   0|   64|          0|
    |fx_fu_74                           |  64|   0|   64|          0|
    |fy_1_reg_750                       |  64|   0|   64|          0|
    |fy_fu_78                           |  64|   0|   64|          0|
    |fz_fu_82                           |  64|   0|   64|          0|
    |i_fu_90                            |  11|   0|   11|          0|
    |icmp_ln18_reg_512                  |   1|   0|    1|          0|
    |icmp_ln25_reg_516                  |   1|   0|    1|          0|
    |ifzero_reg_630                     |   1|   0|    1|          0|
    |indvar_flatten_fu_94               |  19|   0|   19|          0|
    |j_fu_86                            |   9|   0|    9|          0|
    |mul1_reg_660                       |  64|   0|   64|          0|
    |mul2_reg_665                       |  64|   0|   64|          0|
    |mul3_reg_688                       |  64|   0|   64|          0|
    |mul4_reg_730                       |  64|   0|   64|          0|
    |mul5_reg_698                       |  64|   0|   64|          0|
    |mul8_reg_720                       |  64|   0|   64|          0|
    |mul9_reg_725                       |  64|   0|   64|          0|
    |mul_reg_655                        |  64|   0|   64|          0|
    |position_x_load_1_reg_585          |  64|   0|   64|          0|
    |position_x_load_reg_555            |  64|   0|   64|          0|
    |position_y_load_1_reg_590          |  64|   0|   64|          0|
    |position_y_load_reg_560            |  64|   0|   64|          0|
    |position_z_load_1_reg_595          |  64|   0|   64|          0|
    |position_z_load_reg_565            |  64|   0|   64|          0|
    |potential_reg_708                  |  64|   0|   64|          0|
    |r2inv_reg_680                      |  64|   0|   64|          0|
    |r6inv_reg_693                      |  64|   0|   64|          0|
    |reg_240                            |  64|   0|   64|          0|
    |select_ln18_reg_523                |   9|   0|    9|          0|
    |sub_reg_703                        |  64|   0|   64|          0|
    |zext_ln18_reg_528                  |  11|   0|   64|         53|
    |delx_reg_634                       |  64|  32|   64|          0|
    |dely_reg_641                       |  64|  32|   64|          0|
    |delz_reg_648                       |  64|  32|   64|          0|
    |icmp_ln18_reg_512                  |  64|  32|    1|          0|
    |icmp_ln25_reg_516                  |  64|  32|    1|          0|
    |ifzero_reg_630                     |  64|  32|    1|          0|
    |mul2_reg_665                       |  64|  32|   64|          0|
    |r2inv_reg_680                      |  64|  32|   64|          0|
    |r6inv_reg_693                      |  64|  32|   64|          0|
    |zext_ln18_reg_528                  |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2600| 320| 2464|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        md_knn|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        md_knn|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        md_knn|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        md_knn|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        md_knn|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        md_knn|  return value|
|force_x_address0     |  out|   10|   ap_memory|       force_x|         array|
|force_x_ce0          |  out|    1|   ap_memory|       force_x|         array|
|force_x_we0          |  out|    1|   ap_memory|       force_x|         array|
|force_x_d0           |  out|   64|   ap_memory|       force_x|         array|
|force_y_address0     |  out|   10|   ap_memory|       force_y|         array|
|force_y_ce0          |  out|    1|   ap_memory|       force_y|         array|
|force_y_we0          |  out|    1|   ap_memory|       force_y|         array|
|force_y_d0           |  out|   64|   ap_memory|       force_y|         array|
|force_z_address0     |  out|   10|   ap_memory|       force_z|         array|
|force_z_ce0          |  out|    1|   ap_memory|       force_z|         array|
|force_z_we0          |  out|    1|   ap_memory|       force_z|         array|
|force_z_d0           |  out|   64|   ap_memory|       force_z|         array|
|position_x_address0  |  out|   10|   ap_memory|    position_x|         array|
|position_x_ce0       |  out|    1|   ap_memory|    position_x|         array|
|position_x_q0        |   in|   64|   ap_memory|    position_x|         array|
|position_y_address0  |  out|   10|   ap_memory|    position_y|         array|
|position_y_ce0       |  out|    1|   ap_memory|    position_y|         array|
|position_y_q0        |   in|   64|   ap_memory|    position_y|         array|
|position_z_address0  |  out|   10|   ap_memory|    position_z|         array|
|position_z_ce0       |  out|    1|   ap_memory|    position_z|         array|
|position_z_q0        |   in|   64|   ap_memory|    position_z|         array|
|NL_address0          |  out|   18|   ap_memory|            NL|         array|
|NL_ce0               |  out|    1|   ap_memory|            NL|         array|
|NL_q0                |   in|   32|   ap_memory|            NL|         array|
+---------------------+-----+-----+------------+--------------+--------------+

