

================================================================
== Vitis HLS Report for 'conv1_Pipeline_7'
================================================================
* Date:           Thu Nov  2 20:34:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U233  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_112_fu_146_p2        |         +|   0|  0|  21|          14|          14|
    |empty_fu_136_p2            |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond12823_fu_130_p2    |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  55|          32|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_0_i75_load  |   9|          2|    8|         16|
    |i2_blk_n_W                              |   9|          2|    1|          2|
    |loop_index_0_i75_fu_62                  |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   19|         38|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond12823_reg_198             |   1|   0|    1|          0|
    |loop_index_0_i75_fu_62            |   8|   0|    8|          0|
    |tmp_s_reg_217                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                          conv1_Pipeline_7|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|sext_ln162                                                         |   in|   62|     ap_none|                                                sext_ln162|        scalar|
|sub_ln155_3                                                        |   in|   14|     ap_none|                                               sub_ln155_3|        scalar|
|trunc_ln22                                                         |   in|    1|     ap_none|                                                trunc_ln22|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_0_i75 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_0_i75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln22"   --->   Operation 7 'read' 'trunc_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln155_3_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln155_3"   --->   Operation 8 'read' 'sub_ln155_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln162_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln162"   --->   Operation 9 'read' 'sext_ln162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln162_cast = sext i62 %sext_ln162_read"   --->   Operation 10 'sext' 'sext_ln162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_1, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_0_i75"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i76"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_0_i75_load = load i8 %loop_index_0_i75"   --->   Operation 14 'load' 'loop_index_0_i75_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%exitcond12823 = icmp_eq  i8 %loop_index_0_i75_load, i8 255"   --->   Operation 15 'icmp' 'exitcond12823' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_0_i75_load, i8 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond12823, void %load-store-loop.0.i76.split, void %for.inc45.0.i.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_0_i75_cast1 = zext i8 %loop_index_0_i75_load"   --->   Operation 18 'zext' 'loop_index_0_i75_cast1' <Predicate = (!exitcond12823)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%empty_112 = add i14 %sub_ln155_3_read, i14 %loop_index_0_i75_cast1"   --->   Operation 19 'add' 'empty_112' <Predicate = (!exitcond12823)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_112"   --->   Operation 20 'zext' 'p_cast' <Predicate = (!exitcond12823)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast"   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!exitcond12823)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!exitcond12823)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"   --->   Operation 23 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20' <Predicate = (!exitcond12823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"   --->   Operation 24 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = (!exitcond12823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_0_i75"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond12823)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln162_cast" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 26 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"   --->   Operation 28 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20' <Predicate = (!exitcond12823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = (!exitcond12823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i1 %trunc_ln22_read"   --->   Operation 30 'mux' 'tmp_s' <Predicate = (!exitcond12823)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (exitcond12823)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_113 = bitcast i32 %tmp_s"   --->   Operation 32 'bitcast' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (7.30ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %i2_addr, i32 %empty_113, i4 15" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 33 'write' 'write_ln162' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i76"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln162]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln155_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_0_i75                                          (alloca           ) [ 0100]
trunc_ln22_read                                           (read             ) [ 0110]
sub_ln155_3_read                                          (read             ) [ 0000]
sext_ln162_read                                           (read             ) [ 0000]
sext_ln162_cast                                           (sext             ) [ 0110]
specinterface_ln0                                         (specinterface    ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_i75_load                                     (load             ) [ 0000]
exitcond12823                                             (icmp             ) [ 0110]
empty                                                     (add              ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_i75_cast1                                    (zext             ) [ 0000]
empty_112                                                 (add              ) [ 0000]
p_cast                                                    (zext             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 (getelementptr    ) [ 0110]
store_ln0                                                 (store            ) [ 0000]
i2_addr                                                   (getelementptr    ) [ 0101]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 (load             ) [ 0000]
tmp_s                                                     (mux              ) [ 0101]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000]
empty_113                                                 (bitcast          ) [ 0000]
write_ln162                                               (write            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
ret_ln0                                                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln162">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln155_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln155_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="loop_index_0_i75_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_0_i75/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln22_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln22_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln155_3_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="0"/>
<pin id="75" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln155_3_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln162_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="62" slack="0"/>
<pin id="81" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln162_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln162_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln162/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="14" slack="0"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln162_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="loop_index_0_i75_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_0_i75_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond12823_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12823/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="loop_index_0_i75_cast1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_0_i75_cast1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_112_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_112/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i2_addr_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="1"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="empty_113_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_113/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="loop_index_0_i75_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_0_i75 "/>
</bind>
</comp>

<comp id="188" class="1005" name="trunc_ln22_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="sext_ln162_cast_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln162_cast "/>
</bind>
</comp>

<comp id="198" class="1005" name="exitcond12823_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond12823 "/>
</bind>
</comp>

<comp id="202" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="1"/>
<pin id="204" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 "/>
</bind>
</comp>

<comp id="207" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="1"/>
<pin id="209" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i2_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_s_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="99" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="78" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="72" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="162"><net_src comp="136" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="106" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="112" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="184"><net_src comp="62" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="191"><net_src comp="66" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="196"><net_src comp="118" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="201"><net_src comp="130" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="92" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="210"><net_src comp="99" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="215"><net_src comp="163" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="220"><net_src comp="168" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {}
 - Input state : 
	Port: conv1_Pipeline_7 : i2 | {}
	Port: conv1_Pipeline_7 : sext_ln162 | {1 }
	Port: conv1_Pipeline_7 : sub_ln155_3 | {1 }
	Port: conv1_Pipeline_7 : trunc_ln22 | {1 }
	Port: conv1_Pipeline_7 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_Pipeline_7 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_0_i75_load : 1
		exitcond12823 : 2
		empty : 2
		br_ln0 : 3
		loop_index_0_i75_cast1 : 2
		empty_112 : 3
		p_cast : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 : 6
		store_ln0 : 3
	State 2
		tmp_s : 1
	State 3
		write_ln162 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_136         |    0    |    15   |
|          |        empty_112_fu_146       |    0    |    21   |
|----------|-------------------------------|---------|---------|
|   icmp   |      exitcond12823_fu_130     |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_s_fu_168         |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln22_read_read_fu_66  |    0    |    0    |
|   read   |  sub_ln155_3_read_read_fu_72  |    0    |    0    |
|          |   sext_ln162_read_read_fu_78  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln162_write_fu_84    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln162_cast_fu_118    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   | loop_index_0_i75_cast1_fu_142 |    0    |    0    |
|          |         p_cast_fu_152         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    60   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18_reg_202|   14   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19_reg_207|   14   |
|                      exitcond12823_reg_198                      |    1   |
|                         i2_addr_reg_212                         |   32   |
|                     loop_index_0_i75_reg_181                    |    8   |
|                     sext_ln162_cast_reg_193                     |   64   |
|                          tmp_s_reg_217                          |   32   |
|                     trunc_ln22_read_reg_188                     |    1   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   166  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   166  |   78   |
+-----------+--------+--------+--------+
