INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Isara Liyanage/Lab_5/Lab_5.srcs/sim_1/new/Counter_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Sim
