// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gradient_xy_calc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        frame3_a_V_dout,
        frame3_a_V_empty_n,
        frame3_a_V_read,
        gradient_x_V_din,
        gradient_x_V_full_n,
        gradient_x_V_write,
        gradient_y_V_din,
        gradient_y_V_full_n,
        gradient_y_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] frame3_a_V_dout;
input   frame3_a_V_empty_n;
output   frame3_a_V_read;
output  [31:0] gradient_x_V_din;
input   gradient_x_V_full_n;
output   gradient_x_V_write;
output  [31:0] gradient_y_V_din;
input   gradient_y_V_full_n;
output   gradient_y_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg frame3_a_V_read;
reg[31:0] gradient_x_V_din;
reg gradient_x_V_write;
reg[31:0] gradient_y_V_din;
reg gradient_y_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] buf_V_1_1_address0;
reg    buf_V_1_1_ce0;
wire   [31:0] buf_V_1_1_q0;
reg    buf_V_1_1_ce1;
reg    buf_V_1_1_we1;
wire   [3:0] buf_V_1_2_address0;
reg    buf_V_1_2_ce0;
wire   [31:0] buf_V_1_2_q0;
reg    buf_V_1_2_ce1;
reg    buf_V_1_2_we1;
wire   [3:0] buf_V_1_3_address0;
reg    buf_V_1_3_ce0;
wire   [31:0] buf_V_1_3_q0;
reg    buf_V_1_3_ce1;
reg    buf_V_1_3_we1;
wire   [3:0] buf_V_1_4_address0;
reg    buf_V_1_4_ce0;
wire   [31:0] buf_V_1_4_q0;
reg    buf_V_1_4_ce1;
reg    buf_V_1_4_we1;
reg    frame3_a_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_1218;
reg   [0:0] or_cond_reg_1265;
reg    gradient_x_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] or_cond1_mid2_reg_1227;
reg   [0:0] or_cond1_mid2_reg_1227_pp0_iter3_reg;
reg   [0:0] tmp_58_reg_1274;
reg   [0:0] tmp_58_reg_1274_pp0_iter3_reg;
reg   [0:0] or_cond4_reg_1278;
reg   [0:0] or_cond4_reg_1278_pp0_iter3_reg;
reg    gradient_y_V_blk_n;
reg   [6:0] indvar_flatten_reg_277;
reg   [2:0] r_reg_288;
reg   [3:0] c_reg_299;
wire   [0:0] exitcond_flatten_fu_334_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op104_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_predicate_op200_write_state6;
reg    ap_predicate_op210_write_state6;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_1218_pp0_iter1_reg;
wire   [6:0] indvar_flatten_next_fu_340_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond1_mid2_fu_394_p3;
reg   [0:0] or_cond1_mid2_reg_1227_pp0_iter1_reg;
reg   [0:0] or_cond1_mid2_reg_1227_pp0_iter2_reg;
wire   [2:0] r_mid2_fu_442_p3;
reg   [3:0] buf_V_1_1_addr_reg_1236;
reg   [3:0] buf_V_1_2_addr_reg_1242;
reg   [3:0] buf_V_1_3_addr_reg_1248;
reg   [3:0] buf_V_1_4_addr_reg_1254;
reg   [3:0] buf_V_1_4_addr_reg_1254_pp0_iter1_reg;
wire   [0:0] tmp_8_fu_458_p2;
reg   [0:0] tmp_8_reg_1260;
reg   [0:0] tmp_8_reg_1260_pp0_iter1_reg;
wire   [0:0] or_cond_fu_464_p2;
reg   [0:0] or_cond_reg_1265_pp0_iter1_reg;
wire   [0:0] tmp_58_fu_566_p2;
reg   [0:0] tmp_58_reg_1274_pp0_iter1_reg;
reg   [0:0] tmp_58_reg_1274_pp0_iter2_reg;
wire   [0:0] or_cond4_fu_588_p2;
reg   [0:0] or_cond4_reg_1278_pp0_iter1_reg;
reg   [0:0] or_cond4_reg_1278_pp0_iter2_reg;
wire   [3:0] c_1_fu_594_p2;
reg   [16:0] window_val_2_V_4_reg_1287;
reg   [16:0] window_val_3_V_4_reg_1292;
wire   [31:0] tmp3_fu_756_p2;
reg   [31:0] tmp3_reg_1297;
wire  signed [31:0] p_Val2_30_4_fu_957_p2;
reg  signed [31:0] p_Val2_30_4_reg_1302;
wire  signed [31:0] p_Val2_33_4_fu_991_p2;
reg  signed [31:0] p_Val2_33_4_reg_1307;
reg   [0:0] tmp_60_reg_1312;
reg   [0:0] tmp_60_reg_1312_pp0_iter3_reg;
reg   [0:0] tmp_63_reg_1318;
reg   [0:0] tmp_63_reg_1318_pp0_iter3_reg;
wire   [64:0] mul3_fu_1015_p2;
reg   [64:0] mul3_reg_1324;
reg   [28:0] tmp_62_reg_1329;
wire   [64:0] mul_fu_1034_p2;
reg   [64:0] mul_reg_1334;
reg   [28:0] tmp_65_reg_1339;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state4;
wire   [63:0] tmp_7_fu_450_p1;
wire   [31:0] tmp_12_fu_1085_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_13_fu_1128_p3;
reg   [16:0] window_val_0_V_2_fu_132;
reg   [16:0] window_val_0_V_3_fu_136;
wire   [16:0] window_val_V_0_4_2_fu_701_p3;
reg   [16:0] window_val_1_V_2_fu_140;
reg   [16:0] window_val_1_V_3_fu_144;
wire   [16:0] window_val_V_1_4_2_fu_694_p3;
reg   [16:0] window_val_2_V_0_fu_148;
reg   [16:0] window_val_2_V_1_fu_152;
reg   [16:0] window_val_2_V_2_fu_156;
reg   [16:0] window_val_2_V_3_fu_160;
wire  signed [16:0] window_val_V_2_4_2_fu_833_p3;
reg   [16:0] window_val_3_V_2_fu_164;
reg   [16:0] window_val_3_V_3_fu_168;
wire   [16:0] window_val_V_3_4_2_fu_827_p3;
reg   [16:0] window_val_4_V_2_fu_172;
reg   [16:0] window_val_4_V_3_fu_176;
wire   [16:0] window_val_4_V_4_fu_839_p3;
reg   [31:0] smallbuf_V_4_1_fu_180;
wire   [31:0] p_smallbuf_V_4_1_fu_625_p3;
wire   [31:0] smallbuf_4_V_cast_fu_645_p1;
wire   [0:0] tmp_38_fu_320_p3;
wire   [0:0] tmp_s_fu_314_p2;
wire   [0:0] exitcond_fu_346_p2;
wire   [2:0] r_s_fu_360_p2;
wire   [0:0] tmp_mid1_fu_366_p2;
wire   [0:0] tmp_39_fu_380_p3;
wire   [0:0] or_cond1_mid1_fu_388_p2;
wire   [0:0] or_cond1_fu_328_p2;
wire   [1:0] tmp_40_fu_402_p4;
wire   [1:0] tmp_41_fu_418_p4;
wire   [0:0] icmp2_fu_412_p2;
wire   [0:0] icmp3_fu_428_p2;
wire   [3:0] c_mid2_fu_352_p3;
wire   [0:0] tmp_mid2_fu_372_p3;
wire   [0:0] tmp_43_fu_476_p2;
wire   [0:0] tmp_42_fu_470_p2;
wire   [0:0] tmp_45_fu_488_p2;
wire   [0:0] tmp_44_fu_482_p2;
wire   [0:0] tmp_47_fu_500_p2;
wire   [0:0] tmp_46_fu_494_p2;
wire   [0:0] tmp_49_fu_512_p2;
wire   [0:0] tmp_48_fu_506_p2;
wire   [0:0] tmp_51_fu_524_p2;
wire   [0:0] tmp_50_fu_518_p2;
wire   [0:0] tmp_53_fu_536_p2;
wire   [0:0] tmp_52_fu_530_p2;
wire   [0:0] tmp_55_fu_548_p2;
wire   [0:0] tmp_54_fu_542_p2;
wire   [0:0] tmp_57_fu_560_p2;
wire   [0:0] tmp_56_fu_554_p2;
wire   [2:0] tmp_59_fu_572_p4;
wire   [0:0] tmp_5_mid2_fu_434_p3;
wire   [0:0] icmp_fu_582_p2;
wire   [18:0] smallbuf_4_V_fu_637_p3;
wire   [16:0] window_val_1_V_4_fu_664_p4;
wire   [16:0] window_val_0_V_4_fu_654_p4;
wire   [27:0] tmp_24_fu_718_p3;
wire   [19:0] p_shl_fu_730_p3;
wire  signed [20:0] p_shl_cast_fu_738_p1;
wire   [20:0] p_Val2_3216_1_fu_742_p2;
wire  signed [31:0] tmp_11_fu_726_p1;
wire   [31:0] tmp_165_1_fu_748_p3;
wire   [16:0] tmp_141_4_fu_817_p4;
wire   [27:0] tmp_fu_861_p3;
wire   [19:0] p_shl1_fu_873_p3;
wire  signed [20:0] p_shl1_cast_fu_881_p1;
wire   [20:0] p_Val2_2918_1_fu_885_p2;
wire   [30:0] tmp_25_fu_899_p3;
wire   [30:0] tmp_26_fu_911_p3;
wire  signed [17:0] tmp_54_cast_fu_923_p1;
wire   [17:0] p_Val2_2918_4_fu_927_p2;
wire   [28:0] tmp_27_fu_933_p3;
wire  signed [31:0] tmp_3_fu_869_p1;
wire   [31:0] tmp_161_1_fu_891_p3;
wire  signed [31:0] tmp_161_4_fu_941_p1;
wire  signed [31:0] tmp_161_3_fu_907_p1;
wire   [31:0] tmp1_fu_945_p2;
wire   [31:0] tmp2_fu_951_p2;
wire  signed [16:0] tmp_55_cast_fu_963_p0;
wire  signed [17:0] tmp_55_cast_fu_963_p1;
wire   [17:0] p_Val2_3216_4_fu_967_p2;
wire   [28:0] tmp_28_fu_973_p3;
wire  signed [31:0] tmp_165_4_fu_981_p1;
wire  signed [31:0] tmp_165_3_fu_919_p1;
wire   [31:0] tmp4_fu_985_p2;
wire  signed [31:0] mul3_fu_1015_p0;
wire  signed [31:0] mul_fu_1034_p0;
wire   [64:0] neg_mul4_fu_1050_p2;
wire   [28:0] tmp_61_fu_1055_p4;
wire  signed [31:0] tmp_29_fu_1065_p1;
wire  signed [31:0] tmp_30_fu_1069_p1;
wire   [31:0] tmp_31_fu_1072_p3;
wire   [31:0] neg_ti9_fu_1079_p2;
wire   [64:0] neg_mul_fu_1093_p2;
wire   [28:0] tmp_64_fu_1098_p4;
wire  signed [31:0] tmp_32_fu_1108_p1;
wire  signed [31:0] tmp_33_fu_1112_p1;
wire   [31:0] tmp_34_fu_1115_p3;
wire   [31:0] neg_ti_fu_1122_p2;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_302;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

gradient_xy_calc_cud #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
buf_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_1_address0),
    .ce0(buf_V_1_1_ce0),
    .q0(buf_V_1_1_q0),
    .address1(buf_V_1_1_addr_reg_1236),
    .ce1(buf_V_1_1_ce1),
    .we1(buf_V_1_1_we1),
    .d1(buf_V_1_2_q0)
);

gradient_xy_calc_cud #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
buf_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_2_address0),
    .ce0(buf_V_1_2_ce0),
    .q0(buf_V_1_2_q0),
    .address1(buf_V_1_2_addr_reg_1242),
    .ce1(buf_V_1_2_ce1),
    .we1(buf_V_1_2_we1),
    .d1(buf_V_1_3_q0)
);

gradient_xy_calc_cud #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
buf_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_3_address0),
    .ce0(buf_V_1_3_ce0),
    .q0(buf_V_1_3_q0),
    .address1(buf_V_1_3_addr_reg_1248),
    .ce1(buf_V_1_3_ce1),
    .we1(buf_V_1_3_we1),
    .d1(buf_V_1_4_q0)
);

gradient_xy_calc_cud #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
buf_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_4_address0),
    .ce0(buf_V_1_4_ce0),
    .q0(buf_V_1_4_q0),
    .address1(buf_V_1_4_addr_reg_1254_pp0_iter1_reg),
    .ce1(buf_V_1_4_ce1),
    .we1(buf_V_1_4_we1),
    .d1(smallbuf_V_4_1_fu_180)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_334_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state4)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_334_p2 == 1'd0))) begin
        c_reg_299 <= c_1_fu_594_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_299 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_334_p2 == 1'd0))) begin
        indvar_flatten_reg_277 <= indvar_flatten_next_fu_340_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_277 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_334_p2 == 1'd0))) begin
        r_reg_288 <= r_mid2_fu_442_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_288 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((ap_predicate_op104_read_state3 == 1'b1)) begin
            smallbuf_V_4_1_fu_180 <= smallbuf_4_V_cast_fu_645_p1;
        end else if (((or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0))) begin
            smallbuf_V_4_1_fu_180 <= p_smallbuf_V_4_1_fu_625_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_334_p2 == 1'd0))) begin
        buf_V_1_1_addr_reg_1236 <= tmp_7_fu_450_p1;
        buf_V_1_2_addr_reg_1242 <= tmp_7_fu_450_p1;
        buf_V_1_3_addr_reg_1248 <= tmp_7_fu_450_p1;
        buf_V_1_4_addr_reg_1254 <= tmp_7_fu_450_p1;
        or_cond1_mid2_reg_1227 <= or_cond1_mid2_fu_394_p3;
        or_cond_reg_1265 <= or_cond_fu_464_p2;
        tmp_8_reg_1260 <= tmp_8_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_4_addr_reg_1254_pp0_iter1_reg <= buf_V_1_4_addr_reg_1254;
        exitcond_flatten_reg_1218 <= exitcond_flatten_fu_334_p2;
        exitcond_flatten_reg_1218_pp0_iter1_reg <= exitcond_flatten_reg_1218;
        or_cond1_mid2_reg_1227_pp0_iter1_reg <= or_cond1_mid2_reg_1227;
        or_cond4_reg_1278_pp0_iter1_reg <= or_cond4_reg_1278;
        or_cond_reg_1265_pp0_iter1_reg <= or_cond_reg_1265;
        tmp_58_reg_1274_pp0_iter1_reg <= tmp_58_reg_1274;
        tmp_8_reg_1260_pp0_iter1_reg <= tmp_8_reg_1260;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond1_mid2_reg_1227_pp0_iter2_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter2_reg == 1'd0))) begin
        mul3_reg_1324[64 : 11] <= mul3_fu_1015_p2[64 : 11];
        mul_reg_1334[64 : 11] <= mul_fu_1034_p2[64 : 11];
        tmp_62_reg_1329 <= {{mul3_fu_1015_p2[64:36]}};
        tmp_65_reg_1339 <= {{mul_fu_1034_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        or_cond1_mid2_reg_1227_pp0_iter2_reg <= or_cond1_mid2_reg_1227_pp0_iter1_reg;
        or_cond1_mid2_reg_1227_pp0_iter3_reg <= or_cond1_mid2_reg_1227_pp0_iter2_reg;
        or_cond4_reg_1278_pp0_iter2_reg <= or_cond4_reg_1278_pp0_iter1_reg;
        or_cond4_reg_1278_pp0_iter3_reg <= or_cond4_reg_1278_pp0_iter2_reg;
        tmp_58_reg_1274_pp0_iter2_reg <= tmp_58_reg_1274_pp0_iter1_reg;
        tmp_58_reg_1274_pp0_iter3_reg <= tmp_58_reg_1274_pp0_iter2_reg;
        tmp_60_reg_1312_pp0_iter3_reg <= tmp_60_reg_1312;
        tmp_63_reg_1318_pp0_iter3_reg <= tmp_63_reg_1318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_58_fu_566_p2 == 1'd1) & (exitcond_flatten_fu_334_p2 == 1'd0)) | ((or_cond1_mid2_fu_394_p3 == 1'd0) & (exitcond_flatten_fu_334_p2 == 1'd0))))) begin
        or_cond4_reg_1278 <= or_cond4_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond1_mid2_reg_1227_pp0_iter1_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0))) begin
        p_Val2_30_4_reg_1302[31 : 11] <= p_Val2_30_4_fu_957_p2[31 : 11];
        p_Val2_33_4_reg_1307[31 : 11] <= p_Val2_33_4_fu_991_p2[31 : 11];
        tmp_60_reg_1312 <= p_Val2_30_4_fu_957_p2[32'd31];
        tmp_63_reg_1318 <= p_Val2_33_4_fu_991_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond1_mid2_reg_1227 == 1'd1) & (tmp_58_reg_1274 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0))) begin
        tmp3_reg_1297[31 : 11] <= tmp3_fu_756_p2[31 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond1_mid2_fu_394_p3 == 1'd1) & (exitcond_flatten_fu_334_p2 == 1'd0))) begin
        tmp_58_reg_1274 <= tmp_58_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_0_V_2_fu_132 <= window_val_0_V_3_fu_136;
        window_val_1_V_2_fu_140 <= window_val_1_V_3_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1218 == 1'd0))) begin
        window_val_0_V_3_fu_136 <= window_val_V_0_4_2_fu_701_p3;
        window_val_1_V_3_fu_144 <= window_val_V_1_4_2_fu_694_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_2_V_0_fu_148 <= window_val_2_V_1_fu_152;
        window_val_2_V_1_fu_152 <= window_val_2_V_2_fu_156;
        window_val_2_V_2_fu_156 <= window_val_2_V_3_fu_160;
        window_val_3_V_2_fu_164 <= window_val_3_V_3_fu_168;
        window_val_4_V_2_fu_172 <= window_val_4_V_3_fu_176;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0))) begin
        window_val_2_V_3_fu_160 <= window_val_V_2_4_2_fu_833_p3;
        window_val_3_V_3_fu_168 <= window_val_V_3_4_2_fu_827_p3;
        window_val_4_V_3_fu_176 <= window_val_4_V_4_fu_839_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0))) begin
        window_val_2_V_4_reg_1287 <= {{buf_V_1_3_q0[27:11]}};
        window_val_3_V_4_reg_1292 <= {{buf_V_1_4_q0[27:11]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_1_ce0 = 1'b1;
    end else begin
        buf_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_1_ce1 = 1'b1;
    end else begin
        buf_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_1_we1 = 1'b1;
    end else begin
        buf_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_2_ce0 = 1'b1;
    end else begin
        buf_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_2_ce1 = 1'b1;
    end else begin
        buf_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_2_we1 = 1'b1;
    end else begin
        buf_V_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_3_ce0 = 1'b1;
    end else begin
        buf_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_3_ce1 = 1'b1;
    end else begin
        buf_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260 == 1'd1) & (or_cond_reg_1265 == 1'd0) & (exitcond_flatten_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0)))) begin
        buf_V_1_3_we1 = 1'b1;
    end else begin
        buf_V_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_4_ce0 = 1'b1;
    end else begin
        buf_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265_pp0_iter1_reg == 1'd1) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260_pp0_iter1_reg == 1'd1) & (or_cond_reg_1265_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0)))) begin
        buf_V_1_4_ce1 = 1'b1;
    end else begin
        buf_V_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_reg_1265_pp0_iter1_reg == 1'd1) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_reg_1260_pp0_iter1_reg == 1'd1) & (or_cond_reg_1265_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_1218_pp0_iter1_reg == 1'd0)))) begin
        buf_V_1_4_we1 = 1'b1;
    end else begin
        buf_V_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        frame3_a_V_blk_n = frame3_a_V_empty_n;
    end else begin
        frame3_a_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op104_read_state3 == 1'b1))) begin
        frame3_a_V_read = 1'b1;
    end else begin
        frame3_a_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd1)) | ((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_V_blk_n = gradient_x_V_full_n;
    end else begin
        gradient_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((ap_predicate_op210_write_state6 == 1'b1)) begin
            gradient_x_V_din = 32'd0;
        end else if ((ap_predicate_op200_write_state6 == 1'b1)) begin
            gradient_x_V_din = tmp_12_fu_1085_p3;
        end else begin
            gradient_x_V_din = 'bx;
        end
    end else begin
        gradient_x_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op210_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op200_write_state6 == 1'b1)))) begin
        gradient_x_V_write = 1'b1;
    end else begin
        gradient_x_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd1)) | ((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_V_blk_n = gradient_y_V_full_n;
    end else begin
        gradient_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((ap_predicate_op210_write_state6 == 1'b1)) begin
            gradient_y_V_din = 32'd0;
        end else if ((ap_predicate_op200_write_state6 == 1'b1)) begin
            gradient_y_V_din = tmp_13_fu_1128_p3;
        end else begin
            gradient_y_V_din = 'bx;
        end
    end else begin
        gradient_y_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op210_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op200_write_state6 == 1'b1)))) begin
        gradient_y_V_write = 1'b1;
    end else begin
        gradient_y_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((gradient_y_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_y_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)))) | ((frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op104_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((gradient_y_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_y_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)))) | ((frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op104_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (((gradient_y_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_y_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)))) | ((frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op104_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((frame3_a_V_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = (((gradient_y_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_y_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op210_write_state6 == 1'b1)) | ((gradient_x_V_full_n == 1'b0) & (ap_predicate_op200_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_condition_302 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op104_read_state3 = ((or_cond_reg_1265 == 1'd1) & (exitcond_flatten_reg_1218 == 1'd0));
end

always @ (*) begin
    ap_predicate_op200_write_state6 = ((or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_write_state6 = (((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (tmp_58_reg_1274_pp0_iter3_reg == 1'd1)) | ((or_cond4_reg_1278_pp0_iter3_reg == 1'd1) & (or_cond1_mid2_reg_1227_pp0_iter3_reg == 1'd0)));
end

assign ap_ready = internal_ap_ready;

assign buf_V_1_1_address0 = tmp_7_fu_450_p1;

assign buf_V_1_2_address0 = tmp_7_fu_450_p1;

assign buf_V_1_3_address0 = tmp_7_fu_450_p1;

assign buf_V_1_4_address0 = tmp_7_fu_450_p1;

assign c_1_fu_594_p2 = (c_mid2_fu_352_p3 + 4'd1);

assign c_mid2_fu_352_p3 = ((exitcond_fu_346_p2[0:0] === 1'b1) ? 4'd0 : c_reg_299);

assign exitcond_flatten_fu_334_p2 = ((indvar_flatten_reg_277 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond_fu_346_p2 = ((c_reg_299 == 4'd12) ? 1'b1 : 1'b0);

assign icmp2_fu_412_p2 = ((tmp_40_fu_402_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_428_p2 = ((tmp_41_fu_418_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_582_p2 = ((tmp_59_fu_572_p4 != 3'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_340_p2 = (indvar_flatten_reg_277 + 7'd1);

assign mul3_fu_1015_p0 = p_Val2_30_4_reg_1302;

assign mul3_fu_1015_p2 = ($signed(mul3_fu_1015_p0) * $signed(65'h155555556));

assign mul_fu_1034_p0 = p_Val2_33_4_reg_1307;

assign mul_fu_1034_p2 = ($signed(mul_fu_1034_p0) * $signed(65'h155555556));

assign neg_mul4_fu_1050_p2 = (65'd0 - mul3_reg_1324);

assign neg_mul_fu_1093_p2 = (65'd0 - mul_reg_1334);

assign neg_ti9_fu_1079_p2 = (32'd0 - tmp_31_fu_1072_p3);

assign neg_ti_fu_1122_p2 = (32'd0 - tmp_34_fu_1115_p3);

assign or_cond1_fu_328_p2 = (tmp_s_fu_314_p2 & tmp_38_fu_320_p3);

assign or_cond1_mid1_fu_388_p2 = (tmp_mid1_fu_366_p2 & tmp_39_fu_380_p3);

assign or_cond1_mid2_fu_394_p3 = ((exitcond_fu_346_p2[0:0] === 1'b1) ? or_cond1_mid1_fu_388_p2 : or_cond1_fu_328_p2);

assign or_cond4_fu_588_p2 = (tmp_5_mid2_fu_434_p3 & icmp_fu_582_p2);

assign or_cond_fu_464_p2 = (tmp_mid2_fu_372_p3 & tmp_8_fu_458_p2);

assign p_Val2_2918_1_fu_885_p2 = ($signed(21'd0) - $signed(p_shl1_cast_fu_881_p1));

assign p_Val2_2918_4_fu_927_p2 = ($signed(18'd0) - $signed(tmp_54_cast_fu_923_p1));

assign p_Val2_30_4_fu_957_p2 = (tmp1_fu_945_p2 + tmp2_fu_951_p2);

assign p_Val2_3216_1_fu_742_p2 = ($signed(21'd0) - $signed(p_shl_cast_fu_738_p1));

assign p_Val2_3216_4_fu_967_p2 = ($signed(18'd0) - $signed(tmp_55_cast_fu_963_p1));

assign p_Val2_33_4_fu_991_p2 = (tmp3_reg_1297 + tmp4_fu_985_p2);

assign p_shl1_cast_fu_881_p1 = $signed(p_shl1_fu_873_p3);

assign p_shl1_fu_873_p3 = {{window_val_2_V_1_fu_152}, {3'd0}};

assign p_shl_cast_fu_738_p1 = $signed(p_shl_fu_730_p3);

assign p_shl_fu_730_p3 = {{window_val_1_V_2_fu_140}, {3'd0}};

assign p_smallbuf_V_4_1_fu_625_p3 = ((tmp_8_reg_1260[0:0] === 1'b1) ? 32'd0 : smallbuf_V_4_1_fu_180);

assign r_mid2_fu_442_p3 = ((exitcond_fu_346_p2[0:0] === 1'b1) ? r_s_fu_360_p2 : r_reg_288);

assign r_s_fu_360_p2 = (r_reg_288 + 3'd1);

assign smallbuf_4_V_cast_fu_645_p1 = smallbuf_4_V_fu_637_p3;

assign smallbuf_4_V_fu_637_p3 = {{frame3_a_V_dout}, {11'd0}};

assign start_out = real_start;

assign tmp1_fu_945_p2 = ($signed(tmp_3_fu_869_p1) + $signed(tmp_161_1_fu_891_p3));

assign tmp2_fu_951_p2 = ($signed(tmp_161_4_fu_941_p1) + $signed(tmp_161_3_fu_907_p1));

assign tmp3_fu_756_p2 = ($signed(tmp_11_fu_726_p1) + $signed(tmp_165_1_fu_748_p3));

assign tmp4_fu_985_p2 = ($signed(tmp_165_4_fu_981_p1) + $signed(tmp_165_3_fu_919_p1));

assign tmp_11_fu_726_p1 = $signed(tmp_24_fu_718_p3);

assign tmp_12_fu_1085_p3 = ((tmp_60_reg_1312_pp0_iter3_reg[0:0] === 1'b1) ? neg_ti9_fu_1079_p2 : tmp_30_fu_1069_p1);

assign tmp_13_fu_1128_p3 = ((tmp_63_reg_1318_pp0_iter3_reg[0:0] === 1'b1) ? neg_ti_fu_1122_p2 : tmp_33_fu_1112_p1);

assign tmp_141_4_fu_817_p4 = {{smallbuf_V_4_1_fu_180[27:11]}};

assign tmp_161_1_fu_891_p3 = {{p_Val2_2918_1_fu_885_p2}, {11'd0}};

assign tmp_161_3_fu_907_p1 = $signed(tmp_25_fu_899_p3);

assign tmp_161_4_fu_941_p1 = $signed(tmp_27_fu_933_p3);

assign tmp_165_1_fu_748_p3 = {{p_Val2_3216_1_fu_742_p2}, {11'd0}};

assign tmp_165_3_fu_919_p1 = $signed(tmp_26_fu_911_p3);

assign tmp_165_4_fu_981_p1 = $signed(tmp_28_fu_973_p3);

assign tmp_24_fu_718_p3 = {{window_val_0_V_2_fu_132}, {11'd0}};

assign tmp_25_fu_899_p3 = {{window_val_2_V_3_fu_160}, {14'd0}};

assign tmp_26_fu_911_p3 = {{window_val_3_V_2_fu_164}, {14'd0}};

assign tmp_27_fu_933_p3 = {{p_Val2_2918_4_fu_927_p2}, {11'd0}};

assign tmp_28_fu_973_p3 = {{p_Val2_3216_4_fu_967_p2}, {11'd0}};

assign tmp_29_fu_1065_p1 = $signed(tmp_61_fu_1055_p4);

assign tmp_30_fu_1069_p1 = $signed(tmp_62_reg_1329);

assign tmp_31_fu_1072_p3 = ((tmp_60_reg_1312_pp0_iter3_reg[0:0] === 1'b1) ? tmp_29_fu_1065_p1 : tmp_30_fu_1069_p1);

assign tmp_32_fu_1108_p1 = $signed(tmp_64_fu_1098_p4);

assign tmp_33_fu_1112_p1 = $signed(tmp_65_reg_1339);

assign tmp_34_fu_1115_p3 = ((tmp_63_reg_1318_pp0_iter3_reg[0:0] === 1'b1) ? tmp_32_fu_1108_p1 : tmp_33_fu_1112_p1);

assign tmp_38_fu_320_p3 = r_reg_288[32'd2];

assign tmp_39_fu_380_p3 = r_s_fu_360_p2[32'd2];

assign tmp_3_fu_869_p1 = $signed(tmp_fu_861_p3);

assign tmp_40_fu_402_p4 = {{r_s_fu_360_p2[2:1]}};

assign tmp_41_fu_418_p4 = {{r_reg_288[2:1]}};

assign tmp_42_fu_470_p2 = ((c_mid2_fu_352_p3 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_43_fu_476_p2 = ((c_mid2_fu_352_p3 == 4'd14) ? 1'b1 : 1'b0);

assign tmp_44_fu_482_p2 = (tmp_43_fu_476_p2 | tmp_42_fu_470_p2);

assign tmp_45_fu_488_p2 = ((c_mid2_fu_352_p3 == 4'd13) ? 1'b1 : 1'b0);

assign tmp_46_fu_494_p2 = (tmp_45_fu_488_p2 | tmp_44_fu_482_p2);

assign tmp_47_fu_500_p2 = ((c_mid2_fu_352_p3 == 4'd11) ? 1'b1 : 1'b0);

assign tmp_48_fu_506_p2 = (tmp_47_fu_500_p2 | tmp_46_fu_494_p2);

assign tmp_49_fu_512_p2 = ((c_mid2_fu_352_p3 == 4'd10) ? 1'b1 : 1'b0);

assign tmp_50_fu_518_p2 = (tmp_49_fu_512_p2 | tmp_48_fu_506_p2);

assign tmp_51_fu_524_p2 = ((c_mid2_fu_352_p3 == 4'd3) ? 1'b1 : 1'b0);

assign tmp_52_fu_530_p2 = (tmp_51_fu_524_p2 | tmp_50_fu_518_p2);

assign tmp_53_fu_536_p2 = ((c_mid2_fu_352_p3 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_54_cast_fu_923_p1 = window_val_V_2_4_2_fu_833_p3;

assign tmp_54_fu_542_p2 = (tmp_53_fu_536_p2 | tmp_52_fu_530_p2);

assign tmp_55_cast_fu_963_p0 = window_val_4_V_2_fu_172;

assign tmp_55_cast_fu_963_p1 = tmp_55_cast_fu_963_p0;

assign tmp_55_fu_548_p2 = ((c_mid2_fu_352_p3 == 4'd1) ? 1'b1 : 1'b0);

assign tmp_56_fu_554_p2 = (tmp_55_fu_548_p2 | tmp_54_fu_542_p2);

assign tmp_57_fu_560_p2 = ((c_mid2_fu_352_p3 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_58_fu_566_p2 = (tmp_57_fu_560_p2 | tmp_56_fu_554_p2);

assign tmp_59_fu_572_p4 = {{c_mid2_fu_352_p3[3:1]}};

assign tmp_5_mid2_fu_434_p3 = ((exitcond_fu_346_p2[0:0] === 1'b1) ? icmp2_fu_412_p2 : icmp3_fu_428_p2);

assign tmp_61_fu_1055_p4 = {{neg_mul4_fu_1050_p2[64:36]}};

assign tmp_64_fu_1098_p4 = {{neg_mul_fu_1093_p2[64:36]}};

assign tmp_7_fu_450_p1 = c_mid2_fu_352_p3;

assign tmp_8_fu_458_p2 = ((c_mid2_fu_352_p3 < 4'd10) ? 1'b1 : 1'b0);

assign tmp_fu_861_p3 = {{window_val_2_V_0_fu_148}, {11'd0}};

assign tmp_mid1_fu_366_p2 = ((r_s_fu_360_p2 < 3'd5) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_372_p3 = ((exitcond_fu_346_p2[0:0] === 1'b1) ? tmp_mid1_fu_366_p2 : tmp_s_fu_314_p2);

assign tmp_s_fu_314_p2 = ((r_reg_288 < 3'd5) ? 1'b1 : 1'b0);

assign window_val_0_V_4_fu_654_p4 = {{buf_V_1_1_q0[27:11]}};

assign window_val_1_V_4_fu_664_p4 = {{buf_V_1_2_q0[27:11]}};

assign window_val_4_V_4_fu_839_p3 = ((or_cond_reg_1265_pp0_iter1_reg[0:0] === 1'b1) ? tmp_141_4_fu_817_p4 : 17'd0);

assign window_val_V_0_4_2_fu_701_p3 = ((or_cond_reg_1265[0:0] === 1'b1) ? window_val_0_V_4_fu_654_p4 : 17'd0);

assign window_val_V_1_4_2_fu_694_p3 = ((or_cond_reg_1265[0:0] === 1'b1) ? window_val_1_V_4_fu_664_p4 : 17'd0);

assign window_val_V_2_4_2_fu_833_p3 = ((or_cond_reg_1265_pp0_iter1_reg[0:0] === 1'b1) ? window_val_2_V_4_reg_1287 : 17'd0);

assign window_val_V_3_4_2_fu_827_p3 = ((or_cond_reg_1265_pp0_iter1_reg[0:0] === 1'b1) ? window_val_3_V_4_reg_1292 : 17'd0);

always @ (posedge ap_clk) begin
    tmp3_reg_1297[10:0] <= 11'b00000000000;
    p_Val2_30_4_reg_1302[10:0] <= 11'b00000000000;
    p_Val2_33_4_reg_1307[10:0] <= 11'b00000000000;
    mul3_reg_1324[10:0] <= 11'b00000000000;
    mul_reg_1334[10:0] <= 11'b00000000000;
end

endmodule //gradient_xy_calc
