---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF32768,PQ16
  # nprobe: 24
  # QPS 4254.5432443931195
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 512.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 14687.04
  #         LUT: 15839.28
  #         DSP48E: 0
  #         
  # QPS: 4268.032437046521
  # Cycles per query: 32802
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 284.0
  #         URAM: 32
  #         FF: 51844
  #         LUT: 37396
  #         DSP48E: 216
  #         
  # QPS: 5444.928438083385
  # Cycles per query: 25712
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 84.0
  #         URAM: 0.0
  #         FF: 23524.0
  #         LUT: 21885.333333333332
  #         DSP48E: 120.0
  #         
  # QPS: 4873.294346978558
  # Cycles per query: 28728.0
  # HBM_CHANNEL_NUM: 12
  # STAGE5_COMP_PE_NUM: 4.0
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 18.0
  #         URAM: 0
  #         FF: 19356.3
  #         LUT: 20366.100000000002
  #         DSP48E: 0
  #         
  # QPS: 6675.567423230974
  # Cycles per query: 20972
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 187353
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 870.0
  #         URAM: 544.0
  #         FF: 620413.3400000001
  #         LUT: 434709.7133333334
  #         DSP48E: 1288.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 430.0
  #         URAM: 544.0
  #         FF: 296269.34
  #         LUT: 240948.71333333335
  #         DSP48E: 1284.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '53.333333333333336%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.5632916053019146%', 'LUT': '1.2149668630338732%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '7.0436507936507935%', 'DSP48E': '2.393617021276596%', 'FF': '1.9883713794796267%', 'LUT': '2.8684953362788415%', 'URAM': '3.3333333333333335%'}
  # Stage 5: {'BRAM_18K': '2.083333333333333%', 'DSP48E': '1.3297872340425532%', 'FF': '0.902215267550319%', 'LUT': '1.6787350679103257%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.4464285714285714%', 'DSP48E': '0.0%', 'FF': '0.7423715942562591%', 'LUT': '1.562200846833579%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '8.604651162790699%', 'DSP48E': '1.557632398753894%', 'FF': '0.8974941517741929%', 'LUT': '0.8931361243763437%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.8931361243763437%
  # Stage 2: {'BRAM_18K': '0.23255813953488372%', 'DSP48E': '72.27414330218068%', 'FF': '62.17281882762489%', 'LUT': '59.47738753920716%', 'URAM': '94.11764705882352%'}
  # LUT only:
  # Stage 2: 59.47738753920716%
  # Stage 3: {'BRAM_18K': '1.3953488372093024%', 'DSP48E': '0.0%', 'FF': '4.957327005217617%', 'LUT': '6.573714290014747%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 6.573714290014747%
  # Stage 4: {'BRAM_18K': '66.04651162790698%', 'DSP48E': '16.822429906542055%', 'FF': '17.498942009996714%', 'LUT': '15.520315291439474%', 'URAM': '5.88235294117647%'}
  # LUT only:
  # Stage 4: 15.520315291439474%
  # Stage 5: {'BRAM_18K': '19.53488372093023%', 'DSP48E': '9.345794392523365%', 'FF': '7.940072367933854%', 'LUT': '9.082984105026831%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 9.082984105026831%
  # Stage 6: {'BRAM_18K': '4.186046511627907%', 'DSP48E': '0.0%', 'FF': '6.533345637452731%', 'LUT': '8.452462649935434%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 8.452462649935434%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '21.577380952380953%', 'DSP48E': '14.27304964539007%', 'FF': '23.794694250122735%', 'LUT': '33.34481723531337%', 'URAM': '56.666666666666664%'}


  # Constants
  NLIST: 32768
  NPROBE: 24
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 4

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
