
*** Running vivado
    with args -log design_1_ila_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 430.195 ; gain = 109.500
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_1' [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/synth/design_1_ila_0_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_1' (46#1) [c:/Users/Pract/Desktop/FILTRO-FIR---DES/2017.1/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/synth/design_1_ila_0_1.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 863.664 ; gain = 542.969
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 863.664 ; gain = 542.969
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 899.457 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 899.457 ; gain = 578.762
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 900.148 ; gain = 579.453
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 940.578 ; gain = 619.883
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 940.578 ; gain = 619.883

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   109|
|2     |CFGLUT5  |   307|
|3     |LUT1     |    65|
|4     |LUT2     |    89|
|5     |LUT3     |   158|
|6     |LUT4     |   390|
|7     |LUT5     |   181|
|8     |LUT6     |  1128|
|9     |MUXF7    |   116|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |   102|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  3070|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 940.578 ; gain = 619.883
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 940.578 ; gain = 619.883
