// Seed: 2799873791
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd64
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  localparam id_3 = 1;
  logic [-1 : id_1] id_4;
  ;
  defparam id_3.id_3 = id_3 ? id_3 : -1; specify
    (negedge id_5 => (id_6 +: !id_6)) = (-1  : id_5  : id_2, "" - id_2  : -1  : -1);
    (id_7 => id_8) = 1;
    (posedge id_9 => (id_10 +: id_6 < id_2)) = (-1  : id_8  : id_5, id_3);
    (id_11 => id_12) = (id_12  : id_7  : -1, -1);
  endspecify
  wire id_13;
endmodule
