/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_8z;
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_11z = ~celloutsig_0_2z;
  assign celloutsig_0_12z = ~in_data[44];
  assign celloutsig_0_1z = ~celloutsig_0_0z[0];
  assign celloutsig_0_16z = ~celloutsig_0_6z;
  assign celloutsig_1_0z = ~in_data[183];
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_0_3z = ~in_data[66];
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_1z);
  assign celloutsig_0_6z = ~(in_data[29] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_8z = ~(in_data[37] ^ celloutsig_0_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ celloutsig_1_3z[2]);
  assign celloutsig_1_13z = ~(celloutsig_1_11z[8] ^ celloutsig_1_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[2] ^ celloutsig_1_10z[5]);
  reg [20:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_8z)
    if (celloutsig_1_8z) _15_ <= 21'h000000;
    else _15_ <= { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z[0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_0z };
  assign out_data[52:32] = _15_;
  assign celloutsig_0_0z = in_data[85:81] / { 1'h1, in_data[54:51] };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z } / { 1'h1, in_data[50:43] };
  assign celloutsig_0_13z = { in_data[61:51], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z[0] } / { 1'h1, in_data[89:76] };
  assign celloutsig_0_14z = { celloutsig_0_13z[0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, in_data[20:10] };
  assign celloutsig_1_1z = { in_data[137:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[167:161] };
  assign celloutsig_1_3z = in_data[155:142] / { 1'h1, in_data[154:143], 1'h1 };
  assign celloutsig_1_10z = { celloutsig_1_1z[6:5], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, in_data[158:154], celloutsig_1_0z, celloutsig_1_5z, 1'h1 };
  assign celloutsig_1_11z = { celloutsig_1_1z[7:6], celloutsig_1_1z } / { 1'h1, celloutsig_1_10z[7:1], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_3z[13:11], 1'h1 } / { 1'h1, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_7z = { in_data[36:31], celloutsig_0_6z, celloutsig_0_3z } <= { celloutsig_0_0z[4:2], celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:0] <= { celloutsig_1_3z[9:6], celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[4:2] <= celloutsig_0_0z[3:1];
  assign celloutsig_1_7z = { celloutsig_1_1z[3:2], 1'h1, celloutsig_1_4z, celloutsig_1_5z } <= { celloutsig_1_3z[6:3], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_3z[9:0] <= { celloutsig_1_3z[5], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z } <= { celloutsig_1_10z[2:1], celloutsig_1_13z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
