{"susan": {"sim_insts": {"FRAM": "50867394", "MRAM": "50867394", "STTRAM": "50867394", "SRAM": "50867394", "RRAM": "50867394"}, "sim_ops": {"FRAM": "86921024", "MRAM": "86921024", "STTRAM": "86921024", "SRAM": "86921024", "RRAM": "86921024"}, "sim_ticks": {"FRAM": "56864767125000", "MRAM": "56864739500000", "STTRAM": "56864739500000", "SRAM": "56864739500000", "RRAM": "56864744062500"}, "system.cpu.numCycles": {"FRAM": "909836274", "MRAM": "909835832", "STTRAM": "909835832", "SRAM": "909835832", "RRAM": "909835905"}, "system.cpu.num_idle_cycles": {"FRAM": "0.000016", "MRAM": "0.000016", "STTRAM": "0.000016", "SRAM": "0.000016", "RRAM": "0.000016"}, "system.cpu.num_load_insts": {"FRAM": "25487739", "MRAM": "25487739", "STTRAM": "25487739", "SRAM": "25487739", "RRAM": "25487739"}, "system.cpu.num_mem_refs": {"FRAM": "37276395", "MRAM": "37276395", "STTRAM": "37276395", "SRAM": "37276395", "RRAM": "37276395"}, "system.cpu.num_store_insts": {"FRAM": "11788656", "MRAM": "11788656", "STTRAM": "11788656", "SRAM": "11788656", "RRAM": "11788656"}, "system.cpu.op_class::MemRead": {"FRAM": "25472286 29.31% 86.42%", "MRAM": "25472286 29.31% 86.42%", "STTRAM": "25472286 29.31% 86.42%", "SRAM": "25472286 29.31% 86.42%", "RRAM": "25472286 29.31% 86.42%"}, "system.cpu.op_class::MemWrite": {"FRAM": "11784146 13.56% 99.98%", "MRAM": "11784146 13.56% 99.98%", "STTRAM": "11784146 13.56% 99.98%", "SRAM": "11784146 13.56% 99.98%", "RRAM": "11784146 13.56% 99.98%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "14044946", "MRAM": "14044946", "STTRAM": "14044946", "SRAM": "14044946", "RRAM": "14044946"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "11442911", "MRAM": "11442911", "STTRAM": "11442911", "SRAM": "11442911", "RRAM": "11442911"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "25487857", "MRAM": "25487857", "STTRAM": "25487857", "SRAM": "25487857", "RRAM": "25487857"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.448955", "MRAM": "0.448955", "STTRAM": "0.448955", "SRAM": "0.448955", "RRAM": "0.448955"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "2782212.716677", "MRAM": "2782211.646145", "STTRAM": "2782211.646145", "SRAM": "2782211.646145", "RRAM": "2782211.820926"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "10139292", "MRAM": "10139292", "STTRAM": "10139292", "SRAM": "10139292", "RRAM": "10139292"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "1649580", "MRAM": "1649580", "STTRAM": "1649580", "SRAM": "1649580", "RRAM": "1649580"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "11788872", "MRAM": "11788872", "STTRAM": "11788872", "SRAM": "11788872", "RRAM": "11788872"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.139927", "MRAM": "0.139927", "STTRAM": "0.139927", "SRAM": "0.139927", "RRAM": "0.139927"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "3729587.720814", "MRAM": "3729578.400259", "STTRAM": "3729578.400259", "SRAM": "3729578.400259", "RRAM": "3729579.953685"}, "system.mem_ctrl.readReqs": {"FRAM": "484384", "MRAM": "484384", "STTRAM": "484384", "SRAM": "484384", "RRAM": "484384"}, "system.mem_ctrl.writeReqs": {"FRAM": "3389", "MRAM": "3389", "STTRAM": "3389", "SRAM": "3389", "RRAM": "3389"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "27055424", "MRAM": "27055424", "STTRAM": "27055424", "SRAM": "27055424", "RRAM": "27055424"}, "system.mem_ctrl.nvm.bytes_written::total": {"FRAM": "216896", "MRAM": "216896", "STTRAM": "216896", "SRAM": "216896", "RRAM": "216896"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "422741", "MRAM": "422741", "STTRAM": "422741", "SRAM": "422741", "RRAM": "422741"}, "system.mem_ctrl.nvm.num_writes::total": {"FRAM": "3389", "MRAM": "3389", "STTRAM": "3389", "SRAM": "3389", "RRAM": "3389"}, "system.nvm_ctrl.readReqs": {"FRAM": "7669", "MRAM": "7669", "STTRAM": "7669", "SRAM": "7669", "RRAM": "7669"}, "system.nvm_ctrl.writeReqs": {"FRAM": "7330", "MRAM": "7330", "STTRAM": "7330", "SRAM": "7330", "RRAM": "7330"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "490816", "MRAM": "490816", "STTRAM": "490816", "SRAM": "490816", "RRAM": "490816"}, "system.nvm_ctrl.nvm.bytes_written::total": {"FRAM": "469120", "MRAM": "469120", "STTRAM": "469120", "SRAM": "469120", "RRAM": "469120"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "7669", "MRAM": "7669", "STTRAM": "7669", "SRAM": "7669", "RRAM": "7669"}, "system.nvm_ctrl.nvm.num_writes::total": {"FRAM": "7330", "MRAM": "7330", "STTRAM": "7330", "SRAM": "7330", "RRAM": "7330"}}, "fft": {"sim_insts": {"FRAM": "3094071", "MRAM": "3094071", "STTRAM": "3094071", "SRAM": "3094071", "RRAM": "3094071"}, "sim_ops": {"FRAM": "5689283", "MRAM": "5689283", "STTRAM": "5689283", "SRAM": "5689283", "RRAM": "5689283"}, "sim_ticks": {"FRAM": "3268341125000", "MRAM": "3268239250000", "STTRAM": "3268239250000", "SRAM": "3268239250000", "RRAM": "3268256125000"}, "system.cpu.numCycles": {"FRAM": "52293458", "MRAM": "52291828", "STTRAM": "52291828", "SRAM": "52291828", "RRAM": "52292098"}, "system.cpu.num_idle_cycles": {"FRAM": "0.000016", "MRAM": "0.000016", "STTRAM": "0.000016", "SRAM": "0.000016", "RRAM": "0.000016"}, "system.cpu.num_load_insts": {"FRAM": "807083", "MRAM": "807083", "STTRAM": "807083", "SRAM": "807083", "RRAM": "807083"}, "system.cpu.num_mem_refs": {"FRAM": "1256353", "MRAM": "1256353", "STTRAM": "1256353", "SRAM": "1256353", "RRAM": "1256353"}, "system.cpu.num_store_insts": {"FRAM": "449270", "MRAM": "449270", "STTRAM": "449270", "SRAM": "449270", "RRAM": "449270"}, "system.cpu.op_class::MemRead": {"FRAM": "709852 12.48% 90.39%", "MRAM": "709852 12.48% 90.39%", "STTRAM": "709852 12.48% 90.39%", "SRAM": "709852 12.48% 90.39%", "RRAM": "709852 12.48% 90.39%"}, "system.cpu.op_class::MemWrite": {"FRAM": "393582 6.92% 97.31%", "MRAM": "393582 6.92% 97.31%", "STTRAM": "393582 6.92% 97.31%", "SRAM": "393582 6.92% 97.31%", "RRAM": "393582 6.92% 97.31%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "446478", "MRAM": "446478", "STTRAM": "446478", "SRAM": "446478", "RRAM": "446478"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "361374", "MRAM": "361374", "STTRAM": "361374", "SRAM": "361374", "RRAM": "361374"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "807852", "MRAM": "807852", "STTRAM": "807852", "SRAM": "807852", "RRAM": "807852"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.447327", "MRAM": "0.447327", "STTRAM": "0.447327", "SRAM": "0.447327", "RRAM": "0.447327"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "2833947.482387", "MRAM": "2833795.977298", "STTRAM": "2833795.977298", "SRAM": "2833795.977298", "RRAM": "2833821.228146"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "295707", "MRAM": "295707", "STTRAM": "295707", "SRAM": "295707", "RRAM": "295707"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "153590", "MRAM": "153590", "STTRAM": "153590", "SRAM": "153590", "RRAM": "153590"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "449297", "MRAM": "449297", "STTRAM": "449297", "SRAM": "449297", "RRAM": "449297"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.341845", "MRAM": "0.341845", "STTRAM": "0.341845", "SRAM": "0.341845", "RRAM": "0.341845"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "2683014.030861", "MRAM": "2682707.207500", "STTRAM": "2682707.207500", "SRAM": "2682707.207500", "RRAM": "2682757.666515"}, "system.mem_ctrl.readReqs": {"FRAM": "571607", "MRAM": "571607", "STTRAM": "571607", "SRAM": "571607", "RRAM": "571607"}, "system.mem_ctrl.writeReqs": {"FRAM": "111917", "MRAM": "111917", "STTRAM": "111917", "SRAM": "111917", "RRAM": "111917"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "14369600", "MRAM": "14369600", "STTRAM": "14369600", "SRAM": "14369600", "RRAM": "14369600"}, "system.mem_ctrl.nvm.bytes_written::total": {"FRAM": "7162688", "MRAM": "7162688", "STTRAM": "7162688", "SRAM": "7162688", "RRAM": "7162688"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "224525", "MRAM": "224525", "STTRAM": "224525", "SRAM": "224525", "RRAM": "224525"}, "system.mem_ctrl.nvm.num_writes::total": {"FRAM": "111917", "MRAM": "111917", "STTRAM": "111917", "SRAM": "111917", "RRAM": "111917"}, "system.nvm_ctrl.readReqs": {"FRAM": "38303", "MRAM": "38303", "STTRAM": "38303", "SRAM": "38303", "RRAM": "38303"}, "system.nvm_ctrl.writeReqs": {"FRAM": "16834", "MRAM": "16834", "STTRAM": "16834", "SRAM": "16834", "RRAM": "16834"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "2451392", "MRAM": "2451392", "STTRAM": "2451392", "SRAM": "2451392", "RRAM": "2451392"}, "system.nvm_ctrl.nvm.bytes_written::total": {"FRAM": "1077376", "MRAM": "1077376", "STTRAM": "1077376", "SRAM": "1077376", "RRAM": "1077376"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "38303", "MRAM": "38303", "STTRAM": "38303", "SRAM": "38303", "RRAM": "38303"}, "system.nvm_ctrl.nvm.num_writes::total": {"FRAM": "16834", "MRAM": "16834", "STTRAM": "16834", "SRAM": "16834", "RRAM": "16834"}}, "dijkstra": {"sim_insts": {"FRAM": "274236100", "MRAM": "274236100", "STTRAM": "274236100", "SRAM": "274236100", "RRAM": "274236100"}, "sim_ops": {"FRAM": "454676431", "MRAM": "454676431", "STTRAM": "454676431", "SRAM": "454676431", "RRAM": "454676431"}, "sim_ticks": {"FRAM": "146983965375000", "MRAM": "146922738000000", "STTRAM": "146922738000000", "SRAM": "146922738000000", "RRAM": "146932942562500"}, "system.cpu.numCycles": {"FRAM": "2351743446", "MRAM": "2350763808", "STTRAM": "2350763808", "SRAM": "2350763808", "RRAM": "2350927081"}, "system.cpu.num_idle_cycles": {"FRAM": "0.000016", "MRAM": "0.000016", "STTRAM": "0.000016", "SRAM": "0.000016", "RRAM": "0.000016"}, "system.cpu.num_load_insts": {"FRAM": "94426193", "MRAM": "94426193", "STTRAM": "94426193", "SRAM": "94426193", "RRAM": "94426193"}, "system.cpu.num_mem_refs": {"FRAM": "111950052", "MRAM": "111950052", "STTRAM": "111950052", "SRAM": "111950052", "RRAM": "111950052"}, "system.cpu.num_store_insts": {"FRAM": "17523859", "MRAM": "17523859", "STTRAM": "17523859", "SRAM": "17523859", "RRAM": "17523859"}, "system.cpu.op_class::MemRead": {"FRAM": "94426139 20.77% 96.15%", "MRAM": "94426139 20.77% 96.15%", "STTRAM": "94426139 20.77% 96.15%", "SRAM": "94426139 20.77% 96.15%", "RRAM": "94426139 20.77% 96.15%"}, "system.cpu.op_class::MemWrite": {"FRAM": "17523400 3.85% 100.00%", "MRAM": "17523400 3.85% 100.00%", "STTRAM": "17523400 3.85% 100.00%", "SRAM": "17523400 3.85% 100.00%", "RRAM": "17523400 3.85% 100.00%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "77464776", "MRAM": "77464776", "STTRAM": "77464776", "SRAM": "77464776", "RRAM": "77464776"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "16961419", "MRAM": "16961419", "STTRAM": "16961419", "SRAM": "16961419", "RRAM": "16961419"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "94426195", "MRAM": "94426195", "STTRAM": "94426195", "SRAM": "94426195", "RRAM": "94426195"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.179626", "MRAM": "0.179626", "STTRAM": "0.179626", "SRAM": "0.179626", "RRAM": "0.179626"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "1920830.057762", "MRAM": "1917220.520435", "STTRAM": "1917220.520435", "SRAM": "1917220.520435", "RRAM": "1917822.109990"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "16453152", "MRAM": "16453152", "STTRAM": "16453152", "SRAM": "16453152", "RRAM": "16453152"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "1070706", "MRAM": "1070706", "STTRAM": "1070706", "SRAM": "1070706", "RRAM": "1070706"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "17523858", "MRAM": "17523858", "STTRAM": "17523858", "SRAM": "17523858", "RRAM": "17523858"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.061100", "MRAM": "0.061100", "STTRAM": "0.061100", "SRAM": "0.061100", "RRAM": "0.061100"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "2883491.535025", "MRAM": "2883487.332190", "STTRAM": "2883487.332190", "SRAM": "2883487.332190", "RRAM": "2883488.032663"}, "system.mem_ctrl.readReqs": {"FRAM": "3260480", "MRAM": "3260480", "STTRAM": "3260480", "SRAM": "3260480", "RRAM": "3260480"}, "system.mem_ctrl.writeReqs": {"FRAM": "754387", "MRAM": "754387", "STTRAM": "754387", "SRAM": "754387", "RRAM": "754387"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "116732736", "MRAM": "116732736", "STTRAM": "116732736", "SRAM": "116732736", "RRAM": "116732736"}, "system.mem_ctrl.nvm.bytes_written::total": {"FRAM": "48280768", "MRAM": "48280768", "STTRAM": "48280768", "SRAM": "48280768", "RRAM": "48280768"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "1823949", "MRAM": "1823949", "STTRAM": "1823949", "SRAM": "1823949", "RRAM": "1823949"}, "system.mem_ctrl.nvm.num_writes::total": {"FRAM": "754387", "MRAM": "754387", "STTRAM": "754387", "SRAM": "754387", "RRAM": "754387"}, "system.nvm_ctrl.readReqs": {"FRAM": "600194", "MRAM": "600194", "STTRAM": "600194", "SRAM": "600194", "RRAM": "600194"}, "system.nvm_ctrl.writeReqs": {"FRAM": "95", "MRAM": "95", "STTRAM": "95", "SRAM": "95", "RRAM": "95"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "38412416", "MRAM": "38412416", "STTRAM": "38412416", "SRAM": "38412416", "RRAM": "38412416"}, "system.nvm_ctrl.nvm.bytes_written::total": {"FRAM": "6080", "MRAM": "6080", "STTRAM": "6080", "SRAM": "6080", "RRAM": "6080"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "600194", "MRAM": "600194", "STTRAM": "600194", "SRAM": "600194", "RRAM": "600194"}, "system.nvm_ctrl.nvm.num_writes::total": {"FRAM": "95", "MRAM": "95", "STTRAM": "95", "SRAM": "95", "RRAM": "95"}}}