// Seed: 3607118160
module module_0 ();
  assign id_1 = id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3
);
  xor primCall (id_1, id_3, id_5, id_6);
  assign id_2 = -1;
  parameter id_5 = -1;
  assign id_2 = id_0;
  assign id_2 = id_3;
  parameter id_6 = 1;
  initial begin : LABEL_0
    id_5 <= id_6[1];
  end
  module_0 modCall_1 ();
  supply1 id_7, id_8;
  assign id_7 = -1 == 1;
endmodule
