// Seed: 603957211
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2
    , id_22,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7
    , id_23,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10
    , id_24,
    output uwire id_11,
    output supply1 id_12,
    output wire id_13,
    input supply1 id_14,
    output supply1 id_15,
    output tri0 id_16
    , id_25,
    input wor id_17,
    output uwire id_18,
    output wire id_19,
    output tri id_20
);
  wire id_26;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd21,
    parameter id_25 = 32'd60
) (
    input supply0 id_0,
    input supply0 id_1,
    output wand id_2
    , _id_25,
    input tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    output wire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    output wor id_11,
    input uwire id_12,
    input tri id_13,
    output wand id_14,
    input tri id_15,
    output tri0 id_16,
    output supply0 id_17,
    input wand id_18,
    output uwire id_19,
    input uwire _id_20,
    output supply0 id_21,
    input supply1 id_22,
    input tri id_23
);
  wire [id_25 : 1  !=?  id_20  -  -1 'b0] id_26;
  wire id_27;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_3,
      id_19,
      id_23,
      id_17,
      id_0,
      id_0,
      id_9,
      id_19,
      id_3,
      id_17,
      id_4,
      id_4,
      id_23,
      id_19,
      id_17,
      id_3,
      id_19,
      id_19,
      id_11
  );
  wire id_28;
endmodule
