# ğŸ”¢ 4-Bit ALU in Verilog

This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL. It performs 8 basic arithmetic and logical operations and simulates behavior using ModelSim.

---

## ğŸ› ï¸ Tools Used

- [Intel Quartus Prime Lite Edition](https://www.intel.com/content/www/us/en/software-kit/748688/intel-quartus-prime-lite-edition-design-software.html) â€“ Writing, compiling Verilog
- [ModelSim â€“ Intel FPGA Edition](https://fpgasoftware.intel.com) â€“ Functional simulation and waveform analysis

---

## ğŸš€ Features

- 4-bit operands A and B
- 3-bit select input for operation selection
- Output: 4-bit result, carry-out, and zero flag

---

## âš™ï¸ Operations Supported

| Select | Operation     | Description      |
|--------|---------------|------------------|
| 000    | ADD           | A + B            |
| 001    | SUB           | A - B            |
| 010    | AND           | A & B            |
| 011    | OR            | A \| B           |
| 100    | XOR           | A ^ B            |
| 101    | NOT A         | ~A               |
| 110    | INCREMENT     | A + 1            |
| 111    | DECREMENT     | A - 1            |

---

## ğŸ“ˆ Simulation

Simulated using ModelSim with `alu_tb.v` testbench. Outputs verified using waveform and console logs.

---

## ğŸ“‚ File Structure

4bit_ALU_Project/
â”œâ”€â”€ src/

â”‚ â”œâ”€â”€ alu.v # ALU module

â”‚ â””â”€â”€ alu_tb.v # Testbench

â”œâ”€â”€ sim/

â”‚ â””â”€â”€ output.txt # Console output

â”œâ”€â”€ doc/

â”‚ â”œâ”€â”€ README.md # This file

â”‚ â”œâ”€â”€ report.pdf # Full project report

â”‚ â””â”€â”€ block_diagram.png # ALU architecture diagram

---

## ğŸ“„ Documentation

- ğŸ“˜ [Download PDF Report](https://github.com/archita-2005/vlsi-projects-archita/blob/main/4bit_ALU_Project/doc/Alu_Project_Report.pdf)
- ğŸ§© [View Block Diagram](https://github.com/archita-2005/vlsi-projects-archita/blob/main/4bit_ALU_Project/doc/4bitALU_BD.png)
---

## âœ… How to Run

1. Open `alu.v` and `alu_tb.v` in ModelSim
2. Compile both files
3. Start simulation using `ALU_TB` module
4. View waveform or console output

---

### ğŸ§ª Simulation Output

Due to setup limitations, the waveform simulation could not be visualized directly on my local system. However, all operations were verified using console outputs in ModelSim.

> ğŸ“„ A sample waveform is included below to illustrate expected behavior.

[Expected Waveform](../doc/sample_waveform.png)

---

## ğŸ‘©â€ğŸ’» Author

Made with â¤ï¸ by **Archita Roy**  
ğŸ”— [GitHub Profile](https://github.com/archita-2005)

---

ğŸ’¡ *Feel free to fork or star the repo if you find it useful!*
