<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>ITE SoC SDK: ftssp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ITE SoC SDK
   &#160;<span id="projectnumber">2.2.8.</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ftssp_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ftssp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ftssp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef SPI_FTSSP_H</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define SPI_FTSSP_H</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#ifdef __FREERTOS__</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_0       0x68900000</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_1       0x68900004</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_2       0x68900008</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define REG_SSP_STATUS          0x6890000C</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define REG_SSP_INTR_CONTROL    0x68900010</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define REG_SSP_INTR_STATUS     0x68900014</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define REG_SSP_DATA            0x68900018</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define REG_SSP_AC_LINK         0x68900020</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define REG_SSP_REVISION        0x68900040</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define REG_SSP_FEATURE         0x68900044</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a42c9e6f3d60ccc50944899d1504a1f60">   16</a></span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_0       0xC000</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a7dd7457af8bef4dd9fde8423fbc7af0a">   17</a></span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_1       0xC004</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ae908387414af5b86443dfcc50fa2d0ec">   18</a></span>&#160;<span class="preprocessor">#define REG_SSP_CONTROL_2       0xC008</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a320fd4ae1eedb296832894c36f5b9ad5">   19</a></span>&#160;<span class="preprocessor">#define REG_SSP_STATUS          0xC00C</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a6e3a8285d7dff0bbd571f2f3937aba50">   20</a></span>&#160;<span class="preprocessor">#define REG_SSP_INTR_CONTROL    0xC010</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a30589bbf67b49f4a9415ea6ee58bd6d3">   21</a></span>&#160;<span class="preprocessor">#define REG_SSP_INTR_STATUS     0xC014</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a87304bcc0ef10e2ec257e310c687f479">   22</a></span>&#160;<span class="preprocessor">#define REG_SSP_DATA            0xC018</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a8f4c98ad9c350b91ef738a0b839f0b22">   23</a></span>&#160;<span class="preprocessor">#define REG_SSP_AC_LINK         0xC020</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="ftssp_8h.html#aabf703407b1247dd520be480dc897861">   24</a></span>&#160;<span class="preprocessor">#define REG_SSP_REVISION        0xC040</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a785d5dbaacf97ebcf28cbc5d302f042d">   25</a></span>&#160;<span class="preprocessor">#define REG_SSP_FEATURE         0xC044</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/*SSP Control Register 0*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a1979ad5b8a1844bb0bda5746946d1dce">   28</a></span>&#160;<span class="preprocessor">#define REG_BIT_FFMT_SSP        (0u &lt;&lt; 12)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a1bc6f6464f9bad85f051e36dbc72af91">   29</a></span>&#160;<span class="preprocessor">#define REG_BIT_FFMT_SPI        (1u &lt;&lt; 12)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ad5a795d649ab4a9457d6b42c0cf4e0cf">   30</a></span>&#160;<span class="preprocessor">#define REG_BIT_FFMT_MWIRE      (2u &lt;&lt; 12)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a9beba8948fda274b166114d20d8af6cb">   31</a></span>&#160;<span class="preprocessor">#define REG_BIT_FFMT_I2S        (3u &lt;&lt; 12)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a165aca738b714a666c1e2e3fcc32ffe3">   32</a></span>&#160;<span class="preprocessor">#define REG_BIT_FFMT_AC_LINK    (4u &lt;&lt; 12)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a6d88f87f325869fed626091308a460b2">   34</a></span>&#160;<span class="preprocessor">#define REG_BIT_FSDIST          (1u &lt;&lt; 8)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="ftssp_8h.html#aa455afaf7ce21cd421f4b086478723e0">   35</a></span>&#160;<span class="preprocessor">#define REG_BIT_LOOKBACK_EN     (1u &lt;&lt; 7)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a26a321360e9c388e97ce79a4128a8ab4">   36</a></span>&#160;<span class="preprocessor">#define REG_BIT_LSB_EN          (1u &lt;&lt; 6)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a12a82523b43515f6df7a7532d29afbea">   37</a></span>&#160;<span class="preprocessor">#define REG_BIT_CS_ACTIVE_LOW   (1u &lt;&lt; 5)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ac61d3a14ed94204e78fbda596e6ae660">   38</a></span>&#160;<span class="preprocessor">#define REG_BIT_FSJSSTFY        (1u &lt;&lt; 4)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a09d86fd6dbd96c6cffce23a812b63c19">   39</a></span>&#160;<span class="preprocessor">#define REG_BIT_MASTER_MODE     (1u &lt;&lt; 3)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ae3a721268ebde658fd1039b40c3bf1c1">   41</a></span>&#160;<span class="preprocessor">#define REG_BIT_CPOL_HI             (1u &lt;&lt; 1)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a0f2146c06b20a668a5068fc251732e88">   42</a></span>&#160;<span class="preprocessor">#define REG_BIT_CPHA_HALF_ACTIVE    (1u &lt;&lt; 0)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a42a1154ffeed0b0a3011fa4f7a5dd017">   44</a></span>&#160;<span class="preprocessor">#define REG_BIT_CPOL_LO             (0u &lt;&lt; 1)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a46fc86e1cfce632e164ac8ee96225fc2">   45</a></span>&#160;<span class="preprocessor">#define REG_BIT_CPHA_ACTIVE         (0u &lt;&lt; 0)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*SSP Control Register 1*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifdef __FREERTOS__</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">    #define REG_MASK_PADDING_DATA_LEN   (0xFF &lt;&lt; 24)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">    #define REG_SHIFT_SERIAL_DATA_LEN   16</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">    #define REG_MASK_SERIAL_DATA_LEN    (0x1F &lt;&lt; REG_SHIFT_SERIAL_DATA_LEN)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">    #define REG_MASK_SCLK_DIV           (0xFFFF)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a3014ea233d70ade824e6b2435e408beb">   54</a></span>&#160;<span class="preprocessor">    #define REG_SHIFT_SERIAL_DATA_LEN   16</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a5ac4448f3a60b564e2db8fc5f9303f88">   55</a></span>&#160;<span class="preprocessor">    #define REG_MASK_PADDING_DATA_LEN   (0xFF &lt;&lt; 8)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="ftssp_8h.html#af6d05cbc3293767c7f2a6d64a1dc2fd9">   56</a></span>&#160;<span class="preprocessor">    #define REG_MASK_SERIAL_DATA_LEN    (0x1F)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a1f35541a6ecf26d8e6067887f3f7adc1">   57</a></span>&#160;<span class="preprocessor">    #define REG_MASK_SCLK_DIV           (0xFFFF)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*SSP Control Register 2*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a672babb88c83d3e13944aecf87652b8f">   61</a></span>&#160;<span class="preprocessor">#define REG_BIT_SSP_RESET           (1u &lt;&lt; 6)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a96692df169e8f9fd3d0c0e72fd9f830c">   62</a></span>&#160;<span class="preprocessor">#define REG_BIT_AC_LINK_COLD_RESET  (1u &lt;&lt; 5)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="ftssp_8h.html#af90ebbab423018cfc7cdc25ea9680756">   63</a></span>&#160;<span class="preprocessor">#define REG_BIT_AC_LINK_WARM_RESET  (1u &lt;&lt; 4)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a71836f63eed1a0e711065acc90e7c5a8">   64</a></span>&#160;<span class="preprocessor">#define REG_BIT_TXFCLR_EN           (1u &lt;&lt; 3)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a4feeb428d52fadc98646c9cabce79906">   65</a></span>&#160;<span class="preprocessor">#define REG_BIT_RXFCLR_EN           (1u &lt;&lt; 2)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ab547bf7a850905690ea53bc16de36f65">   66</a></span>&#160;<span class="preprocessor">#define REG_BIT_TXDO_EN             (1u &lt;&lt; 1)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a4afb21594bc922ef512f6d87f049d430">   67</a></span>&#160;<span class="preprocessor">#define REG_BIT_SSP_EN              (1u &lt;&lt; 0)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ade99c952a126cb795843826590654871">   68</a></span>&#160;<span class="preprocessor">#define REG_BIT_SSP_DIS             (0u)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*SSP Status Register */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifdef __FREERTOS__</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">        #define REG_SHIFT_TX_FIFO_VALID_ENTRIES         12</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">    #define REG_MASK_TX_FIFO_VALID_ENTRIES   (0x1F &lt;&lt; REG_SHIFT_TX_FIFO_VALID_ENTRIES)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a6aabcc538bbbb97ceda9dc8899fb003e">   74</a></span>&#160;<span class="preprocessor">        #define REG_SHIFT_TX_FIFO_VALID_ENTRIES         12</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a7dc67b8e017bab39aa273448c9be6855">   75</a></span>&#160;<span class="preprocessor">    #define REG_BIT_TX_FIFO_VALID_ENTRIES_HI    1</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="ftssp_8h.html#aace5843b714229ce11ae076d7fd470f6">   76</a></span>&#160;<span class="preprocessor">    #define REG_MASK_TX_FIFO_VALID_ENTRIES       (0xF &lt;&lt; REG_SHIFT_TX_FIFO_VALID_ENTRIES)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a0c77eef60eebb1501d6fd93e74e119e2">   79</a></span>&#160;<span class="preprocessor">#define REG_SHIFT_RX_FIFO_VALID_ENTRIES  4</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="ftssp_8h.html#adcd3a7be02ad5a827031ac417afeb489">   80</a></span>&#160;<span class="preprocessor">#define REG_MASK_RX_FIFO_VALID_ENTRIES   (0x1F &lt;&lt; REG_SHIFT_RX_FIFO_VALID_ENTRIES)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a44cfc0f446e055605ec41f061b1a90e0">   81</a></span>&#160;<span class="preprocessor">#define REG_BIT_IS_BUSY             (1u &lt;&lt; 2)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ac9c674eb2f699992f274bc6b71fa2a4e">   82</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_FIFO_IS_AVAIL    (1u &lt;&lt; 1)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ab13e90ba1aee647dafb0e6e52ff06e30">   83</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_FIFO_IS_FULL     (1u &lt;&lt; 0)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*SSP Interrupt Control Register */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a95ede601093a22a8c9c570d5224e4844">   86</a></span>&#160;<span class="preprocessor">#define REG_SHIFT_TX_THRESHOLD      16</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a3c6a561fb3826d2da6310d493f49f8e3">   87</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_FIFO_THRESHOLD   (0xF &lt;&lt; REG_SHIFT_TX_THRESHOLD)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a72e91bedb52d9e4063506535460bca3a">   88</a></span>&#160;<span class="preprocessor">#define REG_SHIFT_RX_THRESHOLD      8</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a93df274c08597db4e4e65018e377d1d9">   89</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_FIFO_THRESHOLD   (0xF &lt;&lt; REG_SHIFT_RX_THRESHOLD)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ab0966790356fca20c595ca3858283c14">   90</a></span>&#160;<span class="preprocessor">#define REG_BIT_AC_FRAME_EN         (1u &lt;&lt; 6)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ab03ad24c8f8e791c2e1bba236ede6f9d">   91</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_DMA_EN           (1u &lt;&lt; 5)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="ftssp_8h.html#aa0edbcf262000efcdc88c8220518fcd9">   92</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_DMA_EN           (1u &lt;&lt; 4)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a77cef69a7e6283683d39b421a432faaa">   93</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_INTR_TH_EN       (1u &lt;&lt; 3)       //Tx FIFO Threshold Intr Enable</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ab2129433ec268ddca7b88a7bc4b124ce">   94</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_INTR_TH_EN       (1u &lt;&lt; 2)       //Rx FIFO Threshold Intr Enable</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a21fb819d46b109c46d5fab7425d6b866">   95</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_INTR_UR_EN       (1u &lt;&lt; 1)       //Tx FIFO Underrun Intr Enable</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ac9b399b818363f19cc0e71f15a585076">   96</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_INTR_OR_EN       (1u &lt;&lt; 0)       //Rx FIFO Overrun Intr Enable</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*SSP Interrupt Status Register */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="ftssp_8h.html#abd0386d46d9a4ca2170a9513d71fa29c">   99</a></span>&#160;<span class="preprocessor">#define REG_BIT_AC_FRAME_COMPLETE   (1u &lt;&lt; 4)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a3f95db06a64797d22b7f14f090950dec">  100</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_INTR_TH          (1u &lt;&lt; 3)       //Tx FIFO Threshold Intr </span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="ftssp_8h.html#aa8019387a668e38b4eb652fba3f59989">  101</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_INTR_TH          (1u &lt;&lt; 2)       //Rx FIFO Threshold Intr </span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a789c8011faa37afe394571b480fe66ce">  102</a></span>&#160;<span class="preprocessor">#define REG_BIT_TX_INTR_UR          (1u &lt;&lt; 1)       //Tx FIFO Underrun Intr </span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="ftssp_8h.html#ac7d34691ab826c0ec04d5a3f7e1b5bd6">  103</a></span>&#160;<span class="preprocessor">#define REG_BIT_RX_INTR_OR          (1u &lt;&lt; 0)       //Rx FIFO Overrun Intr </span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*SSP Revision Register */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#ifdef __FREERTOS__</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">    #define REG_BIT_MAJOR_REV           (0xFF &lt;&lt; 16)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a0ef22275e6cf70c06a14ba9135464f19">  109</a></span>&#160;<span class="preprocessor">    #define REG_BIT_MAJOR_REV           (0xFF)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif         </span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a41722b04c19bee78d5dd2fe0de65efff">  111</a></span>&#160;<span class="preprocessor">#define REG_BIT_MINOR_REV           (0xFF &lt;&lt; 8)       </span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="ftssp_8h.html#a0d4cca9d9156dba5a393b50cd73b31e4">  112</a></span>&#160;<span class="preprocessor">#define REG_BIT_RELEASE_REV         (0xFF)      </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_195aa4215760a77c8f43641b003b8f9c.html">include</a></li><li class="navelem"><a class="el" href="dir_4be06252ff033dd64499b157cdcf65aa.html">nor</a></li><li class="navelem"><a class="el" href="ftssp_8h.html">ftssp.h</a></li>
    <li class="footer">Generated on Mon Nov 6 2017 20:07:26 for ITE SoC SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
