

================================================================
== Vitis HLS Report for 'twoNorm_23_Pipeline_twoNorm'
================================================================
* Date:           Fri Jan  9 14:28:34 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.190 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- twoNorm  |        ?|        ?|        66|          7|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     12|     1420|     2070|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|     1088|     -|
|Register             |        -|      -|     2304|      184|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     12|     3724|     3395|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_7_no_dsp_1_U173   |dadd_64ns_64ns_64_7_no_dsp_1   |        0|   0|  536|  820|    0|
    |dadd_64ns_64ns_64_7_no_dsp_1_U174   |dadd_64ns_64ns_64_7_no_dsp_1   |        0|   0|  536|  820|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U175  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U176  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  12| 1420| 2070|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln252_fu_145_p2               |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln252_fu_155_p2              |      icmp|   0|  0|  16|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  24|          8|    1|          8|
    |ap_done_int                       |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter9           |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   8|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_03_load        |  32|          2|   31|         62|
    |ap_sig_allocacmp_nrm_load         |  64|          2|   64|        128|
    |grp_fu_101_p0                     |  64|          4|   64|        256|
    |grp_fu_101_p1                     |  64|          4|   64|        256|
    |grp_fu_101_p2                     |  64|          2|   64|        128|
    |grp_fu_105_p0                     |  64|          4|   64|        256|
    |grp_fu_105_p1                     |  64|          4|   64|        256|
    |grp_fu_105_p2                     |  64|          2|   64|        128|
    |grp_fu_93_p0                      |  64|          4|   64|        256|
    |grp_fu_93_p1                      |  64|          4|   64|        256|
    |grp_fu_93_p2                      |  64|          2|   64|        128|
    |grp_fu_97_p0                      |  64|          2|   64|        128|
    |grp_fu_97_p1                      |  64|          4|   64|        256|
    |grp_fu_97_p2                      |  64|          2|   64|        128|
    |i_03_fu_70                        |  32|          2|   31|         62|
    |nrm_fu_66                         |  64|          2|   64|        128|
    |temp_blk_n                        |   8|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1088|         80|  972|       2846|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add2_reg_591                      |   64|   0|   64|          0|
    |add4_reg_603                      |   64|   0|   64|          0|
    |add8_reg_579                      |   64|   0|   64|          0|
    |ap_CS_fsm                         |    7|   0|    7|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |grp_fu_101_ce                     |    1|   0|    1|          0|
    |grp_fu_101_p0                     |   64|   0|   64|          0|
    |grp_fu_101_p1                     |   64|   0|   64|          0|
    |grp_fu_105_ce                     |    1|   0|    1|          0|
    |grp_fu_105_p0                     |   64|   0|   64|          0|
    |grp_fu_105_p1                     |   64|   0|   64|          0|
    |grp_fu_93_ce                      |    1|   0|    1|          0|
    |grp_fu_93_p0                      |   64|   0|   64|          0|
    |grp_fu_93_p1                      |   64|   0|   64|          0|
    |grp_fu_97_ce                      |    1|   0|    1|          0|
    |grp_fu_97_p0                      |   64|   0|   64|          0|
    |grp_fu_97_p1                      |   64|   0|   64|          0|
    |i_03_fu_70                        |   31|   0|   31|          0|
    |icmp_ln252_reg_427                |    1|   0|    1|          0|
    |mul1_reg_543                      |   64|   0|   64|          0|
    |mul2_reg_549                      |   64|   0|   64|          0|
    |mul3_reg_555                      |   64|   0|   64|          0|
    |mul5_reg_561                      |   64|   0|   64|          0|
    |mul6_reg_567                      |   64|   0|   64|          0|
    |mul7_reg_537                      |   64|   0|   64|          0|
    |nrm_fu_66                         |   64|   0|   64|          0|
    |pre_grp_fu_101_p2_reg             |   64|   0|   64|          0|
    |pre_grp_fu_105_p2_reg             |   64|   0|   64|          0|
    |pre_grp_fu_93_p2_reg              |   64|   0|   64|          0|
    |pre_grp_fu_97_p2_reg              |   64|   0|   64|          0|
    |trunc_ln254_2_reg_431             |   64|   0|   64|          0|
    |trunc_ln254_3_reg_436             |   64|   0|   64|          0|
    |trunc_ln254_4_reg_441             |   64|   0|   64|          0|
    |trunc_ln254_5_reg_446             |   64|   0|   64|          0|
    |trunc_ln254_6_reg_451             |   64|   0|   64|          0|
    |trunc_ln254_7_reg_456             |   64|   0|   64|          0|
    |icmp_ln252_reg_427                |    2|   2|    1|          0|
    |mul1_reg_543                      |  192|  54|   64|          0|
    |mul2_reg_549                      |   64|  32|   64|          0|
    |mul3_reg_555                      |   64|  32|   64|          0|
    |mul5_reg_561                      |   64|  32|   64|          0|
    |mul6_reg_567                      |   64|  32|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2304| 184| 2175|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  twoNorm.23_Pipeline_twoNorm|  return value|
|n_3                  |   in|   32|     ap_none|                          n_3|        scalar|
|temp_dout            |   in|  512|     ap_fifo|                         temp|       pointer|
|temp_num_data_valid  |   in|    3|     ap_fifo|                         temp|       pointer|
|temp_fifo_cap        |   in|    3|     ap_fifo|                         temp|       pointer|
|temp_empty_n         |   in|    1|     ap_fifo|                         temp|       pointer|
|temp_read            |  out|    1|     ap_fifo|                         temp|       pointer|
|nrm_out              |  out|   64|      ap_vld|                      nrm_out|       pointer|
|nrm_out_ap_vld       |  out|    1|      ap_vld|                      nrm_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------+--------------+

