###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi05.engin.umich.edu)
#  Generated on:      Thu Mar 30 18:28:52 2023
#  Design:            writeback_controller
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[0]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.198
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.210 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.297 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.374 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.517 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    0.962 | 
     | U34      | A0 ^ -> Y v              | AOI22X1TR  | 0.116 |   0.975 |    1.077 | 
     | U50      | B v -> Y ^               | NAND2X1TR  | 0.222 |   1.197 |    1.299 | 
     |          | DRAM_in3_Data[0] ^       |            | 0.001 |   1.198 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[5]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.177
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.231 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.318 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.395 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.538 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    0.982 | 
     | U19      | A0 ^ -> Y v              | AOI22X1TR  | 0.061 |   0.920 |    1.043 | 
     | U51      | B v -> Y ^               | NAND2X1TR  | 0.256 |   1.176 |    1.299 | 
     |          | DRAM_in3_Data[5] ^       |            | 0.001 |   1.177 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[4]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.170
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.237 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.325 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.402 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.544 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    0.989 | 
     | U22      | A0 ^ -> Y v              | AOI22X1TR  | 0.068 |   0.927 |    1.057 | 
     | U52      | B v -> Y ^               | NAND2X1TR  | 0.242 |   1.169 |    1.299 | 
     |          | DRAM_in3_Data[4] ^       |            | 0.001 |   1.170 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[7]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.147
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.261 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.348 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.425 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.568 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    1.013 | 
     | U13      | A0 ^ -> Y v              | AOI22X1TR  | 0.086 |   0.945 |    1.098 | 
     | U49      | B v -> Y ^               | NAND2X2TR  | 0.200 |   1.145 |    1.298 | 
     |          | DRAM_in3_Data[7] ^       |            | 0.002 |   1.147 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[1]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.146
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.262 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.349 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.426 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.569 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    1.013 | 
     | U31      | A0 ^ -> Y v              | AOI22X1TR  | 0.103 |   0.962 |    1.116 | 
     | U56      | B v -> Y ^               | NAND2X1TR  | 0.184 |   1.146 |    1.299 | 
     |          | DRAM_in3_Data[1] ^       |            | 0.000 |   1.146 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[6]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.139
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.268 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.355 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.433 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.575 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    1.020 | 
     | U16      | A0 ^ -> Y v              | AOI22X1TR  | 0.085 |   0.944 |    1.104 | 
     | U53      | B v -> Y ^               | NAND2X2TR  | 0.194 |   1.138 |    1.298 | 
     |          | DRAM_in3_Data[6] ^       |            | 0.002 |   1.139 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[3]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.131
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.277 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.364 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.441 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.584 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    1.028 | 
     | U25      | A0 ^ -> Y v              | AOI22X1TR  | 0.062 |   0.922 |    1.090 | 
     | U54      | B v -> Y ^               | NAND2X1TR  | 0.209 |   1.130 |    1.299 | 
     |          | DRAM_in3_Data[3] ^       |            | 0.001 |   1.131 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[2]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.104
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.304 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.391 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.468 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.611 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    1.056 | 
     | U28      | A0 ^ -> Y v              | AOI22X1TR  | 0.068 |   0.927 |    1.124 | 
     | U55      | B v -> Y ^               | NAND2X1TR  | 0.176 |   1.103 |    1.299 | 
     |          | DRAM_in3_Data[2] ^       |            | 0.000 |   1.104 |    1.300 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_WEN        (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S2_IP/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.828
= Slack Time                    0.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                  |                |           |       |  Time   |   Time   | 
     |------------------+----------------+-----------+-------+---------+----------| 
     | clk_r_REG4_S2_IP | CK ^           |           |       |   0.000 |    0.472 | 
     | clk_r_REG4_S2_IP | CK ^ -> QN ^   | DFFTRX1TR | 0.410 |   0.410 |    0.882 | 
     | U43              | AN ^ -> Y ^    | NOR2BX1TR | 0.233 |   0.643 |    1.115 | 
     | U57              | A ^ -> Y v     | NAND2X1TR | 0.183 |   0.826 |    1.299 | 
     |                  | DRAM_in3_WEN v |           | 0.001 |   0.828 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin clk_r_REG13_S1/CK 
Endpoint:   clk_r_REG13_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset ^    |            |       |   0.153 |    0.941 | 
     | U39            | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.196 | 
     | clk_r_REG13_S1 | RN v       | DFFTRX1TR  | 0.004 |   0.411 |    1.200 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin clk_r_REG9_S1/CK 
Endpoint:   clk_r_REG9_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset ^    |            |       |   0.153 |    0.941 | 
     | U39           | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.196 | 
     | clk_r_REG9_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset ^    |            |       |   0.153 |    0.941 | 
     | U39            | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.196 | 
     | clk_r_REG12_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset ^    |            |       |   0.153 |    0.941 | 
     | U39            | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.196 | 
     | clk_r_REG11_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +-----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin clk_r_REG10_S1/CK 
Endpoint:   clk_r_REG10_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset ^    |            |       |   0.153 |    0.941 | 
     | U39            | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.196 | 
     | clk_r_REG10_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset ^    |            |       |   0.153 |    0.941 | 
     | U39           | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.197 | 
     | clk_r_REG7_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin clk_r_REG8_S1/CK 
Endpoint:   clk_r_REG8_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset ^    |            |       |   0.153 |    0.941 | 
     | U39           | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.197 | 
     | clk_r_REG8_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.411
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset ^    |            |       |   0.153 |    0.942 | 
     | U39           | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.197 | 
     | clk_r_REG6_S1 | RN v       | DFFTRX1TR  | 0.003 |   0.411 |    1.200 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin clk_r_REG4_S2_IP/CK 
Endpoint:   clk_r_REG4_S2_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.410
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.942 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.197 | 
     | clk_r_REG4_S2_IP | RN v       | DFFTRX1TR  | 0.002 |   0.410 |    1.200 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin clk_r_REG3_S1_IP/CK 
Endpoint:   clk_r_REG3_S1_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.410
= Slack Time                    0.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.943 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.198 | 
     | clk_r_REG3_S1_IP | RN v       | DFFTRX1TR  | 0.002 |   0.410 |    1.200 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin clk_r_REG1_S2_IP/CK 
Endpoint:   clk_r_REG1_S2_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.410
= Slack Time                    0.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.943 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.198 | 
     | clk_r_REG1_S2_IP | RN v       | DFFTRX1TR  | 0.002 |   0.410 |    1.200 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin clk_r_REG0_S1_IP/CK 
Endpoint:   clk_r_REG0_S1_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.200
- Arrival Time                  0.409
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.944 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.199 | 
     | clk_r_REG0_S1_IP | RN v       | DFFTRX1TR  | 0.001 |   0.409 |    1.200 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin clk_r_REG5_S1_IP/CK 
Endpoint:   clk_r_REG5_S1_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.196
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.204
- Arrival Time                  0.411
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.946 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.201 | 
     | clk_r_REG5_S1_IP | RN v       | DFFTRX2TR  | 0.003 |   0.411 |    1.204 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin clk_r_REG2_S3_IP/CK 
Endpoint:   clk_r_REG2_S3_IP/RN (v) checked with  leading edge of 'clk'
Beginpoint: reset               (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.196
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.204
- Arrival Time                  0.410
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.153
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset ^    |            |       |   0.153 |    0.947 | 
     | U39              | A ^ -> Y v | CLKINVX2TR | 0.255 |   0.408 |    1.202 | 
     | clk_r_REG2_S3_IP | RN v       | DFFTRX2TR  | 0.002 |   0.410 |    1.204 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin clk_r_REG1_S2_IP/CK 
Endpoint:   clk_r_REG1_S2_IP/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG0_S1_IP/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.261
- Arrival Time                  0.321
= Slack Time                    0.940
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG0_S1_IP | CK ^        |           |       |   0.000 |    0.940 | 
     | clk_r_REG0_S1_IP | CK ^ -> Q v | DFFTRX1TR | 0.321 |   0.321 |    1.261 | 
     | clk_r_REG1_S2_IP | D v         | DFFTRX1TR | 0.000 |   0.321 |    1.261 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin clk_r_REG0_S1_IP/CK 
Endpoint:   clk_r_REG0_S1_IP/D     (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_3__PE_state__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.241
- Arrival Time                  0.291
= Slack Time                    0.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_3__PE_state__2_ v |            |       |   0.108 |    1.058 | 
     | U60              | AN v -> Y v              | NAND3BX1TR | 0.109 |   0.217 |    1.168 | 
     | U41              | A v -> Y ^               | INVX1TR    | 0.073 |   0.290 |    1.241 | 
     | clk_r_REG0_S1_IP | D ^                      | DFFTRX1TR  | 0.000 |   0.291 |    1.241 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin clk_r_REG4_S2_IP/CK 
Endpoint:   clk_r_REG4_S2_IP/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S1_IP/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.134
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.266
- Arrival Time                  0.306
= Slack Time                    0.960
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG3_S1_IP | CK ^        |           |       |   0.000 |    0.960 | 
     | clk_r_REG3_S1_IP | CK ^ -> Q v | DFFTRX1TR | 0.306 |   0.306 |    1.266 | 
     | clk_r_REG4_S2_IP | D v         | DFFTRX1TR | 0.000 |   0.306 |    1.266 | 
     +-------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin clk_r_REG2_S3_IP/CK 
Endpoint:   clk_r_REG2_S3_IP/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG1_S2_IP/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.134
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.266
- Arrival Time                  0.300
= Slack Time                    0.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG1_S2_IP | CK ^        |           |       |   0.000 |    0.966 | 
     | clk_r_REG1_S2_IP | CK ^ -> Q v | DFFTRX1TR | 0.300 |   0.300 |    1.266 | 
     | clk_r_REG2_S3_IP | D v         | DFFTRX2TR | 0.000 |   0.300 |    1.266 | 
     +-------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin clk_r_REG3_S1_IP/CK 
Endpoint:   clk_r_REG3_S1_IP/D     (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_2__PE_state__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.244
- Arrival Time                  0.272
= Slack Time                    0.972
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_2__PE_state__2_ v |            |       |   0.109 |    1.081 | 
     | U58              | AN v -> Y v              | NAND3BX1TR | 0.105 |   0.213 |    1.185 | 
     | U44              | A v -> Y ^               | INVX1TR    | 0.059 |   0.272 |    1.244 | 
     | clk_r_REG3_S1_IP | D ^                      | DFFTRX1TR  | 0.000 |   0.272 |    1.244 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin clk_r_REG5_S1_IP/CK 
Endpoint:   clk_r_REG5_S1_IP/D     (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__PE_state__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.153
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.247
- Arrival Time                  0.256
= Slack Time                    0.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_1__PE_state__2_ v |            |       |   0.107 |    1.098 | 
     | U59              | AN v -> Y v              | NAND3BX1TR | 0.103 |   0.210 |    1.201 | 
     | U42              | A v -> Y ^               | INVX1TR    | 0.046 |   0.256 |    1.247 | 
     | clk_r_REG5_S1_IP | D ^                      | DFFTRX2TR  | 0.000 |   0.256 |    1.247 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/D   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.249
- Arrival Time                  0.184
= Slack Time                    1.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.122
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__1_ ^ |            |       |   0.122 |    1.187 | 
     | POSTROUTEFE_PHC7_pk_out_1__data__1 | A ^ -> Y ^           | CLKBUFX2TR | 0.062 |   0.184 |    1.249 | 
     | clk_r_REG12_S1                     | D ^                  | DFFTRX1TR  | 0.000 |   0.184 |    1.249 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin clk_r_REG13_S1/CK 
Endpoint:   clk_r_REG13_S1/D   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.152
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.248
- Arrival Time                  0.178
= Slack Time                    1.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.114
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__0_ ^ |            |       |   0.114 |    1.185 | 
     | POSTROUTEFE_PHC6_pk_out_1__data__0 | A ^ -> Y ^           | CLKBUFX2TR | 0.063 |   0.178 |    1.248 | 
     | clk_r_REG13_S1                     | D ^                  | DFFTRX1TR  | 0.000 |   0.178 |    1.248 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/D    (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__6_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.249
- Arrival Time                  0.177
= Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.117
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__6_ ^ |            |       |   0.117 |    1.190 | 
     | POSTROUTEFE_PHC4_pk_out_1__data__6 | A ^ -> Y ^           | CLKBUFX2TR | 0.059 |   0.177 |    1.249 | 
     | clk_r_REG7_S1                      | D ^                  | DFFTRX1TR  | 0.000 |   0.177 |    1.249 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin clk_r_REG8_S1/CK 
Endpoint:   clk_r_REG8_S1/D    (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__5_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.249
- Arrival Time                  0.175
= Slack Time                    1.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__5_ ^ |            |       |   0.116 |    1.190 | 
     | POSTROUTEFE_PHC1_pk_out_1__data__5 | A ^ -> Y ^           | CLKBUFX2TR | 0.059 |   0.175 |    1.249 | 
     | clk_r_REG8_S1                      | D ^                  | DFFTRX1TR  | 0.000 |   0.175 |    1.249 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/D   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.249
- Arrival Time                  0.174
= Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.115
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__2_ ^ |            |       |   0.115 |    1.190 | 
     | POSTROUTEFE_PHC5_pk_out_1__data__2 | A ^ -> Y ^           | CLKBUFX2TR | 0.059 |   0.174 |    1.249 | 
     | clk_r_REG11_S1                     | D ^                  | DFFTRX1TR  | 0.000 |   0.174 |    1.249 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin clk_r_REG10_S1/CK 
Endpoint:   clk_r_REG10_S1/D   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.250
- Arrival Time                  0.174
= Slack Time                    1.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.117
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__3_ ^ |            |       |   0.117 |    1.192 | 
     | POSTROUTEFE_PHC3_pk_out_1__data__3 | A ^ -> Y ^           | CLKBUFX2TR | 0.057 |   0.174 |    1.250 | 
     | clk_r_REG10_S1                     | D ^                  | DFFTRX1TR  | 0.000 |   0.174 |    1.250 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin clk_r_REG9_S1/CK 
Endpoint:   clk_r_REG9_S1/D    (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__4_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.250
- Arrival Time                  0.173
= Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__4_ ^ |            |       |   0.116 |    1.193 | 
     | POSTROUTEFE_PHC2_pk_out_1__data__4 | A ^ -> Y ^           | CLKBUFX2TR | 0.057 |   0.173 |    1.250 | 
     | clk_r_REG9_S1                      | D ^                  | DFFTRX1TR  | 0.000 |   0.173 |    1.250 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D    (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__7_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.250
- Arrival Time                  0.172
= Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.115
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__7_ ^ |            |       |   0.115 |    1.193 | 
     | POSTROUTEFE_PHC0_pk_out_1__data__7 | A ^ -> Y ^           | CLKBUFX2TR | 0.057 |   0.172 |    1.250 | 
     | clk_r_REG6_S1                      | D ^                  | DFFTRX1TR  | 0.000 |   0.172 |    1.250 | 
     +-----------------------------------------------------------------------------------------------------+ 

