<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='235' type='void llvm::MachineRegisterInfo::disableCalleeSavedRegister(llvm::MCRegister Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='232'>/// Disables the register from the list of CSRs.
  /// I.e. the register will not appear as part of the CSR mask.
  /// \see UpdatedCalleeSavedRegs.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='600' ll='621' type='void llvm::MachineRegisterInfo::disableCalleeSavedRegister(llvm::MCRegister Reg)'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2705' u='c' c='_ZNK4llvm17X86TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2779' u='c' c='_ZNK4llvm17X86TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2852' u='c' c='_ZNK4llvm17X86TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3821' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
