set_property SRC_FILE_INFO {cfile:C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc rfile:../../../GenerationGenerator.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -name clk -period 20.000 -waveform {0.000 10.000} [get_ports clk]
