// Seed: 3628475652
module module_0 (
    output wor id_0,
    input wor id_1,
    output tri id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    inout wire id_12,
    input tri1 id_13
);
  always @(posedge 1 or posedge id_6) begin : LABEL_0
    if (id_8) id_12 = id_10 == 1'd0;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output logic id_4,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input wire id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input wand id_15,
    output tri1 id_16,
    input supply0 id_17,
    input tri id_18,
    input tri0 id_19,
    inout tri1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    output wire id_27,
    output wire id_28,
    input logic id_29,
    output wor id_30
);
  always @(posedge 1) id_4 <= id_29;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_11,
      id_13,
      id_22,
      id_25,
      id_21,
      id_6,
      id_22,
      id_25,
      id_11,
      id_20,
      id_21
  );
  assign modCall_1.type_0 = 0;
endmodule
