<?xml version="1.0" encoding="UTF-8"?>
<chip id="tab00.4691429359910432" name="chip_1"><block id="tab_block0.9859753055547997" name="block_name"><section type="mem" external="true" name="memory_name" count="50" memwidth="64" id="tab_memory0.9966799995999379"><reg name="memory_name"><config><regwidth>64</regwidth></config><field name="memory_name" offset="63:0"><sw>ro</sw><hw>rw</hw><default>0</default></field></reg></section></block><block id="tab10.8254767736837654" name="test1"><reg id="tab20.5401648466613012" name="reg1"><config><regwidth>32</regwidth></config><field id="tab00.295057386635627" offset="31:0" name="fld"><sw>rw</sw><hw>rw</hw><default>0</default></field></reg><reg id="tab40.25613868389684424" name="reg2"><config><regwidth>32</regwidth></config><field id="tab10.8462344863317602" offset="15:0" name="fld1"><sw>rw</sw><hw>rw</hw><default>0</default></field><field id="tab20.8136349232007475" offset="31:16" name="fld2"><sw>rw</sw><hw>rw</hw><default>1</default></field></reg><section id="tab60.4598787847324183" name="reggroup_name"><reg id="tab70.8934764272784524" name="reg1"><config><regwidth>32</regwidth></config><field id="tab30.06856524973933487" offset="31:0" name="fld"><sw>rw</sw><hw>rw</hw><default>0</default></field></reg><reg id="tab90.8752412383117354" name="reg2"><config><regwidth>32</regwidth></config><field id="tab40.9416817352773842" offset="31:0" name="fld"><sw>rw</sw><hw>rw</hw><default>0</default></field></reg></section><ref id="tab_ref0.8568185170485165" instname="ref_name" link="test1" type="subblock"><doc> </doc></ref></block><config><regwidth>32</regwidth><addressunit>8</addressunit><variants><variant name="none" isselected="true"><doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc></variant></variants><buswidth>32</buswidth></config><sequences><sequence name="seq_name" sid="1:0" eid="seq_ip_0.7996491054727868" orig_path="test1.idsng" refpath="C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\test1.idsng"><doc></doc><arguments/><constants/><variables/><seqsteps/></sequence><seqconfig> <output> <seq_outputs> <uvm>true <multioutput>false</multioutput> </uvm> </seq_outputs> <uvm> <datatype> <inlinefunction>int</inlinefunction> <arguments>int</arguments> <constant>int</constant> <variable>int</variable> </datatype> <regmodel oid="0">default</regmodel> <write oid="0">write(status, %d, .parent(this))</write> <read oid="0">read(status, %lhs, .parent(this))</read> <timemultiplier>100</timemultiplier> <maxnesting>1</maxnesting> <consolidated>false</consolidated> <nameformat>%s</nameformat> <mout/> </uvm> <sv> <datatype> <inlinefunction>int</inlinefunction> <arguments>integer</arguments> <constant>integer</constant> <variable>integer</variable> </datatype> <bus oid="0">default</bus> <write oid="0">write_mirror(%a, %d, 0, 0)</write> <read oid="0">read_mirror(%a)</read> <timeunit1>1</timeunit1> <timeunit2>ns</timeunit2> <timeprecision1>1</timeprecision1> <timeprecision2>ns</timeprecision2> <maxnesting>1</maxnesting> <consolidated>false</consolidated> <nameformat>%s</nameformat> <mout/> </sv> <firmware> <datatype> <inlinefunction>int</inlinefunction> <arguments>int</arguments> <constant>int</constant> <variable>int</variable> </datatype> <templatename oid="0">default</templatename> <write oid="0">REG_WRITE(%a,%d)</write> <read oid="0">REG_READ(%a)</read> <fieldtemplatename oid="0">default</fieldtemplatename> <fieldwrite oid="0">FIELD_WRITE(%a,%d,%m,%lsb)</fieldwrite> <fieldread oid="0">FIELD_READ(%a,%m,%lsb)</fieldread> <timemultiplier>100</timemultiplier> <maxnesting>1</maxnesting> <consolidated>false</consolidated> <nameformat>%s</nameformat> <mout/> </firmware> <matlab> <datatype> <inlinefunction>int</inlinefunction> <arguments>integer</arguments> <constant>integer</constant> <variable>integer</variable> </datatype> <templatename oid="0">default</templatename> <write oid="0">REG_WRITE(memory_name,%a,%d)</write> <read oid="0">REG_READ(memory_name,%a)</read> <fieldtemplatename oid="0">default</fieldtemplatename> <fieldwrite oid="0">FIELD_WRITE(memory_name,%a,%d,%msb,%lsb)</fieldwrite> <fieldread oid="0">FIELD_READ(memory_name,%a,%msb,%lsb)</fieldread> <timeunit1>1</timeunit1> <timeunit2>ns</timeunit2> <timeprecision1>1</timeprecision1> <timeprecision2>ns</timeprecision2> <maxnesting>1</maxnesting> <nameformat>%s</nameformat> <mout/> </matlab> <csv> <commands> <isscmd oid="0">call</isscmd> <cmd oid="0">CALL</cmd> <isscmd oid="1">wait</isscmd> <cmd oid="1">WAIT</cmd> <isscmd oid="2">write_1_clr</isscmd> <cmd oid="2">WRITE_CLR</cmd> <isscmd oid="3">write_1_set</isscmd> <cmd oid="3">WRITE_SET</cmd> <isscmd oid="4">write</isscmd> <cmd oid="4">WRITE</cmd> <isscmd oid="5">switch</isscmd> <cmd oid="5">SWITCH</cmd> </commands> <headers> <issheader oid="0">address</issheader> <header oid="0">address</header> <issheader oid="1">description</issheader> <header oid="1">description</header> <issheader oid="2">step</issheader> <header oid="2">step</header> <issheader oid="3">value</issheader> <header oid="3">value</header> <issheader oid="4">command</issheader> <header oid="4">command</header> </headers> <timemultiplier>100</timemultiplier> <maxnesting>1</maxnesting> <nameformat>%s</nameformat> </csv> </output> </seqconfig></sequences></chip>