<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv</a>
time_elapsed: 0.089s
ram usage: 11684 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv:15</a>: Unsupported: Modport import with prototype
import task Read(input logic [7:0] raddr),
^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv:16</a>: syntax error, unexpected task
task Write(input logic [7:0] waddr));
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv:19</a>: Unsupported: virtual or generic interfaces
module memMod(interface a);  
              ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv:21</a>: syntax error, unexpected &#39;.&#39;, expecting &#39;(&#39; or &#39;;&#39;
task a.Read;  
      ^
%Error: Internal Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p764.sv:19</a>: ../V3ParseSym.h:115: Symbols suggest ending TASK &#39;a&#39; but parser thinks ending MODULE &#39;memMod&#39;
module memMod(interface a);  
       ^~~~~~
                        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>