

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1'
================================================================
* Date:           Sat Dec 11 19:30:45 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_423_1  |        ?|        ?|         7|          3|          3|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      171|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|      202|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      202|      272|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_8ns_16ns_16_4_1_U678  |mac_muladd_16s_8ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln423_fu_124_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln425_fu_199_p2     |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_178_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln423_fu_118_p2    |      icmp|   0|  0|  20|          32|          32|
    |or_ln425_fu_147_p2      |        or|   0|  0|  10|          10|           1|
    |reuse_select_fu_192_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 171|         172|         133|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8              |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   32|         64|
    |reuse_addr_reg_fu_40              |   9|          2|   64|        128|
    |reuse_reg_fu_44                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 101|         22|  166|        334|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln425_reg_274                 |  32|   0|   32|          0|
    |addr_cmp_reg_269                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |connectivity_mask_addr_reg_263    |  16|   0|   16|          0|
    |i_fu_48                           |  32|   0|   32|          0|
    |icmp_ln423_reg_239                |   1|   0|    1|          0|
    |reuse_addr_reg_fu_40              |  64|   0|   64|          0|
    |reuse_reg_fu_44                   |  32|   0|   32|          0|
    |trunc_ln425_2_reg_258             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 202|   0|  202|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1|  return value|
|num_of_edges                |   in|   32|     ap_none|                                         num_of_edges|        scalar|
|edge_list_address0          |  out|   10|   ap_memory|                                            edge_list|         array|
|edge_list_ce0               |  out|    1|   ap_memory|                                            edge_list|         array|
|edge_list_q0                |   in|   32|   ap_memory|                                            edge_list|         array|
|edge_list_address1          |  out|   10|   ap_memory|                                            edge_list|         array|
|edge_list_ce1               |  out|    1|   ap_memory|                                            edge_list|         array|
|edge_list_q1                |   in|   32|   ap_memory|                                            edge_list|         array|
|connectivity_mask_address0  |  out|   16|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce0       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_q0        |   in|   32|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_address1  |  out|   16|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_ce1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_we1       |  out|    1|   ap_memory|                                    connectivity_mask|         array|
|connectivity_mask_d1        |  out|   32|   ap_memory|                                    connectivity_mask|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 15 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_8 = load i32 %i" [GAT_compute.cpp:425]   --->   Operation 20 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln423 = icmp_eq  i32 %i_8, i32 %num_of_edges_read" [GAT_compute.cpp:423]   --->   Operation 21 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln423 = add i32 %i_8, i32 1" [GAT_compute.cpp:423]   --->   Operation 22 'add' 'add_ln423' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln423 = br i1 %icmp_ln423, void %.split5, void %._crit_edge26.loopexit.exitStub" [GAT_compute.cpp:423]   --->   Operation 23 'br' 'br_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %i_8" [GAT_compute.cpp:425]   --->   Operation 24 'trunc' 'trunc_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln425, i1 0" [GAT_compute.cpp:425]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i10 %shl_ln" [GAT_compute.cpp:425]   --->   Operation 26 'zext' 'zext_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425" [GAT_compute.cpp:425]   --->   Operation 27 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 28 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln425 = or i10 %shl_ln, i10 1" [GAT_compute.cpp:425]   --->   Operation 29 'or' 'or_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i10 %or_ln425" [GAT_compute.cpp:425]   --->   Operation 30 'zext' 'zext_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425_1" [GAT_compute.cpp:425]   --->   Operation 31 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 32 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln423 = store i32 %add_ln423, i32 %i" [GAT_compute.cpp:423]   --->   Operation 33 'store' 'store_ln423' <Predicate = (!icmp_ln423)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 34 [1/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 34 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = trunc i32 %edge_list_load" [GAT_compute.cpp:425]   --->   Operation 35 'trunc' 'trunc_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 36 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 37 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln425_2 = trunc i32 %edge_list_load_1" [GAT_compute.cpp:425]   --->   Operation 38 'trunc' 'trunc_ln425_2' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 39 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 40 'mul' 'mul_ln425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2" [GAT_compute.cpp:425]   --->   Operation 41 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln423)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2" [GAT_compute.cpp:425]   --->   Operation 42 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i16 %add_ln425_1" [GAT_compute.cpp:425]   --->   Operation 43 'zext' 'zext_ln425_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 44 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 46 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_5 : Operation 47 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln425 = store i64 %zext_ln425_2, i64 %reuse_addr_reg" [GAT_compute.cpp:425]   --->   Operation 48 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 49 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 50 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln425)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %connectivity_mask_load" [GAT_compute.cpp:425]   --->   Operation 51 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln425 = add i32 %reuse_select, i32 1" [GAT_compute.cpp:425]   --->   Operation 52 'add' 'add_ln425' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln425 = store i32 %add_ln425, i32 %reuse_reg" [GAT_compute.cpp:425]   --->   Operation 53 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:423]   --->   Operation 54 'specpipeline' 'specpipeline_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [GAT_compute.cpp:423]   --->   Operation 55 'specloopname' 'specloopname_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln425 = store i32 %add_ln425, i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 56 'store' 'store_ln425' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ connectivity_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca        ) [ 01111100]
reuse_reg              (alloca        ) [ 01111110]
i                      (alloca        ) [ 01000000]
specmemcore_ln0        (specmemcore   ) [ 00000000]
specmemcore_ln0        (specmemcore   ) [ 00000000]
num_of_edges_read      (read          ) [ 00000000]
store_ln0              (store         ) [ 00000000]
store_ln0              (store         ) [ 00000000]
store_ln0              (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
i_8                    (load          ) [ 00000000]
icmp_ln423             (icmp          ) [ 01111000]
add_ln423              (add           ) [ 00000000]
br_ln423               (br            ) [ 00000000]
trunc_ln425            (trunc         ) [ 00000000]
shl_ln                 (bitconcatenate) [ 00000000]
zext_ln425             (zext          ) [ 00000000]
edge_list_addr         (getelementptr ) [ 00100000]
or_ln425               (or            ) [ 00000000]
zext_ln425_1           (zext          ) [ 00000000]
edge_list_addr_1       (getelementptr ) [ 00100000]
store_ln423            (store         ) [ 00000000]
edge_list_load         (load          ) [ 00000000]
trunc_ln425_1          (trunc         ) [ 01011000]
edge_list_load_1       (load          ) [ 00000000]
trunc_ln425_2          (trunc         ) [ 01111100]
mul_ln425              (mul           ) [ 00100100]
add_ln425_1            (add           ) [ 00000000]
zext_ln425_2           (zext          ) [ 00000000]
connectivity_mask_addr (getelementptr ) [ 01010011]
reuse_addr_reg_load    (load          ) [ 00000000]
addr_cmp               (icmp          ) [ 00010010]
store_ln425            (store         ) [ 00000000]
reuse_reg_load         (load          ) [ 00000000]
connectivity_mask_load (load          ) [ 00000000]
reuse_select           (select        ) [ 00000000]
add_ln425              (add           ) [ 01000001]
store_ln425            (store         ) [ 00000000]
specpipeline_ln423     (specpipeline  ) [ 00000000]
specloopname_ln423     (specloopname  ) [ 00000000]
store_ln425            (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
ret_ln0                (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_edges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="reuse_addr_reg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="num_of_edges_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="edge_list_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_list_load/1 edge_list_load_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="edge_list_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="connectivity_mask_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2"/>
<pin id="96" dir="0" index="4" bw="16" slack="1"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="connectivity_mask_load/5 store_ln425/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_8_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln423_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln423_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln423/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln425_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="shl_ln_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln425_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="or_ln425_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln425/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln425_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln423_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln425_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln425_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln425_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_2/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="reuse_addr_reg_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="4"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="addr_cmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln425_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="4"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="reuse_reg_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="5"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reuse_select_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln425_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln425/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln425_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="5"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/6 "/>
</bind>
</comp>

<comp id="210" class="1007" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln425/2 add_ln425_1/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reuse_addr_reg_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="225" class="1005" name="reuse_reg_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln423_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln423 "/>
</bind>
</comp>

<comp id="243" class="1005" name="edge_list_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="edge_list_addr_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="trunc_ln425_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln425_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="trunc_ln425_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="2"/>
<pin id="260" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln425_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="connectivity_mask_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="addr_cmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln425_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln425 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="52" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="162"><net_src comp="124" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="65" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="65" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="171" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="90" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="163" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="221"><net_src comp="40" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="228"><net_src comp="44" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="235"><net_src comp="48" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="242"><net_src comp="118" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="58" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="251"><net_src comp="75" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="256"><net_src comp="163" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="261"><net_src comp="167" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="266"><net_src comp="83" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="272"><net_src comp="178" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="277"><net_src comp="199" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="90" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: edge_list | {}
	Port: connectivity_mask | {7 }
 - Input state : 
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 : num_of_edges | {1 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 : edge_list | {1 2 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 : connectivity_mask | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln423 : 2
		add_ln423 : 2
		br_ln423 : 3
		trunc_ln425 : 2
		shl_ln : 3
		zext_ln425 : 4
		edge_list_addr : 5
		edge_list_load : 6
		or_ln425 : 4
		zext_ln425_1 : 4
		edge_list_addr_1 : 5
		edge_list_load_1 : 6
		store_ln423 : 3
	State 2
		trunc_ln425_1 : 1
		mul_ln425 : 2
		trunc_ln425_2 : 1
	State 3
	State 4
		add_ln425_1 : 1
	State 5
		zext_ln425_2 : 1
		connectivity_mask_addr : 2
		connectivity_mask_load : 3
		addr_cmp : 2
		store_ln425 : 2
	State 6
		reuse_select : 1
		add_ln425 : 2
		store_ln425 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    add   |       add_ln423_fu_124       |    0    |    0    |    39   |
|          |       add_ln425_fu_199       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln423_fu_118      |    0    |    0    |    20   |
|          |        addr_cmp_fu_178       |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|  select  |      reuse_select_fu_192     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_210          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | num_of_edges_read_read_fu_52 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln425_fu_130      |    0    |    0    |    0    |
|   trunc  |     trunc_ln425_1_fu_163     |    0    |    0    |    0    |
|          |     trunc_ln425_2_fu_167     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_134        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln425_fu_142      |    0    |    0    |    0    |
|   zext   |      zext_ln425_1_fu_153     |    0    |    0    |    0    |
|          |      zext_ln425_2_fu_171     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln425_fu_147       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   159   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln425_reg_274      |   32   |
|       addr_cmp_reg_269       |    1   |
|connectivity_mask_addr_reg_263|   16   |
|   edge_list_addr_1_reg_248   |   10   |
|    edge_list_addr_reg_243    |   10   |
|           i_reg_232          |   32   |
|      icmp_ln423_reg_239      |    1   |
|    reuse_addr_reg_reg_218    |   64   |
|       reuse_reg_reg_225      |   32   |
|     trunc_ln425_1_reg_253    |   16   |
|     trunc_ln425_2_reg_258    |   16   |
+------------------------------+--------+
|             Total            |   230  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_210    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_210    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   230  |   204  |
+-----------+--------+--------+--------+--------+
