# compile vhdl design source files
vhdl xil_defaultlib  "../../../../vhdl_files/run_length_encoder.vhd"
vhdl xil_defaultlib  "../../../../vhdl_files/sim_run_length_encoder.vhd"

# Do not sort compile order
nosort
