
JAVS-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b50  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013ab4  08012cf0  08012cf0  00022cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080267a4  080267a4  000402d4  2**0
                  CONTENTS
  4 .ARM          00000008  080267a4  080267a4  000367a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080267ac  080267ac  000402d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080267ac  080267ac  000367ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080267b0  080267b0  000367b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  080267b4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012158  200002d4  08026a88  000402d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001242c  08026a88  0004242c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000402d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ba4  00000000  00000000  00040304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050d4  00000000  00000000  00062ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  00067f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001868  00000000  00000000  00069a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db7b  00000000  00000000  0006b2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000275b7  00000000  00000000  00088e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3550  00000000  00000000  000b03ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0015393a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000800c  00000000  00000000  001539f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a9c  00000000  00000000  0015ba04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d4 	.word	0x200002d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012cd8 	.word	0x08012cd8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d8 	.word	0x200002d8
 80001dc:	08012cd8 	.word	0x08012cd8

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	; 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__gedf2>:
 8000aec:	f04f 3cff 	mov.w	ip, #4294967295
 8000af0:	e006      	b.n	8000b00 <__cmpdf2+0x4>
 8000af2:	bf00      	nop

08000af4 <__ledf2>:
 8000af4:	f04f 0c01 	mov.w	ip, #1
 8000af8:	e002      	b.n	8000b00 <__cmpdf2+0x4>
 8000afa:	bf00      	nop

08000afc <__cmpdf2>:
 8000afc:	f04f 0c01 	mov.w	ip, #1
 8000b00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b16:	d01b      	beq.n	8000b50 <__cmpdf2+0x54>
 8000b18:	b001      	add	sp, #4
 8000b1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b1e:	bf0c      	ite	eq
 8000b20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b24:	ea91 0f03 	teqne	r1, r3
 8000b28:	bf02      	ittt	eq
 8000b2a:	ea90 0f02 	teqeq	r0, r2
 8000b2e:	2000      	moveq	r0, #0
 8000b30:	4770      	bxeq	lr
 8000b32:	f110 0f00 	cmn.w	r0, #0
 8000b36:	ea91 0f03 	teq	r1, r3
 8000b3a:	bf58      	it	pl
 8000b3c:	4299      	cmppl	r1, r3
 8000b3e:	bf08      	it	eq
 8000b40:	4290      	cmpeq	r0, r2
 8000b42:	bf2c      	ite	cs
 8000b44:	17d8      	asrcs	r0, r3, #31
 8000b46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b4a:	f040 0001 	orr.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__cmpdf2+0x64>
 8000b5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5e:	d107      	bne.n	8000b70 <__cmpdf2+0x74>
 8000b60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d1d6      	bne.n	8000b18 <__cmpdf2+0x1c>
 8000b6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6e:	d0d3      	beq.n	8000b18 <__cmpdf2+0x1c>
 8000b70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdrcmple>:
 8000b78:	4684      	mov	ip, r0
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4662      	mov	r2, ip
 8000b7e:	468c      	mov	ip, r1
 8000b80:	4619      	mov	r1, r3
 8000b82:	4663      	mov	r3, ip
 8000b84:	e000      	b.n	8000b88 <__aeabi_cdcmpeq>
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdcmpeq>:
 8000b88:	b501      	push	{r0, lr}
 8000b8a:	f7ff ffb7 	bl	8000afc <__cmpdf2>
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	bf48      	it	mi
 8000b92:	f110 0f00 	cmnmi.w	r0, #0
 8000b96:	bd01      	pop	{r0, pc}

08000b98 <__aeabi_dcmpeq>:
 8000b98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b9c:	f7ff fff4 	bl	8000b88 <__aeabi_cdcmpeq>
 8000ba0:	bf0c      	ite	eq
 8000ba2:	2001      	moveq	r0, #1
 8000ba4:	2000      	movne	r0, #0
 8000ba6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000baa:	bf00      	nop

08000bac <__aeabi_dcmplt>:
 8000bac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb0:	f7ff ffea 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bb4:	bf34      	ite	cc
 8000bb6:	2001      	movcc	r0, #1
 8000bb8:	2000      	movcs	r0, #0
 8000bba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_dcmple>:
 8000bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc4:	f7ff ffe0 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bc8:	bf94      	ite	ls
 8000bca:	2001      	movls	r0, #1
 8000bcc:	2000      	movhi	r0, #0
 8000bce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_dcmpge>:
 8000bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd8:	f7ff ffce 	bl	8000b78 <__aeabi_cdrcmple>
 8000bdc:	bf94      	ite	ls
 8000bde:	2001      	movls	r0, #1
 8000be0:	2000      	movhi	r0, #0
 8000be2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be6:	bf00      	nop

08000be8 <__aeabi_dcmpgt>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff ffc4 	bl	8000b78 <__aeabi_cdrcmple>
 8000bf0:	bf34      	ite	cc
 8000bf2:	2001      	movcc	r0, #1
 8000bf4:	2000      	movcs	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmpun>:
 8000bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x10>
 8000c06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c0a:	d10a      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x20>
 8000c16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0001 	mov.w	r0, #1
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2iz>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c30:	d215      	bcs.n	8000c5e <__aeabi_d2iz+0x36>
 8000c32:	d511      	bpl.n	8000c58 <__aeabi_d2iz+0x30>
 8000c34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c3c:	d912      	bls.n	8000c64 <__aeabi_d2iz+0x3c>
 8000c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c62:	d105      	bne.n	8000c70 <__aeabi_d2iz+0x48>
 8000c64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	bf08      	it	eq
 8000c6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <LEDMenu_Init>:
/*
 * Menu functions
 */

void LEDMenu_Init(LCD2004_I2C *lcd)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	// Start config with all off
	// TODO: save & load config for restarts
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e015      	b.n	8000fb6 <LEDMenu_Init+0x3a>
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73bb      	strb	r3, [r7, #14]
 8000f8e:	e00c      	b.n	8000faa <LEDMenu_Init+0x2e>
			LEDStrips_Config[i][j] = LEDCONFIG_OFF;
 8000f90:	7bfa      	ldrb	r2, [r7, #15]
 8000f92:	7bb9      	ldrb	r1, [r7, #14]
 8000f94:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <LEDMenu_Init+0x6c>)
 8000f96:	4613      	mov	r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4403      	add	r3, r0
 8000f9e:	440b      	add	r3, r1
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d9ef      	bls.n	8000f90 <LEDMenu_Init+0x14>
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d9e6      	bls.n	8000f8a <LEDMenu_Init+0xe>

	LEDSelectionMenu_State = LEDMENU_START;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <LEDMenu_Init+0x70>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
	LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	705a      	strb	r2, [r3, #1]
	LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	709a      	strb	r2, [r3, #2]
	LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8000fce:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	70da      	strb	r2, [r3, #3]

	LEDMenu_StatusFlags = 0;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <LEDMenu_Init+0x78>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]

	LEDMenu_UpdateDisplay(lcd);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 f960 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200002f4 	.word	0x200002f4
 8000fec:	200002fd 	.word	0x200002fd
 8000ff0:	20000324 	.word	0x20000324
 8000ff4:	200002f0 	.word	0x200002f0

08000ff8 <LEDMenu_UpdateState>:

void LEDMenu_UpdateState(LEDMenu_ButtonAction action, LCD2004_I2C *lcd)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
	switch (action)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b02      	cmp	r3, #2
 8001008:	f000 80d5 	beq.w	80011b6 <LEDMenu_UpdateState+0x1be>
 800100c:	2b02      	cmp	r3, #2
 800100e:	f300 8113 	bgt.w	8001238 <LEDMenu_UpdateState+0x240>
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <LEDMenu_UpdateState+0x24>
 8001016:	2b01      	cmp	r3, #1
 8001018:	d025      	beq.n	8001066 <LEDMenu_UpdateState+0x6e>
 800101a:	e10d      	b.n	8001238 <LEDMenu_UpdateState+0x240>
	{
	case LEDMENU_BTN_BACK: // Go back to previous menu
	{
		switch (LEDSelectionMenu_State)
 800101c:	4b92      	ldr	r3, [pc, #584]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b03      	cmp	r3, #3
 8001022:	d817      	bhi.n	8001054 <LEDMenu_UpdateState+0x5c>
 8001024:	a201      	add	r2, pc, #4	; (adr r2, 800102c <LEDMenu_UpdateState+0x34>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	0800105d 	.word	0x0800105d
 8001030:	0800103d 	.word	0x0800103d
 8001034:	08001045 	.word	0x08001045
 8001038:	0800104d 	.word	0x0800104d

			// cant go back from start state -> do nothing

			break;
		case LEDMENU_STRIP_SELECTION:
			LEDSelectionMenu_State = LEDMENU_START;
 800103c:	4b8a      	ldr	r3, [pc, #552]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
			break;
 8001042:	e00c      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_COLOR_SELECTION:
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 8001044:	4b88      	ldr	r3, [pc, #544]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
			break;
 800104a:	e008      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_CONFIG_SELECTION:
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800104c:	4b86      	ldr	r3, [pc, #536]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800104e:	2202      	movs	r2, #2
 8001050:	701a      	strb	r2, [r3, #0]
			break;
 8001052:	e004      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_NUM:
		default:
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 8001054:	4b84      	ldr	r3, [pc, #528]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
			break;
 800105a:	e000      	b.n	800105e <LEDMenu_UpdateState+0x66>
			break;
 800105c:	bf00      	nop
		}

		LCD_Clear(lcd);
 800105e:	6838      	ldr	r0, [r7, #0]
 8001060:	f002 fb70 	bl	8003744 <LCD_Clear>

		break;
 8001064:	e0f8      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_SELECT: // select current item, remember selection and go to next menu
	{
		switch (LEDSelectionMenu_State)
 8001066:	4b80      	ldr	r3, [pc, #512]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b03      	cmp	r3, #3
 800106c:	f200 809b 	bhi.w	80011a6 <LEDMenu_UpdateState+0x1ae>
 8001070:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <LEDMenu_UpdateState+0x80>)
 8001072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001076:	bf00      	nop
 8001078:	08001089 	.word	0x08001089
 800107c:	08001097 	.word	0x08001097
 8001080:	080010a5 	.word	0x080010a5
 8001084:	080010ad 	.word	0x080010ad
		{
		case LEDMENU_START:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <LEDMenu_UpdateState+0x274>)
 800108a:	2200      	movs	r2, #0
 800108c:	705a      	strb	r2, [r3, #1]
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 800108e:	4b76      	ldr	r3, [pc, #472]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
			break;
 8001094:	e08b      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001096:	4b75      	ldr	r3, [pc, #468]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001098:	2200      	movs	r2, #0
 800109a:	709a      	strb	r2, [r3, #2]
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800109c:	4b72      	ldr	r3, [pc, #456]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800109e:	2202      	movs	r2, #2
 80010a0:	701a      	strb	r2, [r3, #0]
			break;
 80010a2:	e084      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			//LEDSelectionMenu_Memory[LEDMENU_INPUT_SELECTION] = 0;
			LEDSelectionMenu_State = LEDMENU_CONFIG_SELECTION;
 80010a4:	4b70      	ldr	r3, [pc, #448]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80010a6:	2203      	movs	r2, #3
 80010a8:	701a      	strb	r2, [r3, #0]
			break;
 80010aa:	e080      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			// save selection result in led strip config
			uint8_t Selection_Strip = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80010ac:	4b6f      	ldr	r3, [pc, #444]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ae:	785b      	ldrb	r3, [r3, #1]
 80010b0:	73fb      	strb	r3, [r7, #15]
			uint8_t Selection_Color = LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION];
 80010b2:	4b6e      	ldr	r3, [pc, #440]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010b4:	789b      	ldrb	r3, [r3, #2]
 80010b6:	73bb      	strb	r3, [r7, #14]
			uint8_t Selection_Config = LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION];
 80010b8:	4b6c      	ldr	r3, [pc, #432]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ba:	78db      	ldrb	r3, [r3, #3]
 80010bc:	737b      	strb	r3, [r7, #13]

			LEDStrips_Config[Selection_Strip][Selection_Color] = Selection_Config;
 80010be:	7bfa      	ldrb	r2, [r7, #15]
 80010c0:	7bb9      	ldrb	r1, [r7, #14]
 80010c2:	486b      	ldr	r0, [pc, #428]	; (8001270 <LEDMenu_UpdateState+0x278>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	4403      	add	r3, r0
 80010cc:	440b      	add	r3, r1
 80010ce:	7b7a      	ldrb	r2, [r7, #13]
 80010d0:	701a      	strb	r2, [r3, #0]
			LEDStrips_Update();
 80010d2:	f000 fb11 	bl	80016f8 <LEDStrips_Update>

			LEDMenu_StatusFlags |= LEDMENU_FLAG_STATECHANGE;
 80010d6:	4b67      	ldr	r3, [pc, #412]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010e2:	701a      	strb	r2, [r3, #0]

			sprintf(USB_TxBuffer, "led config changed: strip %s %s -> %s\r\n", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color], LED_ConfigNames[Selection_Config]);
 80010e4:	7bfa      	ldrb	r2, [r7, #15]
 80010e6:	4613      	mov	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	4a62      	ldr	r2, [pc, #392]	; (8001278 <LEDMenu_UpdateState+0x280>)
 80010ee:	1899      	adds	r1, r3, r2
 80010f0:	7bba      	ldrb	r2, [r7, #14]
 80010f2:	4613      	mov	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	4413      	add	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4a60      	ldr	r2, [pc, #384]	; (800127c <LEDMenu_UpdateState+0x284>)
 80010fc:	1898      	adds	r0, r3, r2
 80010fe:	7b7a      	ldrb	r2, [r7, #13]
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	4a5e      	ldr	r2, [pc, #376]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001108:	4413      	add	r3, r2
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	4603      	mov	r3, r0
 800110e:	460a      	mov	r2, r1
 8001110:	495c      	ldr	r1, [pc, #368]	; (8001284 <LEDMenu_UpdateState+0x28c>)
 8001112:	485d      	ldr	r0, [pc, #372]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001114:	f00f fb68 	bl	80107e8 <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8001118:	485b      	ldr	r0, [pc, #364]	; (8001288 <LEDMenu_UpdateState+0x290>)
 800111a:	f000 fdf3 	bl	8001d04 <USB_PrintDebug>

			// output changed config
			LCD_Clear(lcd);
 800111e:	6838      	ldr	r0, [r7, #0]
 8001120:	f002 fb10 	bl	8003744 <LCD_Clear>
			LCD_DisplayStringLineCentered2(lcd, "New config:", 0);
 8001124:	2200      	movs	r2, #0
 8001126:	4959      	ldr	r1, [pc, #356]	; (800128c <LEDMenu_UpdateState+0x294>)
 8001128:	6838      	ldr	r0, [r7, #0]
 800112a:	f002 fa9c 	bl	8003666 <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "%s %s", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color]);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001134:	7bfa      	ldrb	r2, [r7, #15]
 8001136:	4613      	mov	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	4a4e      	ldr	r2, [pc, #312]	; (8001278 <LEDMenu_UpdateState+0x280>)
 800113e:	1899      	adds	r1, r3, r2
 8001140:	7bba      	ldrb	r2, [r7, #14]
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	4a4c      	ldr	r2, [pc, #304]	; (800127c <LEDMenu_UpdateState+0x284>)
 800114c:	4413      	add	r3, r2
 800114e:	460a      	mov	r2, r1
 8001150:	494f      	ldr	r1, [pc, #316]	; (8001290 <LEDMenu_UpdateState+0x298>)
 8001152:	f00f fb49 	bl	80107e8 <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 2);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	3355      	adds	r3, #85	; 0x55
 800115a:	2202      	movs	r2, #2
 800115c:	4619      	mov	r1, r3
 800115e:	6838      	ldr	r0, [r7, #0]
 8001160:	f002 fa81 	bl	8003666 <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "=> %s", LED_ConfigNames[Selection_Config]);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800116a:	7b7a      	ldrb	r2, [r7, #13]
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	4a43      	ldr	r2, [pc, #268]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001174:	4413      	add	r3, r2
 8001176:	461a      	mov	r2, r3
 8001178:	4946      	ldr	r1, [pc, #280]	; (8001294 <LEDMenu_UpdateState+0x29c>)
 800117a:	f00f fb35 	bl	80107e8 <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 3);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	3355      	adds	r3, #85	; 0x55
 8001182:	2203      	movs	r2, #3
 8001184:	4619      	mov	r1, r3
 8001186:	6838      	ldr	r0, [r7, #0]
 8001188:	f002 fa6d 	bl	8003666 <LCD_DisplayStringLineCentered2>

			// let update message stay on lcd for 5 sec, then discard any button events that happened during waiting time
			HAL_Delay(3000);
 800118c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001190:	f002 fb90 	bl	80038b4 <HAL_Delay>
			Buttons_ResetFlags();
 8001194:	f001 fb0a 	bl	80027ac <Buttons_ResetFlags>
			LCD_TimeoutCounter = 0;
 8001198:	4b3f      	ldr	r3, [pc, #252]	; (8001298 <LEDMenu_UpdateState+0x2a0>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]

			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800119e:	4b32      	ldr	r3, [pc, #200]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a0:	2202      	movs	r2, #2
 80011a2:	701a      	strb	r2, [r3, #0]
			break;
 80011a4:	e003      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}
		case LEDMENU_NUM:
		default:
		{
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
			break;
 80011ac:	bf00      	nop
		}
		}

		LCD_Clear(lcd);
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	f002 fac8 	bl	8003744 <LCD_Clear>

		break;
 80011b4:	e050      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NEXTITEM: // select next possible item in current menu
	{
		switch (LEDSelectionMenu_State)
 80011b6:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d834      	bhi.n	8001228 <LEDMenu_UpdateState+0x230>
 80011be:	a201      	add	r2, pc, #4	; (adr r2, 80011c4 <LEDMenu_UpdateState+0x1cc>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	08001229 	.word	0x08001229
 80011c8:	080011d5 	.word	0x080011d5
 80011cc:	080011f1 	.word	0x080011f1
 80011d0:	0800120d 	.word	0x0800120d

			break;

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]++;
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011d6:	785b      	ldrb	r3, [r3, #1]
 80011d8:	3301      	adds	r3, #1
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011de:	705a      	strb	r2, [r3, #1]

			if (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] >= LED_NUM_STRIPS)
 80011e0:	4b22      	ldr	r3, [pc, #136]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d921      	bls.n	800122c <LEDMenu_UpdateState+0x234>
				LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	705a      	strb	r2, [r3, #1]

			break;
 80011ee:	e01d      	b.n	800122c <LEDMenu_UpdateState+0x234>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]++;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fa:	709a      	strb	r2, [r3, #2]

			if (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] >= LED_NUM_COLORS)
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fe:	789b      	ldrb	r3, [r3, #2]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d915      	bls.n	8001230 <LEDMenu_UpdateState+0x238>
				LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001206:	2200      	movs	r2, #0
 8001208:	709a      	strb	r2, [r3, #2]

			break;
 800120a:	e011      	b.n	8001230 <LEDMenu_UpdateState+0x238>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION]++;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <LEDMenu_UpdateState+0x274>)
 800120e:	78db      	ldrb	r3, [r3, #3]
 8001210:	3301      	adds	r3, #1
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001216:	70da      	strb	r2, [r3, #3]

			if (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] >= LEDCONFIG_NUM)
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <LEDMenu_UpdateState+0x274>)
 800121a:	78db      	ldrb	r3, [r3, #3]
 800121c:	2b04      	cmp	r3, #4
 800121e:	d909      	bls.n	8001234 <LEDMenu_UpdateState+0x23c>
				LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001222:	2200      	movs	r2, #0
 8001224:	70da      	strb	r2, [r3, #3]
			break;
 8001226:	e005      	b.n	8001234 <LEDMenu_UpdateState+0x23c>
		}

		case LEDMENU_NUM:
		default:
			// nothing to do / select
			break;
 8001228:	bf00      	nop
 800122a:	e015      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 800122c:	bf00      	nop
 800122e:	e013      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001230:	bf00      	nop
 8001232:	e011      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001234:	bf00      	nop
		}

		break;
 8001236:	e00f      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NUM:
	default:
	{
		sprintf(USB_TxBuffer, "invalid btn action: %x\r\n", action);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	461a      	mov	r2, r3
 800123c:	4917      	ldr	r1, [pc, #92]	; (800129c <LEDMenu_UpdateState+0x2a4>)
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001240:	f00f fad2 	bl	80107e8 <siprintf>
		CDC_Transmit_FS((uint8_t*) USB_TxBuffer, strlen(USB_TxBuffer));
 8001244:	4810      	ldr	r0, [pc, #64]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001246:	f7ff f82b 	bl	80002a0 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29b      	uxth	r3, r3
 800124e:	4619      	mov	r1, r3
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001252:	f00d f9f1 	bl	800e638 <CDC_Transmit_FS>
		break;
 8001256:	bf00      	nop
	}
	}

	LEDMenu_UpdateDisplay(lcd);
 8001258:	6838      	ldr	r0, [r7, #0]
 800125a:	f000 f821 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200002fd 	.word	0x200002fd
 800126c:	20000324 	.word	0x20000324
 8001270:	200002f4 	.word	0x200002f4
 8001274:	200002f0 	.word	0x200002f0
 8001278:	08012ef8 	.word	0x08012ef8
 800127c:	08012f20 	.word	0x08012f20
 8001280:	08012f34 	.word	0x08012f34
 8001284:	08012cf0 	.word	0x08012cf0
 8001288:	20010438 	.word	0x20010438
 800128c:	08012d18 	.word	0x08012d18
 8001290:	08012d24 	.word	0x08012d24
 8001294:	08012d2c 	.word	0x08012d2c
 8001298:	2001063c 	.word	0x2001063c
 800129c:	08012d34 	.word	0x08012d34

080012a0 <LEDMenu_UpdateDisplay>:

void LEDMenu_UpdateDisplay(LCD2004_I2C *lcd)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

	switch (LEDSelectionMenu_State)
 80012a8:	4bb9      	ldr	r3, [pc, #740]	; (8001590 <LEDMenu_UpdateDisplay+0x2f0>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	f200 815d 	bhi.w	800156c <LEDMenu_UpdateDisplay+0x2cc>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <LEDMenu_UpdateDisplay+0x18>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012c9 	.word	0x080012c9
 80012bc:	080012ef 	.word	0x080012ef
 80012c0:	08001379 	.word	0x08001379
 80012c4:	080014a1 	.word	0x080014a1
	{
	case LEDMENU_START:
		LCD_Clear(lcd);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f002 fa3b 	bl	8003744 <LCD_Clear>
		LCD_DisplayStringLineCentered2(lcd, "LED Config", 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	49b0      	ldr	r1, [pc, #704]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f002 f9c7 	bl	8003666 <LCD_DisplayStringLineCentered2>

		LCD_DisplayStringLineCentered2(lcd, "Press Select to", 2);
 80012d8:	2202      	movs	r2, #2
 80012da:	49af      	ldr	r1, [pc, #700]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f002 f9c2 	bl	8003666 <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "start configuration", 3);
 80012e2:	2203      	movs	r2, #3
 80012e4:	49ad      	ldr	r1, [pc, #692]	; (800159c <LEDMenu_UpdateDisplay+0x2fc>)
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f002 f9bd 	bl	8003666 <LCD_DisplayStringLineCentered2>
		break;
 80012ec:	e14c      	b.n	8001588 <LEDMenu_UpdateDisplay+0x2e8>

	case LEDMENU_STRIP_SELECTION:
		// print selection list

		LCD_DisplayStringLineCentered2(lcd, "Select Strip:", 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	49ab      	ldr	r1, [pc, #684]	; (80015a0 <LEDMenu_UpdateDisplay+0x300>)
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f002 f9b7 	bl	8003666 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	e02f      	b.n	800135e <LEDMenu_UpdateDisplay+0xbe>
		{
			int8_t stripNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] + menuNr - 1 + LED_NUM_STRIPS) % LED_NUM_STRIPS;
 80012fe:	4ba9      	ldr	r3, [pc, #676]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 8001300:	785b      	ldrb	r3, [r3, #1]
 8001302:	461a      	mov	r2, r3
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	4413      	add	r3, r2
 8001308:	1c9a      	adds	r2, r3, #2
 800130a:	4ba7      	ldr	r3, [pc, #668]	; (80015a8 <LEDMenu_UpdateDisplay+0x308>)
 800130c:	fb83 3102 	smull	r3, r1, r3, r2
 8001310:	17d3      	asrs	r3, r2, #31
 8001312:	1ac9      	subs	r1, r1, r3
 8001314:	460b      	mov	r3, r1
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	440b      	add	r3, r1
 800131a:	1ad1      	subs	r1, r2, r3
 800131c:	460b      	mov	r3, r1
 800131e:	727b      	strb	r3, [r7, #9]
			sprintf(lcd->printBuffer, "%s    ", LED_StripNames_Long[stripNamesIndex]);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001326:	f997 2009 	ldrsb.w	r2, [r7, #9]
 800132a:	4613      	mov	r3, r2
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	4413      	add	r3, r2
 8001330:	4a9e      	ldr	r2, [pc, #632]	; (80015ac <LEDMenu_UpdateDisplay+0x30c>)
 8001332:	4413      	add	r3, r2
 8001334:	461a      	mov	r2, r3
 8001336:	499e      	ldr	r1, [pc, #632]	; (80015b0 <LEDMenu_UpdateDisplay+0x310>)
 8001338:	f00f fa56 	bl	80107e8 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 6);
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	3301      	adds	r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2206      	movs	r2, #6
 8001344:	4619      	mov	r1, r3
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f002 f9ad 	bl	80036a6 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3355      	adds	r3, #85	; 0x55
 8001350:	4619      	mov	r1, r3
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f002 f939 	bl	80035ca <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	3301      	adds	r3, #1
 800135c:	73fb      	strb	r3, [r7, #15]
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d9cc      	bls.n	80012fe <LEDMenu_UpdateDisplay+0x5e>
		}

		LCD_SetCursor(lcd, 2, 2);
 8001364:	2202      	movs	r2, #2
 8001366:	2102      	movs	r1, #2
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f002 f99c 	bl	80036a6 <LCD_SetCursor>
		LCD_DisplayString2(lcd, "->");
 800136e:	4991      	ldr	r1, [pc, #580]	; (80015b4 <LEDMenu_UpdateDisplay+0x314>)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f002 f92a 	bl	80035ca <LCD_DisplayString2>

		break;
 8001376:	e107      	b.n	8001588 <LEDMenu_UpdateDisplay+0x2e8>

	case LEDMENU_COLOR_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Color:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800137e:	4b89      	ldr	r3, [pc, #548]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 8001380:	785b      	ldrb	r3, [r3, #1]
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4a8c      	ldr	r2, [pc, #560]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 8001386:	4413      	add	r3, r2
 8001388:	461a      	mov	r2, r3
 800138a:	498c      	ldr	r1, [pc, #560]	; (80015bc <LEDMenu_UpdateDisplay+0x31c>)
 800138c:	f00f fa2c 	bl	80107e8 <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3355      	adds	r3, #85	; 0x55
 8001394:	2200      	movs	r2, #0
 8001396:	4619      	mov	r1, r3
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f002 f964 	bl	8003666 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 800139e:	2300      	movs	r3, #0
 80013a0:	73bb      	strb	r3, [r7, #14]
 80013a2:	e062      	b.n	800146a <LEDMenu_UpdateDisplay+0x1ca>
		{
			int8_t colorNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] + menuNr - 1 + LED_NUM_COLORS) % LED_NUM_COLORS;
 80013a4:	4b7f      	ldr	r3, [pc, #508]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80013a6:	789b      	ldrb	r3, [r3, #2]
 80013a8:	461a      	mov	r2, r3
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	4413      	add	r3, r2
 80013ae:	1c9a      	adds	r2, r3, #2
 80013b0:	4b7d      	ldr	r3, [pc, #500]	; (80015a8 <LEDMenu_UpdateDisplay+0x308>)
 80013b2:	fb83 3102 	smull	r3, r1, r3, r2
 80013b6:	17d3      	asrs	r3, r2, #31
 80013b8:	1ac9      	subs	r1, r1, r3
 80013ba:	460b      	mov	r3, r1
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	440b      	add	r3, r1
 80013c0:	1ad1      	subs	r1, r2, r3
 80013c2:	460b      	mov	r3, r1
 80013c4:	72fb      	strb	r3, [r7, #11]

			uint8_t stripIndex = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80013c6:	4b77      	ldr	r3, [pc, #476]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80013c8:	785b      	ldrb	r3, [r3, #1]
 80013ca:	72bb      	strb	r3, [r7, #10]

			sprintf(lcd->printBuffer, "%s     ", LED_ColorNames_Long[colorNamesIndex]);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80013d2:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80013d6:	4613      	mov	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	4a78      	ldr	r2, [pc, #480]	; (80015c0 <LEDMenu_UpdateDisplay+0x320>)
 80013e0:	4413      	add	r3, r2
 80013e2:	461a      	mov	r2, r3
 80013e4:	4977      	ldr	r1, [pc, #476]	; (80015c4 <LEDMenu_UpdateDisplay+0x324>)
 80013e6:	f00f f9ff 	bl	80107e8 <siprintf>

			LCD_SetCursor(lcd, menuNr + 1, 8);
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	3301      	adds	r3, #1
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2208      	movs	r2, #8
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f002 f956 	bl	80036a6 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3355      	adds	r3, #85	; 0x55
 80013fe:	4619      	mov	r1, r3
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f002 f8e2 	bl	80035ca <LCD_DisplayString2>

			sprintf(lcd->printBuffer, "(%s)", LED_ConfigNames[LEDStrips_Config[stripIndex][colorNamesIndex]]);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800140c:	7aba      	ldrb	r2, [r7, #10]
 800140e:	f997 100b 	ldrsb.w	r1, [r7, #11]
 8001412:	4c6d      	ldr	r4, [pc, #436]	; (80015c8 <LEDMenu_UpdateDisplay+0x328>)
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	4423      	add	r3, r4
 800141c:	440b      	add	r3, r1
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	4a68      	ldr	r2, [pc, #416]	; (80015cc <LEDMenu_UpdateDisplay+0x32c>)
 800142a:	4413      	add	r3, r2
 800142c:	461a      	mov	r2, r3
 800142e:	4968      	ldr	r1, [pc, #416]	; (80015d0 <LEDMenu_UpdateDisplay+0x330>)
 8001430:	f00f f9da 	bl	80107e8 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 20 - strlen(lcd->printBuffer));
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	3301      	adds	r3, #1
 8001438:	b2dc      	uxtb	r4, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3355      	adds	r3, #85	; 0x55
 800143e:	4618      	mov	r0, r3
 8001440:	f7fe ff2e 	bl	80002a0 <strlen>
 8001444:	4603      	mov	r3, r0
 8001446:	b2db      	uxtb	r3, r3
 8001448:	f1c3 0314 	rsb	r3, r3, #20
 800144c:	b2db      	uxtb	r3, r3
 800144e:	461a      	mov	r2, r3
 8001450:	4621      	mov	r1, r4
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f002 f927 	bl	80036a6 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3355      	adds	r3, #85	; 0x55
 800145c:	4619      	mov	r1, r3
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f002 f8b3 	bl	80035ca <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001464:	7bbb      	ldrb	r3, [r7, #14]
 8001466:	3301      	adds	r3, #1
 8001468:	73bb      	strb	r3, [r7, #14]
 800146a:	7bbb      	ldrb	r3, [r7, #14]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d999      	bls.n	80013a4 <LEDMenu_UpdateDisplay+0x104>
		}

		sprintf(lcd->printBuffer, "%s->", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001476:	4b4b      	ldr	r3, [pc, #300]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 8001478:	785b      	ldrb	r3, [r3, #1]
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4a4e      	ldr	r2, [pc, #312]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 800147e:	4413      	add	r3, r2
 8001480:	461a      	mov	r2, r3
 8001482:	4954      	ldr	r1, [pc, #336]	; (80015d4 <LEDMenu_UpdateDisplay+0x334>)
 8001484:	f00f f9b0 	bl	80107e8 <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 8001488:	2200      	movs	r2, #0
 800148a:	2102      	movs	r1, #2
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f002 f90a 	bl	80036a6 <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	3355      	adds	r3, #85	; 0x55
 8001496:	4619      	mov	r1, r3
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f002 f896 	bl	80035ca <LCD_DisplayString2>

		break;
 800149e:	e073      	b.n	8001588 <LEDMenu_UpdateDisplay+0x2e8>

	case LEDMENU_CONFIG_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Input:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80014a6:	4b3f      	ldr	r3, [pc, #252]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4a42      	ldr	r2, [pc, #264]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 80014ae:	4413      	add	r3, r2
 80014b0:	461a      	mov	r2, r3
 80014b2:	4949      	ldr	r1, [pc, #292]	; (80015d8 <LEDMenu_UpdateDisplay+0x338>)
 80014b4:	f00f f998 	bl	80107e8 <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	3355      	adds	r3, #85	; 0x55
 80014bc:	2200      	movs	r2, #0
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f002 f8d0 	bl	8003666 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	737b      	strb	r3, [r7, #13]
 80014ca:	e030      	b.n	800152e <LEDMenu_UpdateDisplay+0x28e>
		{
			int8_t configNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] + menuNr - 1 + LEDCONFIG_NUM) % LEDCONFIG_NUM;
 80014cc:	4b35      	ldr	r3, [pc, #212]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80014ce:	78db      	ldrb	r3, [r3, #3]
 80014d0:	461a      	mov	r2, r3
 80014d2:	7b7b      	ldrb	r3, [r7, #13]
 80014d4:	4413      	add	r3, r2
 80014d6:	1d1a      	adds	r2, r3, #4
 80014d8:	4b40      	ldr	r3, [pc, #256]	; (80015dc <LEDMenu_UpdateDisplay+0x33c>)
 80014da:	fb83 1302 	smull	r1, r3, r3, r2
 80014de:	1059      	asrs	r1, r3, #1
 80014e0:	17d3      	asrs	r3, r2, #31
 80014e2:	1ac9      	subs	r1, r1, r3
 80014e4:	460b      	mov	r3, r1
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	1ad1      	subs	r1, r2, r3
 80014ec:	460b      	mov	r3, r1
 80014ee:	733b      	strb	r3, [r7, #12]
			sprintf(lcd->printBuffer, "%s   ", LED_ConfigNames[configNamesIndex]);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80014f6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80014fa:	4613      	mov	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	4a32      	ldr	r2, [pc, #200]	; (80015cc <LEDMenu_UpdateDisplay+0x32c>)
 8001502:	4413      	add	r3, r2
 8001504:	461a      	mov	r2, r3
 8001506:	4936      	ldr	r1, [pc, #216]	; (80015e0 <LEDMenu_UpdateDisplay+0x340>)
 8001508:	f00f f96e 	bl	80107e8 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 8);
 800150c:	7b7b      	ldrb	r3, [r7, #13]
 800150e:	3301      	adds	r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2208      	movs	r2, #8
 8001514:	4619      	mov	r1, r3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f002 f8c5 	bl	80036a6 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3355      	adds	r3, #85	; 0x55
 8001520:	4619      	mov	r1, r3
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f002 f851 	bl	80035ca <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001528:	7b7b      	ldrb	r3, [r7, #13]
 800152a:	3301      	adds	r3, #1
 800152c:	737b      	strb	r3, [r7, #13]
 800152e:	7b7b      	ldrb	r3, [r7, #13]
 8001530:	2b02      	cmp	r3, #2
 8001532:	d9cb      	bls.n	80014cc <LEDMenu_UpdateDisplay+0x22c>
		}

		sprintf(lcd->printBuffer, "%s->", LED_ColorNames_Long[LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]]);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800153a:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 800153c:	789b      	ldrb	r3, [r3, #2]
 800153e:	461a      	mov	r2, r3
 8001540:	4613      	mov	r3, r2
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	4413      	add	r3, r2
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	4a1d      	ldr	r2, [pc, #116]	; (80015c0 <LEDMenu_UpdateDisplay+0x320>)
 800154a:	4413      	add	r3, r2
 800154c:	461a      	mov	r2, r3
 800154e:	4921      	ldr	r1, [pc, #132]	; (80015d4 <LEDMenu_UpdateDisplay+0x334>)
 8001550:	f00f f94a 	bl	80107e8 <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 8001554:	2200      	movs	r2, #0
 8001556:	2102      	movs	r1, #2
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f002 f8a4 	bl	80036a6 <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3355      	adds	r3, #85	; 0x55
 8001562:	4619      	mov	r1, r3
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f002 f830 	bl	80035ca <LCD_DisplayString2>

		break;
 800156a:	e00d      	b.n	8001588 <LEDMenu_UpdateDisplay+0x2e8>

	case LEDMENU_NUM:
	default:
		// invalid menu title
		LCD_Clear(lcd);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f002 f8e9 	bl	8003744 <LCD_Clear>

		LCD_DisplayStringLineCentered2(lcd, "invalid state!", 1);
 8001572:	2201      	movs	r2, #1
 8001574:	491b      	ldr	r1, [pc, #108]	; (80015e4 <LEDMenu_UpdateDisplay+0x344>)
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f002 f875 	bl	8003666 <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "press Select", 2);
 800157c:	2202      	movs	r2, #2
 800157e:	491a      	ldr	r1, [pc, #104]	; (80015e8 <LEDMenu_UpdateDisplay+0x348>)
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f002 f870 	bl	8003666 <LCD_DisplayStringLineCentered2>

		break;
 8001586:	bf00      	nop
	}
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}
 8001590:	200002fd 	.word	0x200002fd
 8001594:	08012d50 	.word	0x08012d50
 8001598:	08012d5c 	.word	0x08012d5c
 800159c:	08012d6c 	.word	0x08012d6c
 80015a0:	08012d80 	.word	0x08012d80
 80015a4:	20000324 	.word	0x20000324
 80015a8:	55555556 	.word	0x55555556
 80015ac:	08012ef8 	.word	0x08012ef8
 80015b0:	08012d90 	.word	0x08012d90
 80015b4:	08012d98 	.word	0x08012d98
 80015b8:	08012f14 	.word	0x08012f14
 80015bc:	08012d9c 	.word	0x08012d9c
 80015c0:	08012f20 	.word	0x08012f20
 80015c4:	08012db0 	.word	0x08012db0
 80015c8:	200002f4 	.word	0x200002f4
 80015cc:	08012f34 	.word	0x08012f34
 80015d0:	08012db8 	.word	0x08012db8
 80015d4:	08012dc0 	.word	0x08012dc0
 80015d8:	08012dc8 	.word	0x08012dc8
 80015dc:	66666667 	.word	0x66666667
 80015e0:	08012ddc 	.word	0x08012ddc
 80015e4:	08012de4 	.word	0x08012de4
 80015e8:	08012df4 	.word	0x08012df4

080015ec <LEDStrips_Update_StripColorCounter>:

/*
 * Output functions
 */
static inline void LEDStrips_Update_StripColorCounter(uint8_t strip, uint8_t color, uint32_t newVal)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	603a      	str	r2, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	460b      	mov	r3, r1
 80015fa:	71bb      	strb	r3, [r7, #6]
	*(LEDStrips_Config_Counter[strip][color]) = newVal;
 80015fc:	79fa      	ldrb	r2, [r7, #7]
 80015fe:	79b9      	ldrb	r1, [r7, #6]
 8001600:	4807      	ldr	r0, [pc, #28]	; (8001620 <LEDStrips_Update_StripColorCounter+0x34>)
 8001602:	4613      	mov	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	440b      	add	r3, r1
 800160a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	601a      	str	r2, [r3, #0]
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000300 	.word	0x20000300

08001624 <LEDStrips_Init>:

void LEDStrips_Init()
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	 *
	 * R: TIM2 CH3
	 * G: TIM3 CH4
	 * B: TIM3 CH3
	 */
	LEDStrips_Config_Counter[0][0] = &TIM2->CCR3;
 8001628:	4b25      	ldr	r3, [pc, #148]	; (80016c0 <LEDStrips_Init+0x9c>)
 800162a:	4a26      	ldr	r2, [pc, #152]	; (80016c4 <LEDStrips_Init+0xa0>)
 800162c:	601a      	str	r2, [r3, #0]
	LEDStrips_Config_Counter[0][1] = &TIM3->CCR4;
 800162e:	4b24      	ldr	r3, [pc, #144]	; (80016c0 <LEDStrips_Init+0x9c>)
 8001630:	4a25      	ldr	r2, [pc, #148]	; (80016c8 <LEDStrips_Init+0xa4>)
 8001632:	605a      	str	r2, [r3, #4]
	LEDStrips_Config_Counter[0][2] = &TIM3->CCR3;
 8001634:	4b22      	ldr	r3, [pc, #136]	; (80016c0 <LEDStrips_Init+0x9c>)
 8001636:	4a25      	ldr	r2, [pc, #148]	; (80016cc <LEDStrips_Init+0xa8>)
 8001638:	609a      	str	r2, [r3, #8]

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800163a:	2108      	movs	r1, #8
 800163c:	4824      	ldr	r0, [pc, #144]	; (80016d0 <LEDStrips_Init+0xac>)
 800163e:	f007 fbfb 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001642:	210c      	movs	r1, #12
 8001644:	4823      	ldr	r0, [pc, #140]	; (80016d4 <LEDStrips_Init+0xb0>)
 8001646:	f007 fbf7 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800164a:	2108      	movs	r1, #8
 800164c:	4821      	ldr	r0, [pc, #132]	; (80016d4 <LEDStrips_Init+0xb0>)
 800164e:	f007 fbf3 	bl	8008e38 <HAL_TIM_PWM_Start>
	 *
	 * R: TIM2 CH1
	 * G: TIM2 CH2
	 * B: TIM3 CH1
	 */
	LEDStrips_Config_Counter[1][0] = &TIM2->CCR1;
 8001652:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <LEDStrips_Init+0x9c>)
 8001654:	4a20      	ldr	r2, [pc, #128]	; (80016d8 <LEDStrips_Init+0xb4>)
 8001656:	60da      	str	r2, [r3, #12]
	LEDStrips_Config_Counter[1][1] = &TIM2->CCR2;
 8001658:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <LEDStrips_Init+0x9c>)
 800165a:	4a20      	ldr	r2, [pc, #128]	; (80016dc <LEDStrips_Init+0xb8>)
 800165c:	611a      	str	r2, [r3, #16]
	LEDStrips_Config_Counter[1][2] = &TIM3->CCR1;
 800165e:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <LEDStrips_Init+0x9c>)
 8001660:	4a1f      	ldr	r2, [pc, #124]	; (80016e0 <LEDStrips_Init+0xbc>)
 8001662:	615a      	str	r2, [r3, #20]

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001664:	2100      	movs	r1, #0
 8001666:	481a      	ldr	r0, [pc, #104]	; (80016d0 <LEDStrips_Init+0xac>)
 8001668:	f007 fbe6 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800166c:	2104      	movs	r1, #4
 800166e:	4818      	ldr	r0, [pc, #96]	; (80016d0 <LEDStrips_Init+0xac>)
 8001670:	f007 fbe2 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001674:	2100      	movs	r1, #0
 8001676:	4817      	ldr	r0, [pc, #92]	; (80016d4 <LEDStrips_Init+0xb0>)
 8001678:	f007 fbde 	bl	8008e38 <HAL_TIM_PWM_Start>
	 *
	 * R: TIM3 CH2
	 * G: TIM4 CH1
	 * B: TIM4 CH2
	 */
	LEDStrips_Config_Counter[2][0] = &TIM3->CCR2;
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <LEDStrips_Init+0x9c>)
 800167e:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <LEDStrips_Init+0xc0>)
 8001680:	619a      	str	r2, [r3, #24]
	LEDStrips_Config_Counter[2][1] = &TIM4->CCR1;
 8001682:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <LEDStrips_Init+0x9c>)
 8001684:	4a18      	ldr	r2, [pc, #96]	; (80016e8 <LEDStrips_Init+0xc4>)
 8001686:	61da      	str	r2, [r3, #28]
	LEDStrips_Config_Counter[2][2] = &TIM4->CCR2;
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <LEDStrips_Init+0x9c>)
 800168a:	4a18      	ldr	r2, [pc, #96]	; (80016ec <LEDStrips_Init+0xc8>)
 800168c:	621a      	str	r2, [r3, #32]

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800168e:	2104      	movs	r1, #4
 8001690:	4810      	ldr	r0, [pc, #64]	; (80016d4 <LEDStrips_Init+0xb0>)
 8001692:	f007 fbd1 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001696:	2100      	movs	r1, #0
 8001698:	4815      	ldr	r0, [pc, #84]	; (80016f0 <LEDStrips_Init+0xcc>)
 800169a:	f007 fbcd 	bl	8008e38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800169e:	2104      	movs	r1, #4
 80016a0:	4813      	ldr	r0, [pc, #76]	; (80016f0 <LEDStrips_Init+0xcc>)
 80016a2:	f007 fbc9 	bl	8008e38 <HAL_TIM_PWM_Start>

	LEDStrips_Config[0][0] = LEDCONFIG_PWM1;
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <LEDStrips_Init+0xd0>)
 80016a8:	2202      	movs	r2, #2
 80016aa:	701a      	strb	r2, [r3, #0]
	LEDStrips_Config[0][1] = LEDCONFIG_PWM2;
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <LEDStrips_Init+0xd0>)
 80016ae:	2203      	movs	r2, #3
 80016b0:	705a      	strb	r2, [r3, #1]
	LEDStrips_Config[0][2] = LEDCONFIG_PWM3;
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <LEDStrips_Init+0xd0>)
 80016b4:	2204      	movs	r2, #4
 80016b6:	709a      	strb	r2, [r3, #2]

	LEDStrips_Update();
 80016b8:	f000 f81e 	bl	80016f8 <LEDStrips_Update>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000300 	.word	0x20000300
 80016c4:	4000003c 	.word	0x4000003c
 80016c8:	40000440 	.word	0x40000440
 80016cc:	4000043c 	.word	0x4000043c
 80016d0:	20010648 	.word	0x20010648
 80016d4:	20010690 	.word	0x20010690
 80016d8:	40000034 	.word	0x40000034
 80016dc:	40000038 	.word	0x40000038
 80016e0:	40000434 	.word	0x40000434
 80016e4:	40000438 	.word	0x40000438
 80016e8:	40000834 	.word	0x40000834
 80016ec:	40000838 	.word	0x40000838
 80016f0:	200106d8 	.word	0x200106d8
 80016f4:	200002f4 	.word	0x200002f4

080016f8 <LEDStrips_Update>:

void LEDStrips_Update()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
	for (uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 80016fe:	2300      	movs	r3, #0
 8001700:	71fb      	strb	r3, [r7, #7]
 8001702:	e04a      	b.n	800179a <LEDStrips_Update+0xa2>
	{
		for (uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 8001704:	2300      	movs	r3, #0
 8001706:	71bb      	strb	r3, [r7, #6]
 8001708:	e041      	b.n	800178e <LEDStrips_Update+0x96>
		{
			switch (LEDStrips_Config[stripIndex][colorIndex])
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	79b9      	ldrb	r1, [r7, #6]
 800170e:	4827      	ldr	r0, [pc, #156]	; (80017ac <LEDStrips_Update+0xb4>)
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	4403      	add	r3, r0
 8001718:	440b      	add	r3, r1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b04      	cmp	r3, #4
 800171e:	d832      	bhi.n	8001786 <LEDStrips_Update+0x8e>
 8001720:	a201      	add	r2, pc, #4	; (adr r2, 8001728 <LEDStrips_Update+0x30>)
 8001722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001726:	bf00      	nop
 8001728:	0800173d 	.word	0x0800173d
 800172c:	0800174b 	.word	0x0800174b
 8001730:	0800175b 	.word	0x0800175b
 8001734:	08001769 	.word	0x08001769
 8001738:	08001777 	.word	0x08001777
			{
			case LEDCONFIG_OFF:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, 0);
 800173c:	79b9      	ldrb	r1, [r7, #6]
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	2200      	movs	r2, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff52 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001748:	e01e      	b.n	8001788 <LEDStrips_Update+0x90>
			case LEDCONFIG_ON:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MAX_PWMDC);
 800174a:	79b9      	ldrb	r1, [r7, #6]
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff ff4a 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001758:	e016      	b.n	8001788 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM1:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_LOW_PWMDC);
 800175a:	79b9      	ldrb	r1, [r7, #6]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	220a      	movs	r2, #10
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff43 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001766:	e00f      	b.n	8001788 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM2:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MID_PWMDC);
 8001768:	79b9      	ldrb	r1, [r7, #6]
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	22c8      	movs	r2, #200	; 0xc8
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff ff3c 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001774:	e008      	b.n	8001788 <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM3:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_HIGH_PWMDC);
 8001776:	79b9      	ldrb	r1, [r7, #6]
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	f240 22ee 	movw	r2, #750	; 0x2ee
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff34 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001784:	e000      	b.n	8001788 <LEDStrips_Update+0x90>
			case LEDCONFIG_NUM:
			default:
				break;
 8001786:	bf00      	nop
		for (uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 8001788:	79bb      	ldrb	r3, [r7, #6]
 800178a:	3301      	adds	r3, #1
 800178c:	71bb      	strb	r3, [r7, #6]
 800178e:	79bb      	ldrb	r3, [r7, #6]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d9ba      	bls.n	800170a <LEDStrips_Update+0x12>
	for (uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	3301      	adds	r3, #1
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b02      	cmp	r3, #2
 800179e:	d9b1      	bls.n	8001704 <LEDStrips_Update+0xc>
			}
		}
	}
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200002f4 	.word	0x200002f4

080017b0 <LEDStrips_UpdateFFT>:

void LEDStrips_UpdateFFT(uint16_t low, uint16_t mid, uint16_t high)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	80fb      	strh	r3, [r7, #6]
 80017ba:	460b      	mov	r3, r1
 80017bc:	80bb      	strh	r3, [r7, #4]
 80017be:	4613      	mov	r3, r2
 80017c0:	807b      	strh	r3, [r7, #2]
	for (uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	73fb      	strb	r3, [r7, #15]
 80017c6:	e049      	b.n	800185c <LEDStrips_UpdateFFT+0xac>
	{
		for (uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 80017c8:	2300      	movs	r3, #0
 80017ca:	73bb      	strb	r3, [r7, #14]
 80017cc:	e040      	b.n	8001850 <LEDStrips_UpdateFFT+0xa0>
		{
			switch (LEDStrips_Config[stripIndex][colorIndex])
 80017ce:	7bfa      	ldrb	r2, [r7, #15]
 80017d0:	7bb9      	ldrb	r1, [r7, #14]
 80017d2:	4826      	ldr	r0, [pc, #152]	; (800186c <LEDStrips_UpdateFFT+0xbc>)
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	4403      	add	r3, r0
 80017dc:	440b      	add	r3, r1
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d831      	bhi.n	8001848 <LEDStrips_UpdateFFT+0x98>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <LEDStrips_UpdateFFT+0x3c>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	08001801 	.word	0x08001801
 80017f0:	0800180f 	.word	0x0800180f
 80017f4:	0800181f 	.word	0x0800181f
 80017f8:	0800182d 	.word	0x0800182d
 80017fc:	0800183b 	.word	0x0800183b
			{
			case LEDCONFIG_OFF:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, 0);
 8001800:	7bb9      	ldrb	r1, [r7, #14]
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	2200      	movs	r2, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fef0 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 800180c:	e01d      	b.n	800184a <LEDStrips_UpdateFFT+0x9a>
			case LEDCONFIG_ON:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MAX_PWMDC);
 800180e:	7bb9      	ldrb	r1, [r7, #14]
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fee8 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 800181c:	e015      	b.n	800184a <LEDStrips_UpdateFFT+0x9a>
			case LEDCONFIG_PWM1:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, low);
 800181e:	88fa      	ldrh	r2, [r7, #6]
 8001820:	7bb9      	ldrb	r1, [r7, #14]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fee1 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 800182a:	e00e      	b.n	800184a <LEDStrips_UpdateFFT+0x9a>
			case LEDCONFIG_PWM2:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, mid);
 800182c:	88ba      	ldrh	r2, [r7, #4]
 800182e:	7bb9      	ldrb	r1, [r7, #14]
 8001830:	7bfb      	ldrb	r3, [r7, #15]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff feda 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001838:	e007      	b.n	800184a <LEDStrips_UpdateFFT+0x9a>
			case LEDCONFIG_PWM3:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, high);
 800183a:	887a      	ldrh	r2, [r7, #2]
 800183c:	7bb9      	ldrb	r1, [r7, #14]
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fed3 	bl	80015ec <LEDStrips_Update_StripColorCounter>
				break;
 8001846:	e000      	b.n	800184a <LEDStrips_UpdateFFT+0x9a>
			case LEDCONFIG_NUM:
			default:
				break;
 8001848:	bf00      	nop
		for (uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 800184a:	7bbb      	ldrb	r3, [r7, #14]
 800184c:	3301      	adds	r3, #1
 800184e:	73bb      	strb	r3, [r7, #14]
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d9bb      	bls.n	80017ce <LEDStrips_UpdateFFT+0x1e>
	for (uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	3301      	adds	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d9b2      	bls.n	80017c8 <LEDStrips_UpdateFFT+0x18>
			}
		}
	}
}
 8001862:	bf00      	nop
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200002f4 	.word	0x200002f4

08001870 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001876:	463b      	mov	r3, r7
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001882:	4b21      	ldr	r3, [pc, #132]	; (8001908 <MX_ADC1_Init+0x98>)
 8001884:	4a21      	ldr	r2, [pc, #132]	; (800190c <MX_ADC1_Init+0x9c>)
 8001886:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001888:	4b1f      	ldr	r3, [pc, #124]	; (8001908 <MX_ADC1_Init+0x98>)
 800188a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800188e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001890:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <MX_ADC1_Init+0x98>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <MX_ADC1_Init+0x98>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800189c:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <MX_ADC1_Init+0x98>)
 800189e:	2201      	movs	r2, #1
 80018a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <MX_ADC1_Init+0x98>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018aa:	4b17      	ldr	r3, [pc, #92]	; (8001908 <MX_ADC1_Init+0x98>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018b0:	4b15      	ldr	r3, [pc, #84]	; (8001908 <MX_ADC1_Init+0x98>)
 80018b2:	4a17      	ldr	r2, [pc, #92]	; (8001910 <MX_ADC1_Init+0xa0>)
 80018b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <MX_ADC1_Init+0x98>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <MX_ADC1_Init+0x98>)
 80018be:	2201      	movs	r2, #1
 80018c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <MX_ADC1_Init+0x98>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <MX_ADC1_Init+0x98>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018d0:	480d      	ldr	r0, [pc, #52]	; (8001908 <MX_ADC1_Init+0x98>)
 80018d2:	f002 f813 	bl	80038fc <HAL_ADC_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80018dc:	f000 ff78 	bl	80027d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018e0:	2301      	movs	r3, #1
 80018e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80018e8:	2306      	movs	r3, #6
 80018ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ec:	463b      	mov	r3, r7
 80018ee:	4619      	mov	r1, r3
 80018f0:	4805      	ldr	r0, [pc, #20]	; (8001908 <MX_ADC1_Init+0x98>)
 80018f2:	f002 f941 	bl	8003b78 <HAL_ADC_ConfigChannel>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018fc:	f000 ff68 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001900:	bf00      	nop
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000328 	.word	0x20000328
 800190c:	40012000 	.word	0x40012000
 8001910:	0f000001 	.word	0x0f000001

08001914 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	; 0x28
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a2f      	ldr	r2, [pc, #188]	; (80019f0 <HAL_ADC_MspInit+0xdc>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d158      	bne.n	80019e8 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	4b2e      	ldr	r3, [pc, #184]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	4a2d      	ldr	r2, [pc, #180]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 8001940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001944:	6453      	str	r3, [r2, #68]	; 0x44
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a26      	ldr	r2, [pc, #152]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_ADC_MspInit+0xe0>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800196e:	2302      	movs	r3, #2
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001972:	2303      	movs	r3, #3
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	4619      	mov	r1, r3
 8001980:	481d      	ldr	r0, [pc, #116]	; (80019f8 <HAL_ADC_MspInit+0xe4>)
 8001982:	f003 f8bb 	bl	8004afc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001986:	4b1d      	ldr	r3, [pc, #116]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 8001988:	4a1d      	ldr	r2, [pc, #116]	; (8001a00 <HAL_ADC_MspInit+0xec>)
 800198a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 800198e:	2200      	movs	r2, #0
 8001990:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001992:	4b1a      	ldr	r3, [pc, #104]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001998:	4b18      	ldr	r3, [pc, #96]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800199e:	4b17      	ldr	r3, [pc, #92]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019ae:	4b13      	ldr	r3, [pc, #76]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019b6:	4b11      	ldr	r3, [pc, #68]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019c4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019c6:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019cc:	480b      	ldr	r0, [pc, #44]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019ce:	f002 fc85 	bl	80042dc <HAL_DMA_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80019d8:	f000 fefa 	bl	80027d0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a07      	ldr	r2, [pc, #28]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019e0:	639a      	str	r2, [r3, #56]	; 0x38
 80019e2:	4a06      	ldr	r2, [pc, #24]	; (80019fc <HAL_ADC_MspInit+0xe8>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80019e8:	bf00      	nop
 80019ea:	3728      	adds	r7, #40	; 0x28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40012000 	.word	0x40012000
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40020000 	.word	0x40020000
 80019fc:	20000370 	.word	0x20000370
 8001a00:	40026410 	.word	0x40026410

08001a04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <MX_DMA_Init+0x4c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a0f      	ldr	r2, [pc, #60]	; (8001a50 <MX_DMA_Init+0x4c>)
 8001a14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <MX_DMA_Init+0x4c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2100      	movs	r1, #0
 8001a2a:	2038      	movs	r0, #56	; 0x38
 8001a2c:	f002 fc1f 	bl	800426e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a30:	2038      	movs	r0, #56	; 0x38
 8001a32:	f002 fc38 	bl	80042a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	2046      	movs	r0, #70	; 0x46
 8001a3c:	f002 fc17 	bl	800426e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001a40:	2046      	movs	r0, #70	; 0x46
 8001a42:	f002 fc30 	bl	80042a6 <HAL_NVIC_EnableIRQ>

}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40023800 	.word	0x40023800

08001a54 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	; 0x28
 8001a58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]
 8001a66:	60da      	str	r2, [r3, #12]
 8001a68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	4b47      	ldr	r3, [pc, #284]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a46      	ldr	r2, [pc, #280]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b44      	ldr	r3, [pc, #272]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	4b40      	ldr	r3, [pc, #256]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a3f      	ldr	r2, [pc, #252]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b3d      	ldr	r3, [pc, #244]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	4b39      	ldr	r3, [pc, #228]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a38      	ldr	r2, [pc, #224]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b36      	ldr	r3, [pc, #216]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b32      	ldr	r3, [pc, #200]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a31      	ldr	r2, [pc, #196]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b2f      	ldr	r3, [pc, #188]	; (8001b8c <MX_GPIO_Init+0x138>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ae0:	482b      	ldr	r0, [pc, #172]	; (8001b90 <MX_GPIO_Init+0x13c>)
 8001ae2:	f003 f9a7 	bl	8004e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 8001ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	4824      	ldr	r0, [pc, #144]	; (8001b90 <MX_GPIO_Init+0x13c>)
 8001b00:	f002 fffc 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b04:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b12:	f107 0314 	add.w	r3, r7, #20
 8001b16:	4619      	mov	r1, r3
 8001b18:	481d      	ldr	r0, [pc, #116]	; (8001b90 <MX_GPIO_Init+0x13c>)
 8001b1a:	f002 ffef 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ONBOARD_Pin;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4818      	ldr	r0, [pc, #96]	; (8001b94 <MX_GPIO_Init+0x140>)
 8001b32:	f002 ffe3 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001b36:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 8001b3a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4812      	ldr	r0, [pc, #72]	; (8001b94 <MX_GPIO_Init+0x140>)
 8001b4c:	f002 ffd6 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001b50:	f248 0304 	movw	r3, #32772	; 0x8004
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <MX_GPIO_Init+0x144>)
 8001b66:	f002 ffc9 	bl	8004afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN_C_Pin|BTN_B_Pin|BTN_A_Pin;
 8001b6a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	; (8001b98 <MX_GPIO_Init+0x144>)
 8001b80:	f002 ffbc 	bl	8004afc <HAL_GPIO_Init>

}
 8001b84:	bf00      	nop
 8001b86:	3728      	adds	r7, #40	; 0x28
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020800 	.word	0x40020800
 8001b94:	40020000 	.word	0x40020000
 8001b98:	40020400 	.word	0x40020400

08001b9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba0:	4b12      	ldr	r3, [pc, #72]	; (8001bec <MX_I2C1_Init+0x50>)
 8001ba2:	4a13      	ldr	r2, [pc, #76]	; (8001bf0 <MX_I2C1_Init+0x54>)
 8001ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ba6:	4b11      	ldr	r3, [pc, #68]	; (8001bec <MX_I2C1_Init+0x50>)
 8001ba8:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <MX_I2C1_Init+0x58>)
 8001baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bac:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bc6:	4b09      	ldr	r3, [pc, #36]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bd8:	4804      	ldr	r0, [pc, #16]	; (8001bec <MX_I2C1_Init+0x50>)
 8001bda:	f003 f945 	bl	8004e68 <HAL_I2C_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001be4:	f000 fdf4 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	200003d0 	.word	0x200003d0
 8001bf0:	40005400 	.word	0x40005400
 8001bf4:	000186a0 	.word	0x000186a0

08001bf8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	; 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a1d      	ldr	r2, [pc, #116]	; (8001c8c <HAL_I2C_MspInit+0x94>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d134      	bne.n	8001c84 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	4b1c      	ldr	r3, [pc, #112]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a1b      	ldr	r2, [pc, #108]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b19      	ldr	r3, [pc, #100]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c3c:	2312      	movs	r3, #18
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c44:	2303      	movs	r3, #3
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c48:	2304      	movs	r3, #4
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	4810      	ldr	r0, [pc, #64]	; (8001c94 <HAL_I2C_MspInit+0x9c>)
 8001c54:	f002 ff52 	bl	8004afc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	4a0b      	ldr	r2, [pc, #44]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c66:	6413      	str	r3, [r2, #64]	; 0x40
 8001c68:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_I2C_MspInit+0x98>)
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2100      	movs	r1, #0
 8001c78:	201f      	movs	r0, #31
 8001c7a:	f002 faf8 	bl	800426e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001c7e:	201f      	movs	r0, #31
 8001c80:	f002 fb11 	bl	80042a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c84:	bf00      	nop
 8001c86:	3728      	adds	r7, #40	; 0x28
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40005400 	.word	0x40005400
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020400 	.word	0x40020400

08001c98 <USB_PrintDebugForce>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void USB_PrintDebugForce(const char *str)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001ca4:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001ca8:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001caa:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001cae:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001cb2:	f107 000c 	add.w	r0, r7, #12
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	4911      	ldr	r1, [pc, #68]	; (8001d00 <USB_PrintDebugForce+0x68>)
 8001cba:	f00e fd95 	bl	80107e8 <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001cbe:	f107 030c 	add.w	r3, r7, #12
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe faec 	bl	80002a0 <strlen>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001cce:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001cd2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	while (CDC_Transmit_FS((uint8_t*) txTmpBuffer, length) != USBD_OK)
 8001cdc:	bf00      	nop
 8001cde:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f00c fca5 	bl	800e638 <CDC_Transmit_FS>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f4      	bne.n	8001cde <USB_PrintDebugForce+0x46>
		;
}
 8001cf4:	bf00      	nop
 8001cf6:	bf00      	nop
 8001cf8:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	08012e04 	.word	0x08012e04

08001d04 <USB_PrintDebug>:

void USB_PrintDebug(const char *str)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001d10:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001d14:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001d16:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001d1a:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001d1e:	f107 0008 	add.w	r0, r7, #8
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	491a      	ldr	r1, [pc, #104]	; (8001d90 <USB_PrintDebug+0x8c>)
 8001d26:	f00e fd5f 	bl	80107e8 <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fab6 	bl	80002a0 <strlen>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001d3a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001d3e:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	uint8_t counter = 0, result;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001d4e:	e013      	b.n	8001d78 <USB_PrintDebug+0x74>
	{
		result = CDC_Transmit_FS((uint8_t*) txTmpBuffer, length);
 8001d50:	f8b7 220c 	ldrh.w	r2, [r7, #524]	; 0x20c
 8001d54:	f107 0308 	add.w	r3, r7, #8
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f00c fc6c 	bl	800e638 <CDC_Transmit_FS>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b
		if (result == USBD_OK)
 8001d66:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d009      	beq.n	8001d82 <USB_PrintDebug+0x7e>
			break;

		counter++;
 8001d6e:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001d72:	3301      	adds	r3, #1
 8001d74:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001d78:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d9e7      	bls.n	8001d50 <USB_PrintDebug+0x4c>
		if (counter > 0)
		{

		}
	}
}
 8001d80:	e000      	b.n	8001d84 <USB_PrintDebug+0x80>
			break;
 8001d82:	bf00      	nop
}
 8001d84:	bf00      	nop
 8001d86:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	08012e04 	.word	0x08012e04

08001d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	b0c5      	sub	sp, #276	; 0x114
 8001d98:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d9a:	f001 fd19 	bl	80037d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d9e:	f000 faf1 	bl	8002384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da2:	f7ff fe57 	bl	8001a54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001da6:	f7ff fe2d 	bl	8001a04 <MX_DMA_Init>
  MX_ADC1_Init();
 8001daa:	f7ff fd61 	bl	8001870 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001dae:	f000 fe7d 	bl	8002aac <MX_TIM2_Init>
  MX_TIM3_Init();
 8001db2:	f000 ff07 	bl	8002bc4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001db6:	f000 ff9d 	bl	8002cf4 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8001dba:	f00c fb7f 	bl	800e4bc <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8001dbe:	f7ff feed 	bl	8001b9c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001dc2:	f001 f93b 	bl	800303c <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8001dc6:	f000 fffb 	bl	8002dc0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	/*
	 * USB Transmission safety stuff
	 */
	USB_TxBuffer[USB_TX_BUFFERSIZE - 1] = 0;
 8001dca:	4bcc      	ldr	r3, [pc, #816]	; (80020fc <main+0x368>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff

	/*
	 * FFT Buffers and Instance
	 */
	FFT_CallbackFlag = FFT_NODATA;
 8001dd2:	4bcb      	ldr	r3, [pc, #812]	; (8002100 <main+0x36c>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	701a      	strb	r2, [r3, #0]

	arm_rfft_fast_instance_f32 fft_Instance;
	arm_rfft_fast_init_f32(&fft_Instance, FFT_NUM_SAMPLES);
 8001dd8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ddc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001de0:	4618      	mov	r0, r3
 8001de2:	f00d f885 	bl	800eef0 <arm_rfft_fast_init_f32>

	uint32_t fftTransformsCompleted = 0, fftTransformsCompletedOld = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	/*
	 * LCD 20x04 I2C
	 */
	LCD2004_I2C lcd;

	LCD_Init(&lcd, LCD_DEFAULT_ADDR);
 8001df2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df6:	214e      	movs	r1, #78	; 0x4e
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f001 fb9f 	bl	800353c <LCD_Init>
	LCD_CursorOff(&lcd);
 8001dfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e02:	4618      	mov	r0, r3
 8001e04:	f001 fcad 	bl	8003762 <LCD_CursorOff>

	HAL_Delay(2000);
 8001e08:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e0c:	f001 fd52 	bl	80038b4 <HAL_Delay>
	LCD_Clear(&lcd);
 8001e10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e14:	4618      	mov	r0, r3
 8001e16:	f001 fc95 	bl	8003744 <LCD_Clear>

	// Init LED stuff
	LEDMenu_Init(&lcd);
 8001e1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff f8ac 	bl	8000f7c <LEDMenu_Init>
	LEDStrips_Init();
 8001e24:	f7ff fbfe 	bl	8001624 <LEDStrips_Init>

	// Button stuff
	ButtonChange_Flag = 0;
 8001e28:	4bb6      	ldr	r3, [pc, #728]	; (8002104 <main+0x370>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
	ButtonStatus = 0xFF;
 8001e2e:	4bb6      	ldr	r3, [pc, #728]	; (8002108 <main+0x374>)
 8001e30:	22ff      	movs	r2, #255	; 0xff
 8001e32:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 8001e34:	4bb5      	ldr	r3, [pc, #724]	; (800210c <main+0x378>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	701a      	strb	r2, [r3, #0]

	// this will be incremented every 1 ms; check in loop if lcd kathode off or on
	LCD_TimeoutCounter = 0;
 8001e3a:	4bb5      	ldr	r3, [pc, #724]	; (8002110 <main+0x37c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]

	// ms interrupt timer
	HAL_TIM_Base_Start_IT(&htim11);
 8001e40:	48b4      	ldr	r0, [pc, #720]	; (8002114 <main+0x380>)
 8001e42:	f006 ff47 	bl	8008cd4 <HAL_TIM_Base_Start_IT>

	/*
	 * Init UART for continuous FFT Data Stream
	 */
	*((uint32_t*) &FFT_OutputBuffer[FFT_NUM_SAMPLES]) = 0x55555555;
 8001e46:	4bb4      	ldr	r3, [pc, #720]	; (8002118 <main+0x384>)
 8001e48:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8001e4c:	601a      	str	r2, [r3, #0]
	uint8_t uartTxSkipCounter = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
	uint32_t uartTxStarted = 0, uartTxStartedOld = 0;
 8001e54:	2300      	movs	r3, #0
 8001e56:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	uint32_t uartTxMissed = 0, uartTxMissedOld = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001e66:	2300      	movs	r3, #0
 8001e68:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

	/*
	 * ADC DMA init
	 */
	ADC_CallbackCounter = 0;
 8001e6c:	4bab      	ldr	r3, [pc, #684]	; (800211c <main+0x388>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackCounterOld = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	ADC_CallbackResultsSkippedCounter = 0;
 8001e78:	4ba9      	ldr	r3, [pc, #676]	; (8002120 <main+0x38c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackResultsSkippedCounterOld = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	ADC_ReadMax = 0;
 8001e84:	4ba7      	ldr	r3, [pc, #668]	; (8002124 <main+0x390>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	801a      	strh	r2, [r3, #0]
	ADC_ReadMin = 0 - 1;
 8001e8a:	4ba7      	ldr	r3, [pc, #668]	; (8002128 <main+0x394>)
 8001e8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e90:	801a      	strh	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_ReadBuffer, FFT_NUM_SAMPLES * 2);
 8001e92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e96:	49a5      	ldr	r1, [pc, #660]	; (800212c <main+0x398>)
 8001e98:	48a5      	ldr	r0, [pc, #660]	; (8002130 <main+0x39c>)
 8001e9a:	f001 fd73 	bl	8003984 <HAL_ADC_Start_DMA>

	float32_t bassHistory[10];
	for(uint8_t i = 0; i < 10; i++)
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8001ea4:	e00e      	b.n	8001ec4 <main+0x130>
		bassHistory[i] = 0.0f;
 8001ea6:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001eb0:	443b      	add	r3, r7
 8001eb2:	3bfc      	subs	r3, #252	; 0xfc
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0; i < 10; i++)
 8001eba:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8001ec4:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8001ec8:	2b09      	cmp	r3, #9
 8001eca:	d9ec      	bls.n	8001ea6 <main+0x112>
	float32_t bassAvg = 0.0f;
 8001ecc:	f04f 0300 	mov.w	r3, #0
 8001ed0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	uint8_t bassHistoryCounter = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3

	/*
	 * Timing main loop
	 */
	uint32_t timerLast = HAL_GetTick(), timerNow;
 8001eda:	f001 fcdf 	bl	800389c <HAL_GetTick>
 8001ede:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

	volatile uint8_t FFT_Print_Output = 0; // change via debugger to enable fft output; dont forget breakpoints!
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	70fb      	strb	r3, [r7, #3]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// do fft
		if (FFT_CallbackFlag != FFT_NODATA)
 8001ee6:	4b86      	ldr	r3, [pc, #536]	; (8002100 <main+0x36c>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	f000 8158 	beq.w	80021a2 <main+0x40e>
		{
			FFT_CallbackFlag = FFT_NODATA;
 8001ef2:	4b83      	ldr	r3, [pc, #524]	; (8002100 <main+0x36c>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	701a      	strb	r2, [r3, #0]
			float32_t *fft_InputBuffer = FFT_CallbackFlag == FFT_CALLBACK_HALF ? FFT_InputBufferLower : FFT_InputBufferUpper;
 8001ef8:	4b81      	ldr	r3, [pc, #516]	; (8002100 <main+0x36c>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d102      	bne.n	8001f08 <main+0x174>
 8001f02:	4b8c      	ldr	r3, [pc, #560]	; (8002134 <main+0x3a0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	e001      	b.n	8001f0c <main+0x178>
 8001f08:	4b8b      	ldr	r3, [pc, #556]	; (8002138 <main+0x3a4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

			arm_rfft_fast_f32(&fft_Instance, fft_InputBuffer, FFT_OutputBuffer, 0);
 8001f10:	f107 0098 	add.w	r0, r7, #152	; 0x98
 8001f14:	2300      	movs	r3, #0
 8001f16:	4a89      	ldr	r2, [pc, #548]	; (800213c <main+0x3a8>)
 8001f18:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8001f1c:	f00d f86a 	bl	800eff4 <arm_rfft_fast_f32>

			if (FFT_Print_Output) // change via debugger to enable fft output; dont forget breakpoints!
 8001f20:	78fb      	ldrb	r3, [r7, #3]
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d02d      	beq.n	8001f84 <main+0x1f0>
			{
				sprintf(USB_TxBuffer, "\r\n-- FFT Data START --\r\n");
 8001f28:	4985      	ldr	r1, [pc, #532]	; (8002140 <main+0x3ac>)
 8001f2a:	4874      	ldr	r0, [pc, #464]	; (80020fc <main+0x368>)
 8001f2c:	f00e fc5c 	bl	80107e8 <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001f30:	4872      	ldr	r0, [pc, #456]	; (80020fc <main+0x368>)
 8001f32:	f7ff feb1 	bl	8001c98 <USB_PrintDebugForce>

				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001f36:	2300      	movs	r3, #0
 8001f38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001f3c:	e016      	b.n	8001f6c <main+0x1d8>
				{
					sprintf(USB_TxBuffer, "%f ", FFT_OutputBuffer[i]);
 8001f3e:	4a7f      	ldr	r2, [pc, #508]	; (800213c <main+0x3a8>)
 8001f40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fb64 	bl	8000618 <__aeabi_f2d>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	497b      	ldr	r1, [pc, #492]	; (8002144 <main+0x3b0>)
 8001f56:	4869      	ldr	r0, [pc, #420]	; (80020fc <main+0x368>)
 8001f58:	f00e fc46 	bl	80107e8 <siprintf>
					USB_PrintDebugForce(USB_TxBuffer);
 8001f5c:	4867      	ldr	r0, [pc, #412]	; (80020fc <main+0x368>)
 8001f5e:	f7ff fe9b 	bl	8001c98 <USB_PrintDebugForce>
				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001f62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001f66:	3301      	adds	r3, #1
 8001f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001f6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f74:	d3e3      	bcc.n	8001f3e <main+0x1aa>
				}

				sprintf(USB_TxBuffer, "\r\n-- FFT Data END --\r\n");
 8001f76:	4974      	ldr	r1, [pc, #464]	; (8002148 <main+0x3b4>)
 8001f78:	4860      	ldr	r0, [pc, #384]	; (80020fc <main+0x368>)
 8001f7a:	f00e fc35 	bl	80107e8 <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001f7e:	485f      	ldr	r0, [pc, #380]	; (80020fc <main+0x368>)
 8001f80:	f7ff fe8a 	bl	8001c98 <USB_PrintDebugForce>
			}

			uartTxSkipCounter++;
 8001f84:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8001f88:	3301      	adds	r3, #1
 8001f8a:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			if (uartTxSkipCounter >= UART_TXSKIP)
 8001f8e:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8001f92:	2b09      	cmp	r3, #9
 8001f94:	d916      	bls.n	8001fc4 <main+0x230>
			{
				if (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) FFT_OutputBuffer, (FFT_NUM_SAMPLES + 1) * sizeof(float32_t)) != HAL_BUSY)
 8001f96:	f244 0204 	movw	r2, #16388	; 0x4004
 8001f9a:	4968      	ldr	r1, [pc, #416]	; (800213c <main+0x3a8>)
 8001f9c:	486b      	ldr	r0, [pc, #428]	; (800214c <main+0x3b8>)
 8001f9e:	f007 fe5b 	bl	8009c58 <HAL_UART_Transmit_DMA>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d005      	beq.n	8001fb4 <main+0x220>
					uartTxStarted++;
 8001fa8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001fac:	3301      	adds	r3, #1
 8001fae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001fb2:	e004      	b.n	8001fbe <main+0x22a>
				else
					uartTxMissed++;
 8001fb4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001fb8:	3301      	adds	r3, #1
 8001fba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

				uartTxSkipCounter = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			}

			uint16_t fftPeak = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
			float32_t curValue, curPeak = 0.0f, bassMax = 0.0;
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

			for (uint16_t i = 1; i < FFT_NUM_SAMPLES; i++)
 8001fda:	2301      	movs	r3, #1
 8001fdc:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8001fe0:	e03a      	b.n	8002058 <main+0x2c4>
			{
				if(FFT_OutputBuffer[i] < 0.0f)
 8001fe2:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8001fe6:	4a55      	ldr	r2, [pc, #340]	; (800213c <main+0x3a8>)
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	edd3 7a00 	vldr	s15, [r3]
 8001ff0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff8:	d50f      	bpl.n	800201a <main+0x286>
					FFT_OutputBuffer[i] = -FFT_OutputBuffer[i];
 8001ffa:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8001ffe:	4a4f      	ldr	r2, [pc, #316]	; (800213c <main+0x3a8>)
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	edd3 7a00 	vldr	s15, [r3]
 8002008:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800200c:	eef1 7a67 	vneg.f32	s15, s15
 8002010:	4a4a      	ldr	r2, [pc, #296]	; (800213c <main+0x3a8>)
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	edc3 7a00 	vstr	s15, [r3]

				if(i < 10)
 800201a:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800201e:	2b09      	cmp	r3, #9
 8002020:	d815      	bhi.n	800204e <main+0x2ba>
				{
					if(FFT_OutputBuffer[i] > bassMax)
 8002022:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002026:	4a45      	ldr	r2, [pc, #276]	; (800213c <main+0x3a8>)
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8002034:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203c:	d507      	bpl.n	800204e <main+0x2ba>
						bassMax = FFT_OutputBuffer[i];
 800203e:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002042:	4a3e      	ldr	r2, [pc, #248]	; (800213c <main+0x3a8>)
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
			for (uint16_t i = 1; i < FFT_NUM_SAMPLES; i++)
 800204e:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002052:	3301      	adds	r3, #1
 8002054:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8002058:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800205c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002060:	d3bf      	bcc.n	8001fe2 <main+0x24e>
				}
			}

			bassAvg -= bassHistory[bassHistoryCounter];
 8002062:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800206c:	443b      	add	r3, r7
 800206e:	3bfc      	subs	r3, #252	; 0xfc
 8002070:	edd3 7a00 	vldr	s15, [r3]
 8002074:	ed97 7a35 	vldr	s14, [r7, #212]	; 0xd4
 8002078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207c:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
			bassAvg += bassMax;
 8002080:	ed97 7a35 	vldr	s14, [r7, #212]	; 0xd4
 8002084:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8002088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208c:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
			bassHistory[bassHistoryCounter] = bassMax;
 8002090:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800209a:	443b      	add	r3, r7
 800209c:	3bfc      	subs	r3, #252	; 0xfc
 800209e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80020a2:	601a      	str	r2, [r3, #0]
			bassHistoryCounter = (bassHistoryCounter + 1) % 7;
 80020a4:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80020a8:	1c5a      	adds	r2, r3, #1
 80020aa:	4b29      	ldr	r3, [pc, #164]	; (8002150 <main+0x3bc>)
 80020ac:	fb83 1302 	smull	r1, r3, r3, r2
 80020b0:	4413      	add	r3, r2
 80020b2:	1099      	asrs	r1, r3, #2
 80020b4:	17d3      	asrs	r3, r2, #31
 80020b6:	1ac9      	subs	r1, r1, r3
 80020b8:	460b      	mov	r3, r1
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	1a5b      	subs	r3, r3, r1
 80020be:	1ad1      	subs	r1, r2, r3
 80020c0:	460b      	mov	r3, r1
 80020c2:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3

			uint16_t bassVal = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0

			if(bassAvg > 1500.0f)
 80020cc:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 80020d0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002154 <main+0x3c0>
 80020d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	dd51      	ble.n	8002182 <main+0x3ee>
			{
				if(bassAvg > 3000.0f)
 80020de:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 80020e2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002158 <main+0x3c4>
 80020e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ee:	dd37      	ble.n	8002160 <main+0x3cc>
					bassVal = LEDSTRIPS_MAX_PWMDC;
 80020f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020f4:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 80020f8:	e046      	b.n	8002188 <main+0x3f4>
 80020fa:	bf00      	nop
 80020fc:	20010438 	.word	0x20010438
 8002100:	20000424 	.word	0x20000424
 8002104:	20010638 	.word	0x20010638
 8002108:	2001063a 	.word	0x2001063a
 800210c:	20010639 	.word	0x20010639
 8002110:	2001063c 	.word	0x2001063c
 8002114:	20010720 	.word	0x20010720
 8002118:	20008428 	.word	0x20008428
 800211c:	2001042c 	.word	0x2001042c
 8002120:	20010430 	.word	0x20010430
 8002124:	20010436 	.word	0x20010436
 8002128:	20010434 	.word	0x20010434
 800212c:	20000428 	.word	0x20000428
 8002130:	20000328 	.word	0x20000328
 8002134:	20000000 	.word	0x20000000
 8002138:	20000004 	.word	0x20000004
 800213c:	20004428 	.word	0x20004428
 8002140:	08012e08 	.word	0x08012e08
 8002144:	08012e24 	.word	0x08012e24
 8002148:	08012e28 	.word	0x08012e28
 800214c:	20010768 	.word	0x20010768
 8002150:	92492493 	.word	0x92492493
 8002154:	44bb8000 	.word	0x44bb8000
 8002158:	453b8000 	.word	0x453b8000
 800215c:	44fa0000 	.word	0x44fa0000
				else
					bassVal = (uint16_t) ((bassAvg - 2000.0f) * 0.75f);
 8002160:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 8002164:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 800215c <main+0x3c8>
 8002168:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800216c:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002170:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002174:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002178:	ee17 3a90 	vmov	r3, s15
 800217c:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 8002180:	e002      	b.n	8002188 <main+0x3f4>
			}
			else
				bassVal = LEDSTRIPS_MIN_PWMDC;
 8002182:	2300      	movs	r3, #0
 8002184:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0

			LEDStrips_UpdateFFT(bassVal, 0, 500);
 8002188:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 800218c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fb0c 	bl	80017b0 <LEDStrips_UpdateFFT>

			fftTransformsCompleted++;
 8002198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800219c:	3301      	adds	r3, #1
 800219e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
		}

		// check if afk
		if (LCD_TimeoutCounter >= LCD_TIMEOUT && lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 80021a2:	4b6d      	ldr	r3, [pc, #436]	; (8002358 <main+0x5c4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d908      	bls.n	80021c0 <main+0x42c>
 80021ae:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d104      	bne.n	80021c0 <main+0x42c>
		{
			LCD_BacklightOff(&lcd);
 80021b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ba:	4618      	mov	r0, r3
 80021bc:	f001 faf5 	bl	80037aa <LCD_BacklightOff>
		}

		// Handle Button events
		if (ButtonChange_Flag)
 80021c0:	4b66      	ldr	r3, [pc, #408]	; (800235c <main+0x5c8>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d063      	beq.n	8002292 <main+0x4fe>
		{
			// if lcd is on, use btn events as menu input
			// else, wake up lcd
			if (lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 80021ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d14c      	bne.n	800226c <main+0x4d8>
			{
				if (ButtonStatus_Flag & (1 << BTN_A_FLAG))
 80021d2:	4b63      	ldr	r3, [pc, #396]	; (8002360 <main+0x5cc>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00d      	beq.n	80021fc <main+0x468>
				{
					ButtonStatus_Flag &= ~(1 << BTN_A_FLAG);
 80021e0:	4b5f      	ldr	r3, [pc, #380]	; (8002360 <main+0x5cc>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	f023 0301 	bic.w	r3, r3, #1
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b5c      	ldr	r3, [pc, #368]	; (8002360 <main+0x5cc>)
 80021ee:	701a      	strb	r2, [r3, #0]

					// btn back
					LEDMenu_UpdateState(LEDMENU_BTN_BACK, &lcd);
 80021f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021f4:	4619      	mov	r1, r3
 80021f6:	2000      	movs	r0, #0
 80021f8:	f7fe fefe 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_B_FLAG))
 80021fc:	4b58      	ldr	r3, [pc, #352]	; (8002360 <main+0x5cc>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00d      	beq.n	8002226 <main+0x492>
				{
					ButtonStatus_Flag &= ~(1 << BTN_B_FLAG);
 800220a:	4b55      	ldr	r3, [pc, #340]	; (8002360 <main+0x5cc>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f023 0302 	bic.w	r3, r3, #2
 8002214:	b2da      	uxtb	r2, r3
 8002216:	4b52      	ldr	r3, [pc, #328]	; (8002360 <main+0x5cc>)
 8002218:	701a      	strb	r2, [r3, #0]

					// btn select
					LEDMenu_UpdateState(LEDMENU_BTN_SELECT, &lcd);
 800221a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800221e:	4619      	mov	r1, r3
 8002220:	2001      	movs	r0, #1
 8002222:	f7fe fee9 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_C_FLAG))
 8002226:	4b4e      	ldr	r3, [pc, #312]	; (8002360 <main+0x5cc>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00d      	beq.n	8002250 <main+0x4bc>
				{
					ButtonStatus_Flag &= ~(1 << BTN_C_FLAG);
 8002234:	4b4a      	ldr	r3, [pc, #296]	; (8002360 <main+0x5cc>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	f023 0304 	bic.w	r3, r3, #4
 800223e:	b2da      	uxtb	r2, r3
 8002240:	4b47      	ldr	r3, [pc, #284]	; (8002360 <main+0x5cc>)
 8002242:	701a      	strb	r2, [r3, #0]

					// btn next item
					LEDMenu_UpdateState(LEDMENU_BTN_NEXTITEM, &lcd);
 8002244:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002248:	4619      	mov	r1, r3
 800224a:	2002      	movs	r0, #2
 800224c:	f7fe fed4 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (LEDMenu_StatusFlags & LEDMENU_FLAG_STATECHANGE)
 8002250:	4b44      	ldr	r3, [pc, #272]	; (8002364 <main+0x5d0>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00f      	beq.n	800227c <main+0x4e8>
				{
					LEDMenu_StatusFlags &= ~LEDMENU_FLAG_STATECHANGE;
 800225c:	4b41      	ldr	r3, [pc, #260]	; (8002364 <main+0x5d0>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b3f      	ldr	r3, [pc, #252]	; (8002364 <main+0x5d0>)
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e007      	b.n	800227c <main+0x4e8>
				}
			}
			else
			{
				// backlight is off -> turn it on
				LCD_BacklightOn(&lcd);
 800226c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002270:	4618      	mov	r0, r3
 8002272:	f001 fa88 	bl	8003786 <LCD_BacklightOn>
				ButtonStatus_Flag = 0;
 8002276:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <main+0x5cc>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
			}

			LCD_TimeoutCounter = 0;
 800227c:	4b36      	ldr	r3, [pc, #216]	; (8002358 <main+0x5c4>)
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]

			ButtonChange_Flag &= ~BTN_EVENT_FLAG;
 8002282:	4b36      	ldr	r3, [pc, #216]	; (800235c <main+0x5c8>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4b33      	ldr	r3, [pc, #204]	; (800235c <main+0x5c8>)
 8002290:	701a      	strb	r2, [r3, #0]
		}

		// Debugging
		timerNow = HAL_GetTick();
 8002292:	f001 fb03 	bl	800389c <HAL_GetTick>
 8002296:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
		if (timerNow - timerLast >= 1000)
 800229a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800229e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022a8:	f4ff ae1d 	bcc.w	8001ee6 <main+0x152>
		{
			if ((ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld) != 0)
 80022ac:	4b2e      	ldr	r3, [pc, #184]	; (8002368 <main+0x5d4>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d011      	beq.n	80022dc <main+0x548>
			{
				sprintf(USB_TxBuffer, "FFT can't keep up! Skipped %lu ADC reads (%lu total).\r\n", ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld, ADC_CallbackResultsSkippedCounter);
 80022b8:	4b2b      	ldr	r3, [pc, #172]	; (8002368 <main+0x5d4>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022c0:	1ad2      	subs	r2, r2, r3
 80022c2:	4b29      	ldr	r3, [pc, #164]	; (8002368 <main+0x5d4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4929      	ldr	r1, [pc, #164]	; (800236c <main+0x5d8>)
 80022c8:	4829      	ldr	r0, [pc, #164]	; (8002370 <main+0x5dc>)
 80022ca:	f00e fa8d 	bl	80107e8 <siprintf>
				USB_PrintDebug(USB_TxBuffer);
 80022ce:	4828      	ldr	r0, [pc, #160]	; (8002370 <main+0x5dc>)
 80022d0:	f7ff fd18 	bl	8001d04 <USB_PrintDebug>

				adcCallbackResultsSkippedCounterOld = ADC_CallbackResultsSkippedCounter;
 80022d4:	4b24      	ldr	r3, [pc, #144]	; (8002368 <main+0x5d4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			}

			sprintf(USB_TxBuffer, "1/s: FFT = %lu , ADC = %lu (%u %u), UART = %lu (%lu)\r\n", fftTransformsCompleted - fftTransformsCompletedOld, ADC_CallbackCounter - adcCallbackCounterOld, ADC_ReadMin, ADC_ReadMax, uartTxStarted - uartTxStartedOld, uartTxMissed - uartTxMissedOld);
 80022dc:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 80022e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80022e4:	1ad0      	subs	r0, r2, r3
 80022e6:	4b23      	ldr	r3, [pc, #140]	; (8002374 <main+0x5e0>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ee:	1ad4      	subs	r4, r2, r3
 80022f0:	4b21      	ldr	r3, [pc, #132]	; (8002378 <main+0x5e4>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	461d      	mov	r5, r3
 80022f8:	4b20      	ldr	r3, [pc, #128]	; (800237c <main+0x5e8>)
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	461e      	mov	r6, r3
 8002300:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8002304:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 800230e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002312:	1a8a      	subs	r2, r1, r2
 8002314:	9203      	str	r2, [sp, #12]
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	9601      	str	r6, [sp, #4]
 800231a:	9500      	str	r5, [sp, #0]
 800231c:	4623      	mov	r3, r4
 800231e:	4602      	mov	r2, r0
 8002320:	4917      	ldr	r1, [pc, #92]	; (8002380 <main+0x5ec>)
 8002322:	4813      	ldr	r0, [pc, #76]	; (8002370 <main+0x5dc>)
 8002324:	f00e fa60 	bl	80107e8 <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8002328:	4811      	ldr	r0, [pc, #68]	; (8002370 <main+0x5dc>)
 800232a:	f7ff fceb 	bl	8001d04 <USB_PrintDebug>

			adcCallbackCounterOld = ADC_CallbackCounter;
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <main+0x5e0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
			fftTransformsCompletedOld = fftTransformsCompleted;
 8002336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800233a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
			uartTxStartedOld = uartTxStarted;
 800233e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002342:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
			uartTxMissedOld = uartTxMissed;
 8002346:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800234a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

			timerLast = timerNow;
 800234e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002352:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		if (FFT_CallbackFlag != FFT_NODATA)
 8002356:	e5c6      	b.n	8001ee6 <main+0x152>
 8002358:	2001063c 	.word	0x2001063c
 800235c:	20010638 	.word	0x20010638
 8002360:	20010639 	.word	0x20010639
 8002364:	200002f0 	.word	0x200002f0
 8002368:	20010430 	.word	0x20010430
 800236c:	08012e40 	.word	0x08012e40
 8002370:	20010438 	.word	0x20010438
 8002374:	2001042c 	.word	0x2001042c
 8002378:	20010434 	.word	0x20010434
 800237c:	20010436 	.word	0x20010436
 8002380:	08012e78 	.word	0x08012e78

08002384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b094      	sub	sp, #80	; 0x50
 8002388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800238a:	f107 0320 	add.w	r3, r7, #32
 800238e:	2230      	movs	r2, #48	; 0x30
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f00d fdb6 	bl	800ff04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
 80023ac:	4b29      	ldr	r3, [pc, #164]	; (8002454 <SystemClock_Config+0xd0>)
 80023ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b0:	4a28      	ldr	r2, [pc, #160]	; (8002454 <SystemClock_Config+0xd0>)
 80023b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b6:	6413      	str	r3, [r2, #64]	; 0x40
 80023b8:	4b26      	ldr	r3, [pc, #152]	; (8002454 <SystemClock_Config+0xd0>)
 80023ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	4b23      	ldr	r3, [pc, #140]	; (8002458 <SystemClock_Config+0xd4>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80023d0:	4a21      	ldr	r2, [pc, #132]	; (8002458 <SystemClock_Config+0xd4>)
 80023d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023d6:	6013      	str	r3, [r2, #0]
 80023d8:	4b1f      	ldr	r3, [pc, #124]	; (8002458 <SystemClock_Config+0xd4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023e4:	2301      	movs	r3, #1
 80023e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ee:	2302      	movs	r3, #2
 80023f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80023f8:	2319      	movs	r3, #25
 80023fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80023fc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002400:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002402:	2304      	movs	r3, #4
 8002404:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002406:	2307      	movs	r3, #7
 8002408:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800240a:	f107 0320 	add.w	r3, r7, #32
 800240e:	4618      	mov	r0, r3
 8002410:	f005 ffb8 	bl	8008384 <HAL_RCC_OscConfig>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800241a:	f000 f9d9 	bl	80027d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800241e:	230f      	movs	r3, #15
 8002420:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002422:	2302      	movs	r3, #2
 8002424:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800242a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002430:	2300      	movs	r3, #0
 8002432:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002434:	f107 030c 	add.w	r3, r7, #12
 8002438:	2102      	movs	r1, #2
 800243a:	4618      	mov	r0, r3
 800243c:	f006 fa1a 	bl	8008874 <HAL_RCC_ClockConfig>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002446:	f000 f9c3 	bl	80027d0 <Error_Handler>
  }
}
 800244a:	bf00      	nop
 800244c:	3750      	adds	r7, #80	; 0x50
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40023800 	.word	0x40023800
 8002458:	40007000 	.word	0x40007000

0800245c <IRQ_TIM11>:
/*
 * IRQ for TIM11
 * used for button polling
 */
void IRQ_TIM11()
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
	/*
	 * This IRQ is called every 1ms
	 * Use for counters etc
	 */

	LCD_TimeoutCounter++;
 8002462:	4b6c      	ldr	r3, [pc, #432]	; (8002614 <IRQ_TIM11+0x1b8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	3301      	adds	r3, #1
 8002468:	4a6a      	ldr	r2, [pc, #424]	; (8002614 <IRQ_TIM11+0x1b8>)
 800246a:	6013      	str	r3, [r2, #0]

	static uint32_t counterButtons = 0;

	counterButtons++;
 800246c:	4b6a      	ldr	r3, [pc, #424]	; (8002618 <IRQ_TIM11+0x1bc>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	3301      	adds	r3, #1
 8002472:	4a69      	ldr	r2, [pc, #420]	; (8002618 <IRQ_TIM11+0x1bc>)
 8002474:	6013      	str	r3, [r2, #0]
	if (counterButtons >= 20)
 8002476:	4b68      	ldr	r3, [pc, #416]	; (8002618 <IRQ_TIM11+0x1bc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b13      	cmp	r3, #19
 800247c:	f240 80c6 	bls.w	800260c <IRQ_TIM11+0x1b0>
	{
		uint8_t ButtonRead_A = HAL_GPIO_ReadPin(BTN_A_GPIO_Port, BTN_A_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002480:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002484:	4865      	ldr	r0, [pc, #404]	; (800261c <IRQ_TIM11+0x1c0>)
 8002486:	f002 fcbd 	bl	8004e04 <HAL_GPIO_ReadPin>
 800248a:	4603      	mov	r3, r0
 800248c:	2b01      	cmp	r3, #1
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	71fb      	strb	r3, [r7, #7]
		if (ButtonRead_A == 1 && (ButtonStatus & (1 << BTN_A_FLAG)) == 0)
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d10f      	bne.n	80024be <IRQ_TIM11+0x62>
 800249e:	4b60      	ldr	r3, [pc, #384]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d108      	bne.n	80024be <IRQ_TIM11+0x62>
		{
			ButtonStatus |= (1 << BTN_A_FLAG);
 80024ac:	4b5c      	ldr	r3, [pc, #368]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	4b59      	ldr	r3, [pc, #356]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024ba:	701a      	strb	r2, [r3, #0]
 80024bc:	e021      	b.n	8002502 <IRQ_TIM11+0xa6>
		}
		else if (ButtonRead_A == 0 && (ButtonStatus & (1 << BTN_A_FLAG)) != 0)
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d11e      	bne.n	8002502 <IRQ_TIM11+0xa6>
 80024c4:	4b56      	ldr	r3, [pc, #344]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d017      	beq.n	8002502 <IRQ_TIM11+0xa6>
		{
			ButtonStatus &= ~(1 << BTN_A_FLAG);
 80024d2:	4b53      	ldr	r3, [pc, #332]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	f023 0301 	bic.w	r3, r3, #1
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4b50      	ldr	r3, [pc, #320]	; (8002620 <IRQ_TIM11+0x1c4>)
 80024e0:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_A_FLAG);
 80024e2:	4b50      	ldr	r3, [pc, #320]	; (8002624 <IRQ_TIM11+0x1c8>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4b4d      	ldr	r3, [pc, #308]	; (8002624 <IRQ_TIM11+0x1c8>)
 80024f0:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80024f2:	4b4d      	ldr	r3, [pc, #308]	; (8002628 <IRQ_TIM11+0x1cc>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	4b4a      	ldr	r3, [pc, #296]	; (8002628 <IRQ_TIM11+0x1cc>)
 8002500:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_B = HAL_GPIO_ReadPin(BTN_B_GPIO_Port, BTN_B_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002502:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002506:	4845      	ldr	r0, [pc, #276]	; (800261c <IRQ_TIM11+0x1c0>)
 8002508:	f002 fc7c 	bl	8004e04 <HAL_GPIO_ReadPin>
 800250c:	4603      	mov	r3, r0
 800250e:	2b01      	cmp	r3, #1
 8002510:	bf0c      	ite	eq
 8002512:	2301      	moveq	r3, #1
 8002514:	2300      	movne	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	71bb      	strb	r3, [r7, #6]
		if (ButtonRead_B == 1 && (ButtonStatus & (1 << BTN_B_FLAG)) == 0)
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d10f      	bne.n	8002540 <IRQ_TIM11+0xe4>
 8002520:	4b3f      	ldr	r3, [pc, #252]	; (8002620 <IRQ_TIM11+0x1c4>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	b2db      	uxtb	r3, r3
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d108      	bne.n	8002540 <IRQ_TIM11+0xe4>
		{
			ButtonStatus |= (1 << BTN_B_FLAG);
 800252e:	4b3c      	ldr	r3, [pc, #240]	; (8002620 <IRQ_TIM11+0x1c4>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	b2da      	uxtb	r2, r3
 800253a:	4b39      	ldr	r3, [pc, #228]	; (8002620 <IRQ_TIM11+0x1c4>)
 800253c:	701a      	strb	r2, [r3, #0]
 800253e:	e021      	b.n	8002584 <IRQ_TIM11+0x128>
		}
		else if (ButtonRead_B == 0 && (ButtonStatus & (1 << BTN_B_FLAG)) != 0)
 8002540:	79bb      	ldrb	r3, [r7, #6]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11e      	bne.n	8002584 <IRQ_TIM11+0x128>
 8002546:	4b36      	ldr	r3, [pc, #216]	; (8002620 <IRQ_TIM11+0x1c4>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d017      	beq.n	8002584 <IRQ_TIM11+0x128>
		{
			ButtonStatus &= ~(1 << BTN_B_FLAG);
 8002554:	4b32      	ldr	r3, [pc, #200]	; (8002620 <IRQ_TIM11+0x1c4>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	b2db      	uxtb	r3, r3
 800255a:	f023 0302 	bic.w	r3, r3, #2
 800255e:	b2da      	uxtb	r2, r3
 8002560:	4b2f      	ldr	r3, [pc, #188]	; (8002620 <IRQ_TIM11+0x1c4>)
 8002562:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_B_FLAG);
 8002564:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <IRQ_TIM11+0x1c8>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	f043 0302 	orr.w	r3, r3, #2
 800256e:	b2da      	uxtb	r2, r3
 8002570:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <IRQ_TIM11+0x1c8>)
 8002572:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 8002574:	4b2c      	ldr	r3, [pc, #176]	; (8002628 <IRQ_TIM11+0x1cc>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b29      	ldr	r3, [pc, #164]	; (8002628 <IRQ_TIM11+0x1cc>)
 8002582:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_C = HAL_GPIO_ReadPin(BTN_C_GPIO_Port, BTN_C_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002584:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002588:	4824      	ldr	r0, [pc, #144]	; (800261c <IRQ_TIM11+0x1c0>)
 800258a:	f002 fc3b 	bl	8004e04 <HAL_GPIO_ReadPin>
 800258e:	4603      	mov	r3, r0
 8002590:	2b01      	cmp	r3, #1
 8002592:	bf0c      	ite	eq
 8002594:	2301      	moveq	r3, #1
 8002596:	2300      	movne	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	717b      	strb	r3, [r7, #5]
		if (ButtonRead_C == 1 && (ButtonStatus & (1 << BTN_C_FLAG)) == 0)
 800259c:	797b      	ldrb	r3, [r7, #5]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d10f      	bne.n	80025c2 <IRQ_TIM11+0x166>
 80025a2:	4b1f      	ldr	r3, [pc, #124]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d108      	bne.n	80025c2 <IRQ_TIM11+0x166>
		{
			ButtonStatus |= (1 << BTN_C_FLAG);
 80025b0:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	4b18      	ldr	r3, [pc, #96]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025be:	701a      	strb	r2, [r3, #0]
 80025c0:	e021      	b.n	8002606 <IRQ_TIM11+0x1aa>
		}
		else if (ButtonRead_C == 0 && (ButtonStatus & (1 << BTN_C_FLAG)) != 0)
 80025c2:	797b      	ldrb	r3, [r7, #5]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d11e      	bne.n	8002606 <IRQ_TIM11+0x1aa>
 80025c8:	4b15      	ldr	r3, [pc, #84]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d017      	beq.n	8002606 <IRQ_TIM11+0x1aa>
		{
			ButtonStatus &= ~(1 << BTN_C_FLAG);
 80025d6:	4b12      	ldr	r3, [pc, #72]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	f023 0304 	bic.w	r3, r3, #4
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <IRQ_TIM11+0x1c4>)
 80025e4:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_C_FLAG);
 80025e6:	4b0f      	ldr	r3, [pc, #60]	; (8002624 <IRQ_TIM11+0x1c8>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f043 0304 	orr.w	r3, r3, #4
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <IRQ_TIM11+0x1c8>)
 80025f4:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80025f6:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <IRQ_TIM11+0x1cc>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	b2da      	uxtb	r2, r3
 8002602:	4b09      	ldr	r3, [pc, #36]	; (8002628 <IRQ_TIM11+0x1cc>)
 8002604:	701a      	strb	r2, [r3, #0]
		}

		counterButtons = 0;
 8002606:	4b04      	ldr	r3, [pc, #16]	; (8002618 <IRQ_TIM11+0x1bc>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
	}
}
 800260c:	bf00      	nop
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	2001063c 	.word	0x2001063c
 8002618:	20010640 	.word	0x20010640
 800261c:	40020400 	.word	0x40020400
 8002620:	2001063a 	.word	0x2001063a
 8002624:	20010639 	.word	0x20010639
 8002628:	20010638 	.word	0x20010638

0800262c <TransformFFTData>:

// ADC & FFT data interrupts and transformation

static inline void TransformFFTData(uint16_t offset)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	80fb      	strh	r3, [r7, #6]
	ADC_ReadMin = 0 - 1;
 8002636:	4b2e      	ldr	r3, [pc, #184]	; (80026f0 <TransformFFTData+0xc4>)
 8002638:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800263c:	801a      	strh	r2, [r3, #0]
	ADC_ReadMax = 0;
 800263e:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <TransformFFTData+0xc8>)
 8002640:	2200      	movs	r2, #0
 8002642:	801a      	strh	r2, [r3, #0]

	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8002644:	2300      	movs	r3, #0
 8002646:	81fb      	strh	r3, [r7, #14]
 8002648:	e047      	b.n	80026da <TransformFFTData+0xae>
	{
		FFT_InputDoubleBuffer[i + offset] = (float) ADC_ReadBuffer[i + offset] * (2.0f / 4096.0f) - 1.0f;
 800264a:	89fa      	ldrh	r2, [r7, #14]
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	4413      	add	r3, r2
 8002650:	4a29      	ldr	r2, [pc, #164]	; (80026f8 <TransformFFTData+0xcc>)
 8002652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002656:	b29b      	uxth	r3, r3
 8002658:	ee07 3a90 	vmov	s15, r3
 800265c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002660:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80026fc <TransformFFTData+0xd0>
 8002664:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002668:	89fa      	ldrh	r2, [r7, #14]
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	4413      	add	r3, r2
 800266e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002672:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002676:	4a22      	ldr	r2, [pc, #136]	; (8002700 <TransformFFTData+0xd4>)
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	edc3 7a00 	vstr	s15, [r3]

		if (ADC_ReadBuffer[i + offset] < ADC_ReadMin)
 8002680:	89fa      	ldrh	r2, [r7, #14]
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	4413      	add	r3, r2
 8002686:	4a1c      	ldr	r2, [pc, #112]	; (80026f8 <TransformFFTData+0xcc>)
 8002688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800268c:	b29a      	uxth	r2, r3
 800268e:	4b18      	ldr	r3, [pc, #96]	; (80026f0 <TransformFFTData+0xc4>)
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	b29b      	uxth	r3, r3
 8002694:	429a      	cmp	r2, r3
 8002696:	d208      	bcs.n	80026aa <TransformFFTData+0x7e>
			ADC_ReadMin = ADC_ReadBuffer[i + offset];
 8002698:	89fa      	ldrh	r2, [r7, #14]
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	4413      	add	r3, r2
 800269e:	4a16      	ldr	r2, [pc, #88]	; (80026f8 <TransformFFTData+0xcc>)
 80026a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <TransformFFTData+0xc4>)
 80026a8:	801a      	strh	r2, [r3, #0]
		if (ADC_ReadBuffer[i + offset] > ADC_ReadMax)
 80026aa:	89fa      	ldrh	r2, [r7, #14]
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	4413      	add	r3, r2
 80026b0:	4a11      	ldr	r2, [pc, #68]	; (80026f8 <TransformFFTData+0xcc>)
 80026b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <TransformFFTData+0xc8>)
 80026ba:	881b      	ldrh	r3, [r3, #0]
 80026bc:	b29b      	uxth	r3, r3
 80026be:	429a      	cmp	r2, r3
 80026c0:	d908      	bls.n	80026d4 <TransformFFTData+0xa8>
			ADC_ReadMax = ADC_ReadBuffer[i + offset];
 80026c2:	89fa      	ldrh	r2, [r7, #14]
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	4413      	add	r3, r2
 80026c8:	4a0b      	ldr	r2, [pc, #44]	; (80026f8 <TransformFFTData+0xcc>)
 80026ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <TransformFFTData+0xc8>)
 80026d2:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 80026d4:	89fb      	ldrh	r3, [r7, #14]
 80026d6:	3301      	adds	r3, #1
 80026d8:	81fb      	strh	r3, [r7, #14]
 80026da:	89fb      	ldrh	r3, [r7, #14]
 80026dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e0:	d3b3      	bcc.n	800264a <TransformFFTData+0x1e>
	}
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	20010434 	.word	0x20010434
 80026f4:	20010436 	.word	0x20010436
 80026f8:	20000428 	.word	0x20000428
 80026fc:	3a000000 	.word	0x3a000000
 8002700:	2000842c 	.word	0x2000842c

08002704 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <HAL_ADC_ConvCpltCallback+0x44>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d115      	bne.n	8002740 <HAL_ADC_ConvCpltCallback+0x3c>
	{
		ADC_CallbackCounter++;
 8002714:	4b0d      	ldr	r3, [pc, #52]	; (800274c <HAL_ADC_ConvCpltCallback+0x48>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	3301      	adds	r3, #1
 800271a:	4a0c      	ldr	r2, [pc, #48]	; (800274c <HAL_ADC_ConvCpltCallback+0x48>)
 800271c:	6013      	str	r3, [r2, #0]
		TransformFFTData(FFT_NUM_SAMPLES);
 800271e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002722:	f7ff ff83 	bl	800262c <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 8002726:	4b0a      	ldr	r3, [pc, #40]	; (8002750 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b01      	cmp	r3, #1
 800272e:	d004      	beq.n	800273a <HAL_ADC_ConvCpltCallback+0x36>
			ADC_CallbackResultsSkippedCounter++;
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <HAL_ADC_ConvCpltCallback+0x50>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	3301      	adds	r3, #1
 8002736:	4a07      	ldr	r2, [pc, #28]	; (8002754 <HAL_ADC_ConvCpltCallback+0x50>)
 8002738:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_FULL;
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <HAL_ADC_ConvCpltCallback+0x4c>)
 800273c:	2204      	movs	r2, #4
 800273e:	701a      	strb	r2, [r3, #0]
	}
}
 8002740:	bf00      	nop
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20000328 	.word	0x20000328
 800274c:	2001042c 	.word	0x2001042c
 8002750:	20000424 	.word	0x20000424
 8002754:	20010430 	.word	0x20010430

08002758 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a0e      	ldr	r2, [pc, #56]	; (800279c <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d114      	bne.n	8002792 <HAL_ADC_ConvHalfCpltCallback+0x3a>
	{
		ADC_CallbackCounter++;
 8002768:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3301      	adds	r3, #1
 800276e:	4a0c      	ldr	r2, [pc, #48]	; (80027a0 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8002770:	6013      	str	r3, [r2, #0]
		TransformFFTData(0);
 8002772:	2000      	movs	r0, #0
 8002774:	f7ff ff5a 	bl	800262c <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 8002778:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b01      	cmp	r3, #1
 8002780:	d004      	beq.n	800278c <HAL_ADC_ConvHalfCpltCallback+0x34>
			ADC_CallbackResultsSkippedCounter++;
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3301      	adds	r3, #1
 8002788:	4a07      	ldr	r2, [pc, #28]	; (80027a8 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 800278a:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_HALF;
 800278c:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800278e:	2202      	movs	r2, #2
 8002790:	701a      	strb	r2, [r3, #0]
	}
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20000328 	.word	0x20000328
 80027a0:	2001042c 	.word	0x2001042c
 80027a4:	20000424 	.word	0x20000424
 80027a8:	20010430 	.word	0x20010430

080027ac <Buttons_ResetFlags>:
// IRQ end

// Reset all button flags

void Buttons_ResetFlags()
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
	ButtonChange_Flag = 0;
 80027b0:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <Buttons_ResetFlags+0x1c>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <Buttons_ResetFlags+0x20>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20010638 	.word	0x20010638
 80027cc:	20010639 	.word	0x20010639

080027d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d4:	b672      	cpsid	i
}
 80027d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80027d8:	e7fe      	b.n	80027d8 <Error_Handler+0x8>
	...

080027dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	4b10      	ldr	r3, [pc, #64]	; (8002828 <HAL_MspInit+0x4c>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <HAL_MspInit+0x4c>)
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027f0:	6453      	str	r3, [r2, #68]	; 0x44
 80027f2:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <HAL_MspInit+0x4c>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027fa:	607b      	str	r3, [r7, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	603b      	str	r3, [r7, #0]
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_MspInit+0x4c>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	4a08      	ldr	r2, [pc, #32]	; (8002828 <HAL_MspInit+0x4c>)
 8002808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800280c:	6413      	str	r3, [r2, #64]	; 0x40
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_MspInit+0x4c>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002816:	603b      	str	r3, [r7, #0]
 8002818:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40023800 	.word	0x40023800

0800282c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002830:	e7fe      	b.n	8002830 <NMI_Handler+0x4>

08002832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002836:	e7fe      	b.n	8002836 <HardFault_Handler+0x4>

08002838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800283c:	e7fe      	b.n	800283c <MemManage_Handler+0x4>

0800283e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002842:	e7fe      	b.n	8002842 <BusFault_Handler+0x4>

08002844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002848:	e7fe      	b.n	8002848 <UsageFault_Handler+0x4>

0800284a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002866:	b480      	push	{r7}
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002878:	f000 fffc 	bl	8003874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800287c:	bf00      	nop
 800287e:	bd80      	pop	{r7, pc}

08002880 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

	IRQ_TIM11();
 8002884:	f7ff fdea 	bl	800245c <IRQ_TIM11>

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002888:	4802      	ldr	r0, [pc, #8]	; (8002894 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800288a:	f006 fb85 	bl	8008f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20010720 	.word	0x20010720

08002898 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800289c:	4802      	ldr	r0, [pc, #8]	; (80028a8 <I2C1_EV_IRQHandler+0x10>)
 800289e:	f002 fd25 	bl	80052ec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	200003d0 	.word	0x200003d0

080028ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028b0:	4802      	ldr	r0, [pc, #8]	; (80028bc <USART1_IRQHandler+0x10>)
 80028b2:	f007 fa4f 	bl	8009d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20010768 	.word	0x20010768

080028c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028c4:	4802      	ldr	r0, [pc, #8]	; (80028d0 <DMA2_Stream0_IRQHandler+0x10>)
 80028c6:	f001 fea1 	bl	800460c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000370 	.word	0x20000370

080028d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80028d8:	4802      	ldr	r0, [pc, #8]	; (80028e4 <OTG_FS_IRQHandler+0x10>)
 80028da:	f004 fc25 	bl	8007128 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20011cf0 	.word	0x20011cf0

080028e8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80028ec:	4802      	ldr	r0, [pc, #8]	; (80028f8 <DMA2_Stream7_IRQHandler+0x10>)
 80028ee:	f001 fe8d 	bl	800460c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	200107ac 	.word	0x200107ac

080028fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
	return 1;
 8002900:	2301      	movs	r3, #1
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_kill>:

int _kill(int pid, int sig)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002916:	f00d facb 	bl	800feb0 <__errno>
 800291a:	4603      	mov	r3, r0
 800291c:	2216      	movs	r2, #22
 800291e:	601a      	str	r2, [r3, #0]
	return -1;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <_exit>:

void _exit (int status)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002934:	f04f 31ff 	mov.w	r1, #4294967295
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ffe7 	bl	800290c <_kill>
	while (1) {}		/* Make sure we hang here */
 800293e:	e7fe      	b.n	800293e <_exit+0x12>

08002940 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	e00a      	b.n	8002968 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002952:	f3af 8000 	nop.w
 8002956:	4601      	mov	r1, r0
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	60ba      	str	r2, [r7, #8]
 800295e:	b2ca      	uxtb	r2, r1
 8002960:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	3301      	adds	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	429a      	cmp	r2, r3
 800296e:	dbf0      	blt.n	8002952 <_read+0x12>
	}

return len;
 8002970:	687b      	ldr	r3, [r7, #4]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b086      	sub	sp, #24
 800297e:	af00      	add	r7, sp, #0
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002986:	2300      	movs	r3, #0
 8002988:	617b      	str	r3, [r7, #20]
 800298a:	e009      	b.n	80029a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	60ba      	str	r2, [r7, #8]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3301      	adds	r3, #1
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	dbf1      	blt.n	800298c <_write+0x12>
	}
	return len;
 80029a8:	687b      	ldr	r3, [r7, #4]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <_close>:

int _close(int file)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
	return -1;
 80029ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
 80029d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029da:	605a      	str	r2, [r3, #4]
	return 0;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <_isatty>:

int _isatty(int file)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b083      	sub	sp, #12
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
	return 1;
 80029f2:	2301      	movs	r3, #1
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
	...

08002a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a24:	4a14      	ldr	r2, [pc, #80]	; (8002a78 <_sbrk+0x5c>)
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <_sbrk+0x60>)
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a30:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <_sbrk+0x64>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d102      	bne.n	8002a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a38:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <_sbrk+0x64>)
 8002a3a:	4a12      	ldr	r2, [pc, #72]	; (8002a84 <_sbrk+0x68>)
 8002a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a3e:	4b10      	ldr	r3, [pc, #64]	; (8002a80 <_sbrk+0x64>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4413      	add	r3, r2
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d207      	bcs.n	8002a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a4c:	f00d fa30 	bl	800feb0 <__errno>
 8002a50:	4603      	mov	r3, r0
 8002a52:	220c      	movs	r2, #12
 8002a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a56:	f04f 33ff 	mov.w	r3, #4294967295
 8002a5a:	e009      	b.n	8002a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <_sbrk+0x64>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a62:	4b07      	ldr	r3, [pc, #28]	; (8002a80 <_sbrk+0x64>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4413      	add	r3, r2
 8002a6a:	4a05      	ldr	r2, [pc, #20]	; (8002a80 <_sbrk+0x64>)
 8002a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20018000 	.word	0x20018000
 8002a7c:	00000400 	.word	0x00000400
 8002a80:	20010644 	.word	0x20010644
 8002a84:	20012430 	.word	0x20012430

08002a88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a8c:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <SystemInit+0x20>)
 8002a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a92:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <SystemInit+0x20>)
 8002a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	e000ed00 	.word	0xe000ed00

08002aac <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08e      	sub	sp, #56	; 0x38
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ab2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]
 8002abc:	609a      	str	r2, [r3, #8]
 8002abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac0:	f107 0320 	add.w	r3, r7, #32
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
 8002ad8:	615a      	str	r2, [r3, #20]
 8002ada:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002adc:	4b38      	ldr	r3, [pc, #224]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002ade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ae2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840 - 1;
 8002ae4:	4b36      	ldr	r3, [pc, #216]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002ae6:	f240 3247 	movw	r2, #839	; 0x347
 8002aea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aec:	4b34      	ldr	r3, [pc, #208]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 8002af2:	4b33      	ldr	r3, [pc, #204]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002af4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002af8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002afa:	4b31      	ldr	r3, [pc, #196]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b00:	4b2f      	ldr	r3, [pc, #188]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b06:	482e      	ldr	r0, [pc, #184]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b08:	f006 f894 	bl	8008c34 <HAL_TIM_Base_Init>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002b12:	f7ff fe5d 	bl	80027d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b20:	4619      	mov	r1, r3
 8002b22:	4827      	ldr	r0, [pc, #156]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b24:	f006 fc02 	bl	800932c <HAL_TIM_ConfigClockSource>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002b2e:	f7ff fe4f 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002b32:	4823      	ldr	r0, [pc, #140]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b34:	f006 f930 	bl	8008d98 <HAL_TIM_PWM_Init>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002b3e:	f7ff fe47 	bl	80027d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b42:	2300      	movs	r3, #0
 8002b44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b4a:	f107 0320 	add.w	r3, r7, #32
 8002b4e:	4619      	mov	r1, r3
 8002b50:	481b      	ldr	r0, [pc, #108]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b52:	f006 ffb1 	bl	8009ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002b5c:	f7ff fe38 	bl	80027d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b60:	2360      	movs	r3, #96	; 0x60
 8002b62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	2200      	movs	r2, #0
 8002b74:	4619      	mov	r1, r3
 8002b76:	4812      	ldr	r0, [pc, #72]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b78:	f006 fb16 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002b82:	f7ff fe25 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	2204      	movs	r2, #4
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	480c      	ldr	r0, [pc, #48]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002b8e:	f006 fb0b 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002b98:	f7ff fe1a 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	2208      	movs	r2, #8
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4807      	ldr	r0, [pc, #28]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002ba4:	f006 fb00 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8002bae:	f7ff fe0f 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002bb2:	4803      	ldr	r0, [pc, #12]	; (8002bc0 <MX_TIM2_Init+0x114>)
 8002bb4:	f000 f99c 	bl	8002ef0 <HAL_TIM_MspPostInit>

}
 8002bb8:	bf00      	nop
 8002bba:	3738      	adds	r7, #56	; 0x38
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20010648 	.word	0x20010648

08002bc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08e      	sub	sp, #56	; 0x38
 8002bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
 8002bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bd8:	f107 0320 	add.w	r3, r7, #32
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
 8002bf0:	615a      	str	r2, [r3, #20]
 8002bf2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bf4:	4b3d      	ldr	r3, [pc, #244]	; (8002cec <MX_TIM3_Init+0x128>)
 8002bf6:	4a3e      	ldr	r2, [pc, #248]	; (8002cf0 <MX_TIM3_Init+0x12c>)
 8002bf8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 840 - 1;
 8002bfa:	4b3c      	ldr	r3, [pc, #240]	; (8002cec <MX_TIM3_Init+0x128>)
 8002bfc:	f240 3247 	movw	r2, #839	; 0x347
 8002c00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c02:	4b3a      	ldr	r3, [pc, #232]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 8002c08:	4b38      	ldr	r3, [pc, #224]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c10:	4b36      	ldr	r3, [pc, #216]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c16:	4b35      	ldr	r3, [pc, #212]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c1c:	4833      	ldr	r0, [pc, #204]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c1e:	f006 f809 	bl	8008c34 <HAL_TIM_Base_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002c28:	f7ff fdd2 	bl	80027d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c30:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c36:	4619      	mov	r1, r3
 8002c38:	482c      	ldr	r0, [pc, #176]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c3a:	f006 fb77 	bl	800932c <HAL_TIM_ConfigClockSource>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002c44:	f7ff fdc4 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c48:	4828      	ldr	r0, [pc, #160]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c4a:	f006 f8a5 	bl	8008d98 <HAL_TIM_PWM_Init>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002c54:	f7ff fdbc 	bl	80027d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c60:	f107 0320 	add.w	r3, r7, #32
 8002c64:	4619      	mov	r1, r3
 8002c66:	4821      	ldr	r0, [pc, #132]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c68:	f006 ff26 	bl	8009ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c72:	f7ff fdad 	bl	80027d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c76:	2360      	movs	r3, #96	; 0x60
 8002c78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c82:	2300      	movs	r3, #0
 8002c84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c86:	1d3b      	adds	r3, r7, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4817      	ldr	r0, [pc, #92]	; (8002cec <MX_TIM3_Init+0x128>)
 8002c8e:	f006 fa8b 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002c98:	f7ff fd9a 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	2204      	movs	r2, #4
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4812      	ldr	r0, [pc, #72]	; (8002cec <MX_TIM3_Init+0x128>)
 8002ca4:	f006 fa80 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002cae:	f7ff fd8f 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	480c      	ldr	r0, [pc, #48]	; (8002cec <MX_TIM3_Init+0x128>)
 8002cba:	f006 fa75 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002cc4:	f7ff fd84 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	220c      	movs	r2, #12
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4807      	ldr	r0, [pc, #28]	; (8002cec <MX_TIM3_Init+0x128>)
 8002cd0:	f006 fa6a 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8002cda:	f7ff fd79 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002cde:	4803      	ldr	r0, [pc, #12]	; (8002cec <MX_TIM3_Init+0x128>)
 8002ce0:	f000 f906 	bl	8002ef0 <HAL_TIM_MspPostInit>

}
 8002ce4:	bf00      	nop
 8002ce6:	3738      	adds	r7, #56	; 0x38
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20010690 	.word	0x20010690
 8002cf0:	40000400 	.word	0x40000400

08002cf4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cfa:	f107 0320 	add.w	r3, r7, #32
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d04:	1d3b      	adds	r3, r7, #4
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	605a      	str	r2, [r3, #4]
 8002d0c:	609a      	str	r2, [r3, #8]
 8002d0e:	60da      	str	r2, [r3, #12]
 8002d10:	611a      	str	r2, [r3, #16]
 8002d12:	615a      	str	r2, [r3, #20]
 8002d14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d16:	4b28      	ldr	r3, [pc, #160]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d18:	4a28      	ldr	r2, [pc, #160]	; (8002dbc <MX_TIM4_Init+0xc8>)
 8002d1a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840 - 1;
 8002d1c:	4b26      	ldr	r3, [pc, #152]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d1e:	f240 3247 	movw	r2, #839	; 0x347
 8002d22:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d24:	4b24      	ldr	r3, [pc, #144]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000 - 1;
 8002d2a:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d30:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d32:	4b21      	ldr	r3, [pc, #132]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d38:	4b1f      	ldr	r3, [pc, #124]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002d3e:	481e      	ldr	r0, [pc, #120]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d40:	f006 f82a 	bl	8008d98 <HAL_TIM_PWM_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002d4a:	f7ff fd41 	bl	80027d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d52:	2300      	movs	r3, #0
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d56:	f107 0320 	add.w	r3, r7, #32
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4816      	ldr	r0, [pc, #88]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d5e:	f006 feab 	bl	8009ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002d68:	f7ff fd32 	bl	80027d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d6c:	2360      	movs	r3, #96	; 0x60
 8002d6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d7c:	1d3b      	adds	r3, r7, #4
 8002d7e:	2200      	movs	r2, #0
 8002d80:	4619      	mov	r1, r3
 8002d82:	480d      	ldr	r0, [pc, #52]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d84:	f006 fa10 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002d8e:	f7ff fd1f 	bl	80027d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	2204      	movs	r2, #4
 8002d96:	4619      	mov	r1, r3
 8002d98:	4807      	ldr	r0, [pc, #28]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002d9a:	f006 fa05 	bl	80091a8 <HAL_TIM_PWM_ConfigChannel>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002da4:	f7ff fd14 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002da8:	4803      	ldr	r0, [pc, #12]	; (8002db8 <MX_TIM4_Init+0xc4>)
 8002daa:	f000 f8a1 	bl	8002ef0 <HAL_TIM_MspPostInit>

}
 8002dae:	bf00      	nop
 8002db0:	3728      	adds	r7, #40	; 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	200106d8 	.word	0x200106d8
 8002dbc:	40000800 	.word	0x40000800

08002dc0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002dc4:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002dc6:	4a0f      	ldr	r2, [pc, #60]	; (8002e04 <MX_TIM11_Init+0x44>)
 8002dc8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 840-1;
 8002dca:	4b0d      	ldr	r3, [pc, #52]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002dcc:	f240 3247 	movw	r2, #839	; 0x347
 8002dd0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd2:	4b0b      	ldr	r3, [pc, #44]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100-1;
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002dda:	2263      	movs	r2, #99	; 0x63
 8002ddc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dde:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de4:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002dea:	4805      	ldr	r0, [pc, #20]	; (8002e00 <MX_TIM11_Init+0x40>)
 8002dec:	f005 ff22 	bl	8008c34 <HAL_TIM_Base_Init>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002df6:	f7ff fceb 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20010720 	.word	0x20010720
 8002e04:	40014800 	.word	0x40014800

08002e08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e18:	d10e      	bne.n	8002e38 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	4b20      	ldr	r3, [pc, #128]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	4a1f      	ldr	r2, [pc, #124]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002e36:	e02e      	b.n	8002e96 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a19      	ldr	r2, [pc, #100]	; (8002ea4 <HAL_TIM_Base_MspInit+0x9c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d10e      	bne.n	8002e60 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	4a15      	ldr	r2, [pc, #84]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e4c:	f043 0302 	orr.w	r3, r3, #2
 8002e50:	6413      	str	r3, [r2, #64]	; 0x40
 8002e52:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	693b      	ldr	r3, [r7, #16]
}
 8002e5e:	e01a      	b.n	8002e96 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM11)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a10      	ldr	r2, [pc, #64]	; (8002ea8 <HAL_TIM_Base_MspInit+0xa0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d115      	bne.n	8002e96 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	4a0b      	ldr	r2, [pc, #44]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e78:	6453      	str	r3, [r2, #68]	; 0x44
 8002e7a:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <HAL_TIM_Base_MspInit+0x98>)
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	201a      	movs	r0, #26
 8002e8c:	f001 f9ef 	bl	800426e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002e90:	201a      	movs	r0, #26
 8002e92:	f001 fa08 	bl	80042a6 <HAL_NVIC_EnableIRQ>
}
 8002e96:	bf00      	nop
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40000400 	.word	0x40000400
 8002ea8:	40014800 	.word	0x40014800

08002eac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a0b      	ldr	r2, [pc, #44]	; (8002ee8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d10d      	bne.n	8002eda <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	4b0a      	ldr	r3, [pc, #40]	; (8002eec <HAL_TIM_PWM_MspInit+0x40>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	4a09      	ldr	r2, [pc, #36]	; (8002eec <HAL_TIM_PWM_MspInit+0x40>)
 8002ec8:	f043 0304 	orr.w	r3, r3, #4
 8002ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <HAL_TIM_PWM_MspInit+0x40>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002eda:	bf00      	nop
 8002edc:	3714      	adds	r7, #20
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	40000800 	.word	0x40000800
 8002eec:	40023800 	.word	0x40023800

08002ef0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08c      	sub	sp, #48	; 0x30
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef8:	f107 031c 	add.w	r3, r7, #28
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f10:	d13e      	bne.n	8002f90 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
 8002f16:	4b44      	ldr	r3, [pc, #272]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	4a43      	ldr	r2, [pc, #268]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f1c:	f043 0302 	orr.w	r3, r3, #2
 8002f20:	6313      	str	r3, [r2, #48]	; 0x30
 8002f22:	4b41      	ldr	r3, [pc, #260]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	61bb      	str	r3, [r7, #24]
 8002f2c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a3c      	ldr	r2, [pc, #240]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b3a      	ldr	r3, [pc, #232]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	617b      	str	r3, [r7, #20]
 8002f48:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LED_1_R_Pin|LED_2_G_Pin;
 8002f4a:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f50:	2302      	movs	r3, #2
 8002f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f60:	f107 031c 	add.w	r3, r7, #28
 8002f64:	4619      	mov	r1, r3
 8002f66:	4831      	ldr	r0, [pc, #196]	; (800302c <HAL_TIM_MspPostInit+0x13c>)
 8002f68:	f001 fdc8 	bl	8004afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_2_R_Pin;
 8002f6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f72:	2302      	movs	r3, #2
 8002f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LED_2_R_GPIO_Port, &GPIO_InitStruct);
 8002f82:	f107 031c 	add.w	r3, r7, #28
 8002f86:	4619      	mov	r1, r3
 8002f88:	4829      	ldr	r0, [pc, #164]	; (8003030 <HAL_TIM_MspPostInit+0x140>)
 8002f8a:	f001 fdb7 	bl	8004afc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002f8e:	e046      	b.n	800301e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM3)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a27      	ldr	r2, [pc, #156]	; (8003034 <HAL_TIM_MspPostInit+0x144>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d11e      	bne.n	8002fd8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	4b22      	ldr	r3, [pc, #136]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a21      	ldr	r2, [pc, #132]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b1f      	ldr	r3, [pc, #124]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LED_1_B_Pin|LED_1_G_Pin|LED_2_B_Pin|LED_3_R_Pin;
 8002fb6:	2333      	movs	r3, #51	; 0x33
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fca:	f107 031c 	add.w	r3, r7, #28
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4816      	ldr	r0, [pc, #88]	; (800302c <HAL_TIM_MspPostInit+0x13c>)
 8002fd2:	f001 fd93 	bl	8004afc <HAL_GPIO_Init>
}
 8002fd6:	e022      	b.n	800301e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM4)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a16      	ldr	r2, [pc, #88]	; (8003038 <HAL_TIM_MspPostInit+0x148>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d11d      	bne.n	800301e <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	4a0f      	ldr	r2, [pc, #60]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002fec:	f043 0302 	orr.w	r3, r3, #2
 8002ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <HAL_TIM_MspPostInit+0x138>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_3_G_Pin|LED_3_B_Pin;
 8002ffe:	23c0      	movs	r3, #192	; 0xc0
 8003000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800300e:	2302      	movs	r3, #2
 8003010:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003012:	f107 031c 	add.w	r3, r7, #28
 8003016:	4619      	mov	r1, r3
 8003018:	4804      	ldr	r0, [pc, #16]	; (800302c <HAL_TIM_MspPostInit+0x13c>)
 800301a:	f001 fd6f 	bl	8004afc <HAL_GPIO_Init>
}
 800301e:	bf00      	nop
 8003020:	3730      	adds	r7, #48	; 0x30
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40023800 	.word	0x40023800
 800302c:	40020400 	.word	0x40020400
 8003030:	40020000 	.word	0x40020000
 8003034:	40000400 	.word	0x40000400
 8003038:	40000800 	.word	0x40000800

0800303c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003040:	4b10      	ldr	r3, [pc, #64]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003042:	4a11      	ldr	r2, [pc, #68]	; (8003088 <MX_USART1_UART_Init+0x4c>)
 8003044:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003048:	4a10      	ldr	r2, [pc, #64]	; (800308c <MX_USART1_UART_Init+0x50>)
 800304a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800304c:	4b0d      	ldr	r3, [pc, #52]	; (8003084 <MX_USART1_UART_Init+0x48>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003052:	4b0c      	ldr	r3, [pc, #48]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003054:	2200      	movs	r2, #0
 8003056:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003058:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <MX_USART1_UART_Init+0x48>)
 800305a:	2200      	movs	r2, #0
 800305c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003060:	220c      	movs	r2, #12
 8003062:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003064:	4b07      	ldr	r3, [pc, #28]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003066:	2200      	movs	r2, #0
 8003068:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <MX_USART1_UART_Init+0x48>)
 800306c:	2200      	movs	r2, #0
 800306e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003070:	4804      	ldr	r0, [pc, #16]	; (8003084 <MX_USART1_UART_Init+0x48>)
 8003072:	f006 fda3 	bl	8009bbc <HAL_UART_Init>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 800307c:	f7ff fba8 	bl	80027d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003080:	bf00      	nop
 8003082:	bd80      	pop	{r7, pc}
 8003084:	20010768 	.word	0x20010768
 8003088:	40011000 	.word	0x40011000
 800308c:	001e8480 	.word	0x001e8480

08003090 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	; 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003098:	f107 0314 	add.w	r3, r7, #20
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	605a      	str	r2, [r3, #4]
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	60da      	str	r2, [r3, #12]
 80030a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a34      	ldr	r2, [pc, #208]	; (8003180 <HAL_UART_MspInit+0xf0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d162      	bne.n	8003178 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	4b33      	ldr	r3, [pc, #204]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	4a32      	ldr	r2, [pc, #200]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030bc:	f043 0310 	orr.w	r3, r3, #16
 80030c0:	6453      	str	r3, [r2, #68]	; 0x44
 80030c2:	4b30      	ldr	r3, [pc, #192]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ce:	2300      	movs	r3, #0
 80030d0:	60fb      	str	r3, [r7, #12]
 80030d2:	4b2c      	ldr	r3, [pc, #176]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	4a2b      	ldr	r2, [pc, #172]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	6313      	str	r3, [r2, #48]	; 0x30
 80030de:	4b29      	ldr	r3, [pc, #164]	; (8003184 <HAL_UART_MspInit+0xf4>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	60fb      	str	r3, [r7, #12]
 80030e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80030ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f0:	2302      	movs	r3, #2
 80030f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f8:	2303      	movs	r3, #3
 80030fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030fc:	2307      	movs	r3, #7
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003100:	f107 0314 	add.w	r3, r7, #20
 8003104:	4619      	mov	r1, r3
 8003106:	4820      	ldr	r0, [pc, #128]	; (8003188 <HAL_UART_MspInit+0xf8>)
 8003108:	f001 fcf8 	bl	8004afc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800310c:	4b1f      	ldr	r3, [pc, #124]	; (800318c <HAL_UART_MspInit+0xfc>)
 800310e:	4a20      	ldr	r2, [pc, #128]	; (8003190 <HAL_UART_MspInit+0x100>)
 8003110:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003112:	4b1e      	ldr	r3, [pc, #120]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003114:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003118:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800311a:	4b1c      	ldr	r3, [pc, #112]	; (800318c <HAL_UART_MspInit+0xfc>)
 800311c:	2240      	movs	r2, #64	; 0x40
 800311e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003120:	4b1a      	ldr	r3, [pc, #104]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003122:	2200      	movs	r2, #0
 8003124:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003126:	4b19      	ldr	r3, [pc, #100]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003128:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800312c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800312e:	4b17      	ldr	r3, [pc, #92]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003130:	2200      	movs	r2, #0
 8003132:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003134:	4b15      	ldr	r3, [pc, #84]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003136:	2200      	movs	r2, #0
 8003138:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800313a:	4b14      	ldr	r3, [pc, #80]	; (800318c <HAL_UART_MspInit+0xfc>)
 800313c:	2200      	movs	r2, #0
 800313e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003140:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003142:	2200      	movs	r2, #0
 8003144:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003146:	4b11      	ldr	r3, [pc, #68]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003148:	2200      	movs	r2, #0
 800314a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800314c:	480f      	ldr	r0, [pc, #60]	; (800318c <HAL_UART_MspInit+0xfc>)
 800314e:	f001 f8c5 	bl	80042dc <HAL_DMA_Init>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003158:	f7ff fb3a 	bl	80027d0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a0b      	ldr	r2, [pc, #44]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003160:	635a      	str	r2, [r3, #52]	; 0x34
 8003162:	4a0a      	ldr	r2, [pc, #40]	; (800318c <HAL_UART_MspInit+0xfc>)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003168:	2200      	movs	r2, #0
 800316a:	2100      	movs	r1, #0
 800316c:	2025      	movs	r0, #37	; 0x25
 800316e:	f001 f87e 	bl	800426e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003172:	2025      	movs	r0, #37	; 0x25
 8003174:	f001 f897 	bl	80042a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003178:	bf00      	nop
 800317a:	3728      	adds	r7, #40	; 0x28
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40011000 	.word	0x40011000
 8003184:	40023800 	.word	0x40023800
 8003188:	40020000 	.word	0x40020000
 800318c:	200107ac 	.word	0x200107ac
 8003190:	400264b8 	.word	0x400264b8

08003194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003194:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003198:	480d      	ldr	r0, [pc, #52]	; (80031d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800319a:	490e      	ldr	r1, [pc, #56]	; (80031d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800319c:	4a0e      	ldr	r2, [pc, #56]	; (80031d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800319e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031a0:	e002      	b.n	80031a8 <LoopCopyDataInit>

080031a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031a6:	3304      	adds	r3, #4

080031a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031ac:	d3f9      	bcc.n	80031a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ae:	4a0b      	ldr	r2, [pc, #44]	; (80031dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031b0:	4c0b      	ldr	r4, [pc, #44]	; (80031e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031b4:	e001      	b.n	80031ba <LoopFillZerobss>

080031b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031b8:	3204      	adds	r2, #4

080031ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031bc:	d3fb      	bcc.n	80031b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031be:	f7ff fc63 	bl	8002a88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031c2:	f00c fe7b 	bl	800febc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031c6:	f7fe fde5 	bl	8001d94 <main>
  bx  lr    
 80031ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80031cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80031d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031d4:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 80031d8:	080267b4 	.word	0x080267b4
  ldr r2, =_sbss
 80031dc:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 80031e0:	2001242c 	.word	0x2001242c

080031e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031e4:	e7fe      	b.n	80031e4 <ADC_IRQHandler>
	...

080031e8 <LCDSet4BitOperation>:
/*
 * LCD communication wrapper functions
 */

static inline void LCDSet4BitOperation(LCD2004_I2C *lcd)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af02      	add	r7, sp, #8
 80031ee:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = 0, dataBits = LCD_CMD_FunctionSet;
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	2320      	movs	r3, #32
 80031f6:	73bb      	strb	r3, [r7, #14]

	// prepare non-data pins
	// RW & RS = 0 => nothing to be done

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	785b      	ldrb	r3, [r3, #1]
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	b25b      	sxtb	r3, r3
 8003200:	f003 0308 	and.w	r3, r3, #8
 8003204:	b25a      	sxtb	r2, r3
 8003206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800320a:	4313      	orrs	r3, r2
 800320c:	b25b      	sxtb	r3, r3
 800320e:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[2];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 8003210:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003214:	f023 030f 	bic.w	r3, r3, #15
 8003218:	b25a      	sxtb	r2, r3
 800321a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800321e:	4313      	orrs	r3, r2
 8003220:	b25b      	sxtb	r3, r3
 8003222:	f043 0304 	orr.w	r3, r3, #4
 8003226:	b25b      	sxtb	r3, r3
 8003228:	b2db      	uxtb	r3, r3
 800322a:	733b      	strb	r3, [r7, #12]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 800322c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003230:	f023 030f 	bic.w	r3, r3, #15
 8003234:	b25a      	sxtb	r2, r3
 8003236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800323a:	4313      	orrs	r3, r2
 800323c:	b25b      	sxtb	r3, r3
 800323e:	b2db      	uxtb	r3, r3
 8003240:	737b      	strb	r3, [r7, #13]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 2, 1000); //Sending in Blocking mode
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	b299      	uxth	r1, r3
 8003248:	f107 020c 	add.w	r2, r7, #12
 800324c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	2302      	movs	r3, #2
 8003254:	4803      	ldr	r0, [pc, #12]	; (8003264 <LCDSet4BitOperation+0x7c>)
 8003256:	f001 ff4b 	bl	80050f0 <HAL_I2C_Master_Transmit>
}
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200003d0 	.word	0x200003d0

08003268 <SendLCDData>:

static void SendLCDData(LCD2004_I2C *lcd, uint8_t dataBits, uint8_t RS, uint8_t RW)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	70fb      	strb	r3, [r7, #3]
 800327a:	460b      	mov	r3, r1
 800327c:	70bb      	strb	r3, [r7, #2]
 800327e:	4613      	mov	r3, r2
 8003280:	707b      	strb	r3, [r7, #1]


	 Have to send DB7-DB4 first, then DB3-DB0

	 */
	uint8_t i2cData = 0;
 8003282:	2300      	movs	r3, #0
 8003284:	73fb      	strb	r3, [r7, #15]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 8003286:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	b25a      	sxtb	r2, r3
 8003290:	787b      	ldrb	r3, [r7, #1]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	b25b      	sxtb	r3, r3
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	b25b      	sxtb	r3, r3
 800329c:	4313      	orrs	r3, r2
 800329e:	b25a      	sxtb	r2, r3
 80032a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	b25b      	sxtb	r3, r3
 80032a8:	73fb      	strb	r3, [r7, #15]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	785b      	ldrb	r3, [r3, #1]
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	b25b      	sxtb	r3, r3
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	b25a      	sxtb	r2, r3
 80032b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032bc:	4313      	orrs	r3, r2
 80032be:	b25b      	sxtb	r3, r3
 80032c0:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[4];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 80032c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032c6:	f023 030f 	bic.w	r3, r3, #15
 80032ca:	b25a      	sxtb	r2, r3
 80032cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	b25b      	sxtb	r3, r3
 80032d4:	f043 0304 	orr.w	r3, r3, #4
 80032d8:	b25b      	sxtb	r3, r3
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	723b      	strb	r3, [r7, #8]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 80032de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032e2:	f023 030f 	bic.w	r3, r3, #15
 80032e6:	b25a      	sxtb	r2, r3
 80032e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	b25b      	sxtb	r3, r3
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	727b      	strb	r3, [r7, #9]
	// 3: dataLow Transmit
	i2cDataArray[2] = i2cData | ((dataBits & 0x0F) << 4) | LCD_BIT_ENABLE;
 80032f4:	78fb      	ldrb	r3, [r7, #3]
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	b25a      	sxtb	r2, r3
 80032fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fe:	4313      	orrs	r3, r2
 8003300:	b25b      	sxtb	r3, r3
 8003302:	f043 0304 	orr.w	r3, r3, #4
 8003306:	b25b      	sxtb	r3, r3
 8003308:	b2db      	uxtb	r3, r3
 800330a:	72bb      	strb	r3, [r7, #10]
	// 4: dataLow latch
	i2cDataArray[3] = i2cData | ((dataBits & 0x0F) << 4);
 800330c:	78fb      	ldrb	r3, [r7, #3]
 800330e:	011b      	lsls	r3, r3, #4
 8003310:	b25a      	sxtb	r2, r3
 8003312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003316:	4313      	orrs	r3, r2
 8003318:	b25b      	sxtb	r3, r3
 800331a:	b2db      	uxtb	r3, r3
 800331c:	72fb      	strb	r3, [r7, #11]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 4, 1000); //Sending in Blocking mode
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	b299      	uxth	r1, r3
 8003324:	f107 0208 	add.w	r2, r7, #8
 8003328:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	2304      	movs	r3, #4
 8003330:	4803      	ldr	r0, [pc, #12]	; (8003340 <SendLCDData+0xd8>)
 8003332:	f001 fedd 	bl	80050f0 <HAL_I2C_Master_Transmit>
}
 8003336:	bf00      	nop
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	200003d0 	.word	0x200003d0

08003344 <SendLCDDataMultiple>:

static void SendLCDDataMultiple(LCD2004_I2C *lcd, uint8_t *data, uint8_t dataLen, uint8_t RS, uint8_t RW)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	460b      	mov	r3, r1
 8003354:	71fb      	strb	r3, [r7, #7]
 8003356:	4613      	mov	r3, r2
 8003358:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	753b      	strb	r3, [r7, #20]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 800335e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	b25a      	sxtb	r2, r3
 8003368:	f897 3020 	ldrb.w	r3, [r7, #32]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	b25b      	sxtb	r3, r3
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	b25b      	sxtb	r3, r3
 8003376:	4313      	orrs	r3, r2
 8003378:	b25a      	sxtb	r2, r3
 800337a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	b25b      	sxtb	r3, r3
 8003382:	753b      	strb	r3, [r7, #20]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	785b      	ldrb	r3, [r3, #1]
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	b25b      	sxtb	r3, r3
 800338c:	f003 0308 	and.w	r3, r3, #8
 8003390:	b25a      	sxtb	r2, r3
 8003392:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003396:	4313      	orrs	r3, r2
 8003398:	b25b      	sxtb	r3, r3
 800339a:	753b      	strb	r3, [r7, #20]

	uint8_t index, charsToSend;

	// compose array
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 800339c:	2300      	movs	r3, #0
 800339e:	75bb      	strb	r3, [r7, #22]
 80033a0:	e079      	b.n	8003496 <SendLCDDataMultiple+0x152>
	{
		for (uint8_t i = 0; i < dataLen; i++)
 80033a2:	2300      	movs	r3, #0
 80033a4:	757b      	strb	r3, [r7, #21]
 80033a6:	e057      	b.n	8003458 <SendLCDDataMultiple+0x114>
		{
			index = j + i;
 80033a8:	7dba      	ldrb	r2, [r7, #22]
 80033aa:	7d7b      	ldrb	r3, [r7, #21]
 80033ac:	4413      	add	r3, r2
 80033ae:	74fb      	strb	r3, [r7, #19]
			// 1: dataHigh Transmit
			lcd->displayDataBuffer[4 * i + 0] = i2cData | (data[index] & 0xF0) | LCD_BIT_ENABLE;
 80033b0:	7cfb      	ldrb	r3, [r7, #19]
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	4413      	add	r3, r2
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	b25b      	sxtb	r3, r3
 80033ba:	f023 030f 	bic.w	r3, r3, #15
 80033be:	b25a      	sxtb	r2, r3
 80033c0:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	b25b      	sxtb	r3, r3
 80033c8:	f043 0304 	orr.w	r3, r3, #4
 80033cc:	b25a      	sxtb	r2, r3
 80033ce:	7d7b      	ldrb	r3, [r7, #21]
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	b2d1      	uxtb	r1, r2
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	4413      	add	r3, r2
 80033d8:	460a      	mov	r2, r1
 80033da:	715a      	strb	r2, [r3, #5]
			// 2: dataHigh latch
			lcd->displayDataBuffer[4 * i + 1] = i2cData | (data[index] & 0xF0); // Enable 1->0 => Data latches
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	4413      	add	r3, r2
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b25b      	sxtb	r3, r3
 80033e6:	f023 030f 	bic.w	r3, r3, #15
 80033ea:	b25a      	sxtb	r2, r3
 80033ec:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	b25a      	sxtb	r2, r3
 80033f4:	7d7b      	ldrb	r3, [r7, #21]
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	3301      	adds	r3, #1
 80033fa:	b2d1      	uxtb	r1, r2
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	4413      	add	r3, r2
 8003400:	460a      	mov	r2, r1
 8003402:	715a      	strb	r2, [r3, #5]
			// 3: dataLow Transmit
			lcd->displayDataBuffer[4 * i + 2] = i2cData | ((data[index] & 0x0F) << 4) | LCD_BIT_ENABLE;
 8003404:	7cfb      	ldrb	r3, [r7, #19]
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	b25a      	sxtb	r2, r3
 8003410:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	b25b      	sxtb	r3, r3
 8003418:	f043 0304 	orr.w	r3, r3, #4
 800341c:	b25a      	sxtb	r2, r3
 800341e:	7d7b      	ldrb	r3, [r7, #21]
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	3302      	adds	r3, #2
 8003424:	b2d1      	uxtb	r1, r2
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	4413      	add	r3, r2
 800342a:	460a      	mov	r2, r1
 800342c:	715a      	strb	r2, [r3, #5]
			// 4: dataLow latch
			lcd->displayDataBuffer[4 * i + 3] = i2cData | ((data[index] & 0x0F) << 4);
 800342e:	7cfb      	ldrb	r3, [r7, #19]
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	4413      	add	r3, r2
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	b25a      	sxtb	r2, r3
 800343a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800343e:	4313      	orrs	r3, r2
 8003440:	b25a      	sxtb	r2, r3
 8003442:	7d7b      	ldrb	r3, [r7, #21]
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	3303      	adds	r3, #3
 8003448:	b2d1      	uxtb	r1, r2
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4413      	add	r3, r2
 800344e:	460a      	mov	r2, r1
 8003450:	715a      	strb	r2, [r3, #5]
		for (uint8_t i = 0; i < dataLen; i++)
 8003452:	7d7b      	ldrb	r3, [r7, #21]
 8003454:	3301      	adds	r3, #1
 8003456:	757b      	strb	r3, [r7, #21]
 8003458:	7d7a      	ldrb	r2, [r7, #21]
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	429a      	cmp	r2, r3
 800345e:	d3a3      	bcc.n	80033a8 <SendLCDDataMultiple+0x64>
		}

		charsToSend = dataLen - j;
 8003460:	79fa      	ldrb	r2, [r7, #7]
 8003462:	7dbb      	ldrb	r3, [r7, #22]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	75fb      	strb	r3, [r7, #23]
		if (charsToSend > LCD_BUFFER_NUMCHARS)
 8003468:	7dfb      	ldrb	r3, [r7, #23]
 800346a:	2b14      	cmp	r3, #20
 800346c:	d901      	bls.n	8003472 <SendLCDDataMultiple+0x12e>
			charsToSend = LCD_BUFFER_NUMCHARS;
 800346e:	2314      	movs	r3, #20
 8003470:	75fb      	strb	r3, [r7, #23]

		// send array
		HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, lcd->displayDataBuffer, charsToSend * 4, 1000); //Sending in Blocking mode
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b299      	uxth	r1, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1d5a      	adds	r2, r3, #5
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	b29b      	uxth	r3, r3
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	b29b      	uxth	r3, r3
 8003484:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003488:	9000      	str	r0, [sp, #0]
 800348a:	4807      	ldr	r0, [pc, #28]	; (80034a8 <SendLCDDataMultiple+0x164>)
 800348c:	f001 fe30 	bl	80050f0 <HAL_I2C_Master_Transmit>
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 8003490:	7dbb      	ldrb	r3, [r7, #22]
 8003492:	3314      	adds	r3, #20
 8003494:	75bb      	strb	r3, [r7, #22]
 8003496:	7dba      	ldrb	r2, [r7, #22]
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	429a      	cmp	r2, r3
 800349c:	d381      	bcc.n	80033a2 <SendLCDDataMultiple+0x5e>
	}

}
 800349e:	bf00      	nop
 80034a0:	bf00      	nop
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	200003d0 	.word	0x200003d0

080034ac <SendLCDInstruction>:

static inline void SendLCDInstruction(LCD2004_I2C *lcd, uint8_t dataBits)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	460b      	mov	r3, r1
 80034b6:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 0, 0);
 80034b8:	78f9      	ldrb	r1, [r7, #3]
 80034ba:	2300      	movs	r3, #0
 80034bc:	2200      	movs	r2, #0
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff fed2 	bl	8003268 <SendLCDData>
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <SendLCDDisplayData>:

static inline void SendLCDDisplayData(LCD2004_I2C *lcd, uint8_t dataBits)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	460b      	mov	r3, r1
 80034d6:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 1, 0);
 80034d8:	78f9      	ldrb	r1, [r7, #3]
 80034da:	2300      	movs	r3, #0
 80034dc:	2201      	movs	r2, #1
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7ff fec2 	bl	8003268 <SendLCDData>
}
 80034e4:	bf00      	nop
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <SendLCDDisplayCursorBlinkUpdate>:

static inline void SendLCDDisplayCursorBlinkUpdate(LCD2004_I2C *lcd)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | ((lcd->lcd_displayOnOff & 1) << 2) | ((lcd->lcd_cursorOnOff & 1) << 1) | (lcd->lcd_cursorBlink & 1));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	789b      	ldrb	r3, [r3, #2]
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	b25b      	sxtb	r3, r3
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	b25b      	sxtb	r3, r3
 8003502:	f043 0308 	orr.w	r3, r3, #8
 8003506:	b25a      	sxtb	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	78db      	ldrb	r3, [r3, #3]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	b25b      	sxtb	r3, r3
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	b25b      	sxtb	r3, r3
 8003516:	4313      	orrs	r3, r2
 8003518:	b25a      	sxtb	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	791b      	ldrb	r3, [r3, #4]
 800351e:	b25b      	sxtb	r3, r3
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	b25b      	sxtb	r3, r3
 8003526:	4313      	orrs	r3, r2
 8003528:	b25b      	sxtb	r3, r3
 800352a:	b2db      	uxtb	r3, r3
 800352c:	4619      	mov	r1, r3
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ffbc 	bl	80034ac <SendLCDInstruction>
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <LCD_Init>:
/*
 * API functions
 */

void LCD_Init(LCD2004_I2C *lcd, uint8_t lcdI2CAddress)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	460b      	mov	r3, r1
 8003546:	70fb      	strb	r3, [r7, #3]
	// init state variables
	lcd->i2cAddress = lcdI2CAddress;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	701a      	strb	r2, [r3, #0]

	lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	705a      	strb	r2, [r3, #1]
	lcd->lcd_displayOnOff = 1;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	709a      	strb	r2, [r3, #2]
	lcd->lcd_cursorOnOff = 1;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	70da      	strb	r2, [r3, #3]
	lcd->lcd_cursorBlink = 0;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	711a      	strb	r2, [r3, #4]

	HAL_Delay(10);
 8003566:	200a      	movs	r0, #10
 8003568:	f000 f9a4 	bl	80038b4 <HAL_Delay>

	// set interface data length control bit to 4 bit data length
	LCDSet4BitOperation(lcd);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff fe3b 	bl	80031e8 <LCDSet4BitOperation>

	// interface length = 4bit, 2-line display mode, 5x8 format display mode
	SendLCDInstruction(lcd, LCD_CMD_FunctionSet | (1 << 3) | (0 << 2));
 8003572:	2128      	movs	r1, #40	; 0x28
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7ff ff99 	bl	80034ac <SendLCDInstruction>

	// display on, cursor on, cursor blink off
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | (1 << 2) | (1 << 1) | 0);
 800357a:	210e      	movs	r1, #14
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff ff95 	bl	80034ac <SendLCDInstruction>

	// cursor: move to right, dont shift display
	SendLCDInstruction(lcd, LCD_CMD_EntryModeSet | (1 << 1) | 0);
 8003582:	2106      	movs	r1, #6
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7ff ff91 	bl	80034ac <SendLCDInstruction>

	// clear display
	LCD_Clear(lcd);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f8da 	bl	8003744 <LCD_Clear>

	// display on
	LCD_BacklightOn(lcd);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f8f8 	bl	8003786 <LCD_BacklightOn>

	HAL_Delay(1);
 8003596:	2001      	movs	r0, #1
 8003598:	f000 f98c 	bl	80038b4 <HAL_Delay>
}
 800359c:	bf00      	nop
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <LCD_DisplayString1>:

void LCD_DisplayString1(LCD2004_I2C *lcd, char *string, uint8_t length)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	4613      	mov	r3, r2
 80035b0:	71fb      	strb	r3, [r7, #7]
	SendLCDDataMultiple(lcd, (uint8_t*) string, length, 1, 0);
 80035b2:	79fa      	ldrb	r2, [r7, #7]
 80035b4:	2300      	movs	r3, #0
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	2301      	movs	r3, #1
 80035ba:	68b9      	ldr	r1, [r7, #8]
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f7ff fec1 	bl	8003344 <SendLCDDataMultiple>
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <LCD_DisplayString2>:

void LCD_DisplayString2(LCD2004_I2C *lcd, const char *string)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	6039      	str	r1, [r7, #0]
	uint8_t strlen = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 80035d8:	e002      	b.n	80035e0 <LCD_DisplayString2+0x16>
		strlen++;
 80035da:	7bfb      	ldrb	r3, [r7, #15]
 80035dc:	3301      	adds	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	4413      	add	r3, r2
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d002      	beq.n	80035f2 <LCD_DisplayString2+0x28>
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b27      	cmp	r3, #39	; 0x27
 80035f0:	d9f3      	bls.n	80035da <LCD_DisplayString2+0x10>

	LCD_DisplayString1(lcd, (char*) string, strlen);
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
 80035f4:	461a      	mov	r2, r3
 80035f6:	6839      	ldr	r1, [r7, #0]
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7ff ffd3 	bl	80035a4 <LCD_DisplayString1>
}
 80035fe:	bf00      	nop
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <LCD_DisplayStringLineCentered1>:

	LCD_DisplayStringLine1(lcd, string, strlen, lineNr);
}

void LCD_DisplayStringLineCentered1(LCD2004_I2C *lcd, char *string, uint8_t length, uint8_t lineNr)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b086      	sub	sp, #24
 800360a:	af00      	add	r7, sp, #0
 800360c:	60f8      	str	r0, [r7, #12]
 800360e:	60b9      	str	r1, [r7, #8]
 8003610:	4611      	mov	r1, r2
 8003612:	461a      	mov	r2, r3
 8003614:	460b      	mov	r3, r1
 8003616:	71fb      	strb	r3, [r7, #7]
 8003618:	4613      	mov	r3, r2
 800361a:	71bb      	strb	r3, [r7, #6]
	uint8_t offset = (20 - length) / 2;
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	f1c3 0314 	rsb	r3, r3, #20
 8003622:	0fda      	lsrs	r2, r3, #31
 8003624:	4413      	add	r3, r2
 8003626:	105b      	asrs	r3, r3, #1
 8003628:	75bb      	strb	r3, [r7, #22]
	LCD_SetCursor(lcd, lineNr, 0);
 800362a:	79bb      	ldrb	r3, [r7, #6]
 800362c:	2200      	movs	r2, #0
 800362e:	4619      	mov	r1, r3
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f838 	bl	80036a6 <LCD_SetCursor>

	for(uint8_t i = 0; i < offset; i++)
 8003636:	2300      	movs	r3, #0
 8003638:	75fb      	strb	r3, [r7, #23]
 800363a:	e006      	b.n	800364a <LCD_DisplayStringLineCentered1+0x44>
		SendLCDDisplayData(lcd, ' ');
 800363c:	2120      	movs	r1, #32
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7ff ff44 	bl	80034cc <SendLCDDisplayData>
	for(uint8_t i = 0; i < offset; i++)
 8003644:	7dfb      	ldrb	r3, [r7, #23]
 8003646:	3301      	adds	r3, #1
 8003648:	75fb      	strb	r3, [r7, #23]
 800364a:	7dfa      	ldrb	r2, [r7, #23]
 800364c:	7dbb      	ldrb	r3, [r7, #22]
 800364e:	429a      	cmp	r2, r3
 8003650:	d3f4      	bcc.n	800363c <LCD_DisplayStringLineCentered1+0x36>

	LCD_DisplayString1(lcd, string, length);
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	461a      	mov	r2, r3
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f7ff ffa3 	bl	80035a4 <LCD_DisplayString1>
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <LCD_DisplayStringLineCentered2>:

void LCD_DisplayStringLineCentered2(LCD2004_I2C *lcd, char *string, uint8_t lineNr)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b086      	sub	sp, #24
 800366a:	af00      	add	r7, sp, #0
 800366c:	60f8      	str	r0, [r7, #12]
 800366e:	60b9      	str	r1, [r7, #8]
 8003670:	4613      	mov	r3, r2
 8003672:	71fb      	strb	r3, [r7, #7]
	uint8_t strlen = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 8003678:	e002      	b.n	8003680 <LCD_DisplayStringLineCentered2+0x1a>
		strlen++;
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	3301      	adds	r3, #1
 800367e:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 8003680:	7dfb      	ldrb	r3, [r7, #23]
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	4413      	add	r3, r2
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <LCD_DisplayStringLineCentered2+0x2c>
 800368c:	7dfb      	ldrb	r3, [r7, #23]
 800368e:	2b27      	cmp	r3, #39	; 0x27
 8003690:	d9f3      	bls.n	800367a <LCD_DisplayStringLineCentered2+0x14>

	LCD_DisplayStringLineCentered1(lcd, string, strlen, lineNr);
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	7dfa      	ldrb	r2, [r7, #23]
 8003696:	68b9      	ldr	r1, [r7, #8]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff ffb4 	bl	8003606 <LCD_DisplayStringLineCentered1>
}
 800369e:	bf00      	nop
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <LCD_SetCursor>:

void LCD_SetCursor(LCD2004_I2C *lcd, uint8_t row, uint8_t column)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
 80036ae:	460b      	mov	r3, r1
 80036b0:	70fb      	strb	r3, [r7, #3]
 80036b2:	4613      	mov	r3, r2
 80036b4:	70bb      	strb	r3, [r7, #2]
	// row = lineNr 0-4
	// column 0-19

	if (row >= 4)
 80036b6:	78fb      	ldrb	r3, [r7, #3]
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d901      	bls.n	80036c0 <LCD_SetCursor+0x1a>
		row = 3;
 80036bc:	2303      	movs	r3, #3
 80036be:	70fb      	strb	r3, [r7, #3]
	if (column >= 20)
 80036c0:	78bb      	ldrb	r3, [r7, #2]
 80036c2:	2b13      	cmp	r3, #19
 80036c4:	d901      	bls.n	80036ca <LCD_SetCursor+0x24>
		column = 19;
 80036c6:	2313      	movs	r3, #19
 80036c8:	70bb      	strb	r3, [r7, #2]

	switch (row)
 80036ca:	78fb      	ldrb	r3, [r7, #3]
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d028      	beq.n	8003722 <LCD_SetCursor+0x7c>
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	dc03      	bgt.n	80036dc <LCD_SetCursor+0x36>
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d00a      	beq.n	80036ee <LCD_SetCursor+0x48>
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d015      	beq.n	8003708 <LCD_SetCursor+0x62>
	{
	case 0:
	default:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x00 + column));
 80036dc:	78bb      	ldrb	r3, [r7, #2]
 80036de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	4619      	mov	r1, r3
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff fee0 	bl	80034ac <SendLCDInstruction>
		break;
 80036ec:	e026      	b.n	800373c <LCD_SetCursor+0x96>
	case 1:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + column));
 80036ee:	78bb      	ldrb	r3, [r7, #2]
 80036f0:	3340      	adds	r3, #64	; 0x40
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	b25b      	sxtb	r3, r3
 80036f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036fa:	b25b      	sxtb	r3, r3
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	4619      	mov	r1, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff fed3 	bl	80034ac <SendLCDInstruction>
		break;
 8003706:	e019      	b.n	800373c <LCD_SetCursor+0x96>
	case 2:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (20 + column));
 8003708:	78bb      	ldrb	r3, [r7, #2]
 800370a:	3314      	adds	r3, #20
 800370c:	b2db      	uxtb	r3, r3
 800370e:	b25b      	sxtb	r3, r3
 8003710:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003714:	b25b      	sxtb	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	4619      	mov	r1, r3
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff fec6 	bl	80034ac <SendLCDInstruction>
		break;
 8003720:	e00c      	b.n	800373c <LCD_SetCursor+0x96>
	case 3:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + 20 + column));
 8003722:	78bb      	ldrb	r3, [r7, #2]
 8003724:	3354      	adds	r3, #84	; 0x54
 8003726:	b2db      	uxtb	r3, r3
 8003728:	b25b      	sxtb	r3, r3
 800372a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800372e:	b25b      	sxtb	r3, r3
 8003730:	b2db      	uxtb	r3, r3
 8003732:	4619      	mov	r1, r3
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f7ff feb9 	bl	80034ac <SendLCDInstruction>
		break;
 800373a:	bf00      	nop
	}
}
 800373c:	bf00      	nop
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <LCD_Clear>:
}

// basic management functions

void LCD_Clear(LCD2004_I2C *lcd)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_ClearDisplay);
 800374c:	2101      	movs	r1, #1
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff feac 	bl	80034ac <SendLCDInstruction>
	HAL_Delay(2);
 8003754:	2002      	movs	r0, #2
 8003756:	f000 f8ad 	bl	80038b4 <HAL_Delay>
	//LCD_SetCursor(lcd, 0, 0);
}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <LCD_CursorOff>:
		SendLCDDisplayCursorBlinkUpdate(lcd);
	}
}

void LCD_CursorOff(LCD2004_I2C *lcd)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_cursorOnOff)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	78db      	ldrb	r3, [r3, #3]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <LCD_CursorOff+0x1c>
	{
		lcd->lcd_cursorOnOff = 0;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	70da      	strb	r2, [r3, #3]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff feb7 	bl	80034ec <SendLCDDisplayCursorBlinkUpdate>
	}
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <LCD_BacklightOn>:
void LCD_BacklightOn(LCD2004_I2C *lcd)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	785b      	ldrb	r3, [r3, #1]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d105      	bne.n	80037a2 <LCD_BacklightOn+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_ON;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff fea5 	bl	80034ec <SendLCDDisplayCursorBlinkUpdate>
	}
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <LCD_BacklightOff>:

void LCD_BacklightOff(LCD2004_I2C *lcd)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_ON)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	785b      	ldrb	r3, [r3, #1]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d105      	bne.n	80037c6 <LCD_BacklightOff+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f7ff fe93 	bl	80034ec <SendLCDDisplayCursorBlinkUpdate>
	}
}
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037d4:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <HAL_Init+0x40>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a0d      	ldr	r2, [pc, #52]	; (8003810 <HAL_Init+0x40>)
 80037da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037e0:	4b0b      	ldr	r3, [pc, #44]	; (8003810 <HAL_Init+0x40>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a0a      	ldr	r2, [pc, #40]	; (8003810 <HAL_Init+0x40>)
 80037e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037ec:	4b08      	ldr	r3, [pc, #32]	; (8003810 <HAL_Init+0x40>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a07      	ldr	r2, [pc, #28]	; (8003810 <HAL_Init+0x40>)
 80037f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037f8:	2003      	movs	r0, #3
 80037fa:	f000 fd2d 	bl	8004258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037fe:	200f      	movs	r0, #15
 8003800:	f000 f808 	bl	8003814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003804:	f7fe ffea 	bl	80027dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40023c00 	.word	0x40023c00

08003814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800381c:	4b12      	ldr	r3, [pc, #72]	; (8003868 <HAL_InitTick+0x54>)
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	4b12      	ldr	r3, [pc, #72]	; (800386c <HAL_InitTick+0x58>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	4619      	mov	r1, r3
 8003826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800382a:	fbb3 f3f1 	udiv	r3, r3, r1
 800382e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003832:	4618      	mov	r0, r3
 8003834:	f000 fd45 	bl	80042c2 <HAL_SYSTICK_Config>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e00e      	b.n	8003860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b0f      	cmp	r3, #15
 8003846:	d80a      	bhi.n	800385e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003848:	2200      	movs	r2, #0
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	f000 fd0d 	bl	800426e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003854:	4a06      	ldr	r2, [pc, #24]	; (8003870 <HAL_InitTick+0x5c>)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	e000      	b.n	8003860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
}
 8003860:	4618      	mov	r0, r3
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000008 	.word	0x20000008
 800386c:	20000010 	.word	0x20000010
 8003870:	2000000c 	.word	0x2000000c

08003874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003878:	4b06      	ldr	r3, [pc, #24]	; (8003894 <HAL_IncTick+0x20>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	461a      	mov	r2, r3
 800387e:	4b06      	ldr	r3, [pc, #24]	; (8003898 <HAL_IncTick+0x24>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4413      	add	r3, r2
 8003884:	4a04      	ldr	r2, [pc, #16]	; (8003898 <HAL_IncTick+0x24>)
 8003886:	6013      	str	r3, [r2, #0]
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	20000010 	.word	0x20000010
 8003898:	2001080c 	.word	0x2001080c

0800389c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return uwTick;
 80038a0:	4b03      	ldr	r3, [pc, #12]	; (80038b0 <HAL_GetTick+0x14>)
 80038a2:	681b      	ldr	r3, [r3, #0]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	2001080c 	.word	0x2001080c

080038b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038bc:	f7ff ffee 	bl	800389c <HAL_GetTick>
 80038c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038cc:	d005      	beq.n	80038da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ce:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <HAL_Delay+0x44>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	4413      	add	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038da:	bf00      	nop
 80038dc:	f7ff ffde 	bl	800389c <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d8f7      	bhi.n	80038dc <HAL_Delay+0x28>
  {
  }
}
 80038ec:	bf00      	nop
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000010 	.word	0x20000010

080038fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003904:	2300      	movs	r3, #0
 8003906:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e033      	b.n	800397a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	2b00      	cmp	r3, #0
 8003918:	d109      	bne.n	800392e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fd fffa 	bl	8001914 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	f003 0310 	and.w	r3, r3, #16
 8003936:	2b00      	cmp	r3, #0
 8003938:	d118      	bne.n	800396c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003942:	f023 0302 	bic.w	r3, r3, #2
 8003946:	f043 0202 	orr.w	r2, r3, #2
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fa34 	bl	8003dbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	f023 0303 	bic.w	r3, r3, #3
 8003962:	f043 0201 	orr.w	r2, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	641a      	str	r2, [r3, #64]	; 0x40
 800396a:	e001      	b.n	8003970 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_ADC_Start_DMA+0x1e>
 800399e:	2302      	movs	r3, #2
 80039a0:	e0ce      	b.n	8003b40 <HAL_ADC_Start_DMA+0x1bc>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d018      	beq.n	80039ea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f042 0201 	orr.w	r2, r2, #1
 80039c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039c8:	4b5f      	ldr	r3, [pc, #380]	; (8003b48 <HAL_ADC_Start_DMA+0x1c4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a5f      	ldr	r2, [pc, #380]	; (8003b4c <HAL_ADC_Start_DMA+0x1c8>)
 80039ce:	fba2 2303 	umull	r2, r3, r2, r3
 80039d2:	0c9a      	lsrs	r2, r3, #18
 80039d4:	4613      	mov	r3, r2
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	4413      	add	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80039dc:	e002      	b.n	80039e4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f9      	bne.n	80039de <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f8:	d107      	bne.n	8003a0a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a08:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	f040 8086 	bne.w	8003b26 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003a22:	f023 0301 	bic.w	r3, r3, #1
 8003a26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a44:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a58:	d106      	bne.n	8003a68 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	f023 0206 	bic.w	r2, r3, #6
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	645a      	str	r2, [r3, #68]	; 0x44
 8003a66:	e002      	b.n	8003a6e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a76:	4b36      	ldr	r3, [pc, #216]	; (8003b50 <HAL_ADC_Start_DMA+0x1cc>)
 8003a78:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7e:	4a35      	ldr	r2, [pc, #212]	; (8003b54 <HAL_ADC_Start_DMA+0x1d0>)
 8003a80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a86:	4a34      	ldr	r2, [pc, #208]	; (8003b58 <HAL_ADC_Start_DMA+0x1d4>)
 8003a88:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8e:	4a33      	ldr	r2, [pc, #204]	; (8003b5c <HAL_ADC_Start_DMA+0x1d8>)
 8003a90:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003aaa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689a      	ldr	r2, [r3, #8]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aba:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	334c      	adds	r3, #76	; 0x4c
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f000 fcb4 	bl	8004438 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 031f 	and.w	r3, r3, #31
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10f      	bne.n	8003afc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d129      	bne.n	8003b3e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003af8:	609a      	str	r2, [r3, #8]
 8003afa:	e020      	b.n	8003b3e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a17      	ldr	r2, [pc, #92]	; (8003b60 <HAL_ADC_Start_DMA+0x1dc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d11b      	bne.n	8003b3e <HAL_ADC_Start_DMA+0x1ba>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d114      	bne.n	8003b3e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689a      	ldr	r2, [r3, #8]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	e00b      	b.n	8003b3e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f043 0210 	orr.w	r2, r3, #16
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20000008 	.word	0x20000008
 8003b4c:	431bde83 	.word	0x431bde83
 8003b50:	40012300 	.word	0x40012300
 8003b54:	08003fb5 	.word	0x08003fb5
 8003b58:	0800406f 	.word	0x0800406f
 8003b5c:	0800408b 	.word	0x0800408b
 8003b60:	40012000 	.word	0x40012000

08003b64 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x1c>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e105      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x228>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b09      	cmp	r3, #9
 8003ba2:	d925      	bls.n	8003bf0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68d9      	ldr	r1, [r3, #12]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3b1e      	subs	r3, #30
 8003bba:	2207      	movs	r2, #7
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	400a      	ands	r2, r1
 8003bc8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68d9      	ldr	r1, [r3, #12]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	4618      	mov	r0, r3
 8003bdc:	4603      	mov	r3, r0
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	4403      	add	r3, r0
 8003be2:	3b1e      	subs	r3, #30
 8003be4:	409a      	lsls	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	60da      	str	r2, [r3, #12]
 8003bee:	e022      	b.n	8003c36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6919      	ldr	r1, [r3, #16]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4613      	mov	r3, r2
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	4413      	add	r3, r2
 8003c04:	2207      	movs	r2, #7
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	43da      	mvns	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	400a      	ands	r2, r1
 8003c12:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6919      	ldr	r1, [r3, #16]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	4618      	mov	r0, r3
 8003c26:	4603      	mov	r3, r0
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	4403      	add	r3, r0
 8003c2c:	409a      	lsls	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d824      	bhi.n	8003c88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	3b05      	subs	r3, #5
 8003c50:	221f      	movs	r2, #31
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	43da      	mvns	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	400a      	ands	r2, r1
 8003c5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	3b05      	subs	r3, #5
 8003c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	635a      	str	r2, [r3, #52]	; 0x34
 8003c86:	e04c      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2b0c      	cmp	r3, #12
 8003c8e:	d824      	bhi.n	8003cda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	3b23      	subs	r3, #35	; 0x23
 8003ca2:	221f      	movs	r2, #31
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43da      	mvns	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	400a      	ands	r2, r1
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4413      	add	r3, r2
 8003cca:	3b23      	subs	r3, #35	; 0x23
 8003ccc:	fa00 f203 	lsl.w	r2, r0, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8003cd8:	e023      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	3b41      	subs	r3, #65	; 0x41
 8003cec:	221f      	movs	r2, #31
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	43da      	mvns	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	400a      	ands	r2, r1
 8003cfa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	4618      	mov	r0, r3
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4413      	add	r3, r2
 8003d14:	3b41      	subs	r3, #65	; 0x41
 8003d16:	fa00 f203 	lsl.w	r2, r0, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d22:	4b22      	ldr	r3, [pc, #136]	; (8003dac <HAL_ADC_ConfigChannel+0x234>)
 8003d24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a21      	ldr	r2, [pc, #132]	; (8003db0 <HAL_ADC_ConfigChannel+0x238>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d109      	bne.n	8003d44 <HAL_ADC_ConfigChannel+0x1cc>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b12      	cmp	r3, #18
 8003d36:	d105      	bne.n	8003d44 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a19      	ldr	r2, [pc, #100]	; (8003db0 <HAL_ADC_ConfigChannel+0x238>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d123      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x21e>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b10      	cmp	r3, #16
 8003d54:	d003      	beq.n	8003d5e <HAL_ADC_ConfigChannel+0x1e6>
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b11      	cmp	r3, #17
 8003d5c:	d11b      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b10      	cmp	r3, #16
 8003d70:	d111      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d72:	4b10      	ldr	r3, [pc, #64]	; (8003db4 <HAL_ADC_ConfigChannel+0x23c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a10      	ldr	r2, [pc, #64]	; (8003db8 <HAL_ADC_ConfigChannel+0x240>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	0c9a      	lsrs	r2, r3, #18
 8003d7e:	4613      	mov	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d88:	e002      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f9      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	40012300 	.word	0x40012300
 8003db0:	40012000 	.word	0x40012000
 8003db4:	20000008 	.word	0x20000008
 8003db8:	431bde83 	.word	0x431bde83

08003dbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dc4:	4b79      	ldr	r3, [pc, #484]	; (8003fac <ADC_Init+0x1f0>)
 8003dc6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	431a      	orrs	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003df0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6859      	ldr	r1, [r3, #4]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	021a      	lsls	r2, r3, #8
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6859      	ldr	r1, [r3, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6899      	ldr	r1, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4e:	4a58      	ldr	r2, [pc, #352]	; (8003fb0 <ADC_Init+0x1f4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d022      	beq.n	8003e9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6899      	ldr	r1, [r3, #8]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6899      	ldr	r1, [r3, #8]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]
 8003e98:	e00f      	b.n	8003eba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ea8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003eb8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0202 	bic.w	r2, r2, #2
 8003ec8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6899      	ldr	r1, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	7e1b      	ldrb	r3, [r3, #24]
 8003ed4:	005a      	lsls	r2, r3, #1
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d01b      	beq.n	8003f20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ef6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6859      	ldr	r1, [r3, #4]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	3b01      	subs	r3, #1
 8003f14:	035a      	lsls	r2, r3, #13
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	e007      	b.n	8003f30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	051a      	lsls	r2, r3, #20
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	430a      	orrs	r2, r1
 8003f54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689a      	ldr	r2, [r3, #8]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6899      	ldr	r1, [r3, #8]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f72:	025a      	lsls	r2, r3, #9
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6899      	ldr	r1, [r3, #8]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	029a      	lsls	r2, r3, #10
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	609a      	str	r2, [r3, #8]
}
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	40012300 	.word	0x40012300
 8003fb0:	0f000001 	.word	0x0f000001

08003fb4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d13c      	bne.n	8004048 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d12b      	bne.n	8004040 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d127      	bne.n	8004040 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d006      	beq.n	800400c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004008:	2b00      	cmp	r3, #0
 800400a:	d119      	bne.n	8004040 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0220 	bic.w	r2, r2, #32
 800401a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004020:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d105      	bne.n	8004040 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004038:	f043 0201 	orr.w	r2, r3, #1
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f7fe fb5f 	bl	8002704 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004046:	e00e      	b.n	8004066 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404c:	f003 0310 	and.w	r3, r3, #16
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff fd85 	bl	8003b64 <HAL_ADC_ErrorCallback>
}
 800405a:	e004      	b.n	8004066 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	4798      	blx	r3
}
 8004066:	bf00      	nop
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b084      	sub	sp, #16
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f7fe fb6b 	bl	8002758 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004082:	bf00      	nop
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b084      	sub	sp, #16
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2240      	movs	r2, #64	; 0x40
 800409c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a2:	f043 0204 	orr.w	r2, r3, #4
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f7ff fd5a 	bl	8003b64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040b0:	bf00      	nop
 80040b2:	3710      	adds	r7, #16
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040c8:	4b0c      	ldr	r3, [pc, #48]	; (80040fc <__NVIC_SetPriorityGrouping+0x44>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040d4:	4013      	ands	r3, r2
 80040d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ea:	4a04      	ldr	r2, [pc, #16]	; (80040fc <__NVIC_SetPriorityGrouping+0x44>)
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	60d3      	str	r3, [r2, #12]
}
 80040f0:	bf00      	nop
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	e000ed00 	.word	0xe000ed00

08004100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004104:	4b04      	ldr	r3, [pc, #16]	; (8004118 <__NVIC_GetPriorityGrouping+0x18>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	0a1b      	lsrs	r3, r3, #8
 800410a:	f003 0307 	and.w	r3, r3, #7
}
 800410e:	4618      	mov	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	e000ed00 	.word	0xe000ed00

0800411c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412a:	2b00      	cmp	r3, #0
 800412c:	db0b      	blt.n	8004146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	f003 021f 	and.w	r2, r3, #31
 8004134:	4907      	ldr	r1, [pc, #28]	; (8004154 <__NVIC_EnableIRQ+0x38>)
 8004136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	2001      	movs	r0, #1
 800413e:	fa00 f202 	lsl.w	r2, r0, r2
 8004142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	e000e100 	.word	0xe000e100

08004158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	6039      	str	r1, [r7, #0]
 8004162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004168:	2b00      	cmp	r3, #0
 800416a:	db0a      	blt.n	8004182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	b2da      	uxtb	r2, r3
 8004170:	490c      	ldr	r1, [pc, #48]	; (80041a4 <__NVIC_SetPriority+0x4c>)
 8004172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004176:	0112      	lsls	r2, r2, #4
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	440b      	add	r3, r1
 800417c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004180:	e00a      	b.n	8004198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	b2da      	uxtb	r2, r3
 8004186:	4908      	ldr	r1, [pc, #32]	; (80041a8 <__NVIC_SetPriority+0x50>)
 8004188:	79fb      	ldrb	r3, [r7, #7]
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	3b04      	subs	r3, #4
 8004190:	0112      	lsls	r2, r2, #4
 8004192:	b2d2      	uxtb	r2, r2
 8004194:	440b      	add	r3, r1
 8004196:	761a      	strb	r2, [r3, #24]
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr
 80041a4:	e000e100 	.word	0xe000e100
 80041a8:	e000ed00 	.word	0xe000ed00

080041ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b089      	sub	sp, #36	; 0x24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f1c3 0307 	rsb	r3, r3, #7
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	bf28      	it	cs
 80041ca:	2304      	movcs	r3, #4
 80041cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	3304      	adds	r3, #4
 80041d2:	2b06      	cmp	r3, #6
 80041d4:	d902      	bls.n	80041dc <NVIC_EncodePriority+0x30>
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	3b03      	subs	r3, #3
 80041da:	e000      	b.n	80041de <NVIC_EncodePriority+0x32>
 80041dc:	2300      	movs	r3, #0
 80041de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e0:	f04f 32ff 	mov.w	r2, #4294967295
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	43da      	mvns	r2, r3
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	401a      	ands	r2, r3
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041f4:	f04f 31ff 	mov.w	r1, #4294967295
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	fa01 f303 	lsl.w	r3, r1, r3
 80041fe:	43d9      	mvns	r1, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004204:	4313      	orrs	r3, r2
         );
}
 8004206:	4618      	mov	r0, r3
 8004208:	3724      	adds	r7, #36	; 0x24
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
	...

08004214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3b01      	subs	r3, #1
 8004220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004224:	d301      	bcc.n	800422a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004226:	2301      	movs	r3, #1
 8004228:	e00f      	b.n	800424a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800422a:	4a0a      	ldr	r2, [pc, #40]	; (8004254 <SysTick_Config+0x40>)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3b01      	subs	r3, #1
 8004230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004232:	210f      	movs	r1, #15
 8004234:	f04f 30ff 	mov.w	r0, #4294967295
 8004238:	f7ff ff8e 	bl	8004158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800423c:	4b05      	ldr	r3, [pc, #20]	; (8004254 <SysTick_Config+0x40>)
 800423e:	2200      	movs	r2, #0
 8004240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004242:	4b04      	ldr	r3, [pc, #16]	; (8004254 <SysTick_Config+0x40>)
 8004244:	2207      	movs	r2, #7
 8004246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	e000e010 	.word	0xe000e010

08004258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff29 	bl	80040b8 <__NVIC_SetPriorityGrouping>
}
 8004266:	bf00      	nop
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800426e:	b580      	push	{r7, lr}
 8004270:	b086      	sub	sp, #24
 8004272:	af00      	add	r7, sp, #0
 8004274:	4603      	mov	r3, r0
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	607a      	str	r2, [r7, #4]
 800427a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004280:	f7ff ff3e 	bl	8004100 <__NVIC_GetPriorityGrouping>
 8004284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	6978      	ldr	r0, [r7, #20]
 800428c:	f7ff ff8e 	bl	80041ac <NVIC_EncodePriority>
 8004290:	4602      	mov	r2, r0
 8004292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004296:	4611      	mov	r1, r2
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff ff5d 	bl	8004158 <__NVIC_SetPriority>
}
 800429e:	bf00      	nop
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b082      	sub	sp, #8
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	4603      	mov	r3, r0
 80042ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff ff31 	bl	800411c <__NVIC_EnableIRQ>
}
 80042ba:	bf00      	nop
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff ffa2 	bl	8004214 <SysTick_Config>
 80042d0:	4603      	mov	r3, r0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042e8:	f7ff fad8 	bl	800389c <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e099      	b.n	800442c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0201 	bic.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004318:	e00f      	b.n	800433a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800431a:	f7ff fabf 	bl	800389c <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b05      	cmp	r3, #5
 8004326:	d908      	bls.n	800433a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2203      	movs	r2, #3
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e078      	b.n	800442c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1e8      	bne.n	800431a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4b38      	ldr	r3, [pc, #224]	; (8004434 <HAL_DMA_Init+0x158>)
 8004354:	4013      	ands	r3, r2
 8004356:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004366:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004372:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800437e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	4313      	orrs	r3, r2
 800438a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004390:	2b04      	cmp	r3, #4
 8004392:	d107      	bne.n	80043a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439c:	4313      	orrs	r3, r2
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f023 0307 	bic.w	r3, r3, #7
 80043ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d117      	bne.n	80043fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00e      	beq.n	80043fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fb0f 	bl	8004a04 <DMA_CheckFifoParam>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d008      	beq.n	80043fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2240      	movs	r2, #64	; 0x40
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043fa:	2301      	movs	r3, #1
 80043fc:	e016      	b.n	800442c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 fac6 	bl	8004998 <DMA_CalcBaseAndBitshift>
 800440c:	4603      	mov	r3, r0
 800440e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004414:	223f      	movs	r2, #63	; 0x3f
 8004416:	409a      	lsls	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3718      	adds	r7, #24
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	f010803f 	.word	0xf010803f

08004438 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800444e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004456:	2b01      	cmp	r3, #1
 8004458:	d101      	bne.n	800445e <HAL_DMA_Start_IT+0x26>
 800445a:	2302      	movs	r3, #2
 800445c:	e040      	b.n	80044e0 <HAL_DMA_Start_IT+0xa8>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b01      	cmp	r3, #1
 8004470:	d12f      	bne.n	80044d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2202      	movs	r2, #2
 8004476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	68b9      	ldr	r1, [r7, #8]
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fa58 	bl	800493c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004490:	223f      	movs	r2, #63	; 0x3f
 8004492:	409a      	lsls	r2, r3
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 0216 	orr.w	r2, r2, #22
 80044a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d007      	beq.n	80044c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0208 	orr.w	r2, r2, #8
 80044be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e005      	b.n	80044de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80044da:	2302      	movs	r3, #2
 80044dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80044de:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3718      	adds	r7, #24
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044f6:	f7ff f9d1 	bl	800389c <HAL_GetTick>
 80044fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004502:	b2db      	uxtb	r3, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d008      	beq.n	800451a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2280      	movs	r2, #128	; 0x80
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e052      	b.n	80045c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 0216 	bic.w	r2, r2, #22
 8004528:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	695a      	ldr	r2, [r3, #20]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004538:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d103      	bne.n	800454a <HAL_DMA_Abort+0x62>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004546:	2b00      	cmp	r3, #0
 8004548:	d007      	beq.n	800455a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f022 0208 	bic.w	r2, r2, #8
 8004558:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0201 	bic.w	r2, r2, #1
 8004568:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800456a:	e013      	b.n	8004594 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800456c:	f7ff f996 	bl	800389c <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b05      	cmp	r3, #5
 8004578:	d90c      	bls.n	8004594 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2220      	movs	r2, #32
 800457e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2203      	movs	r2, #3
 8004584:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e015      	b.n	80045c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e4      	bne.n	800456c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a6:	223f      	movs	r2, #63	; 0x3f
 80045a8:	409a      	lsls	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d004      	beq.n	80045e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2280      	movs	r2, #128	; 0x80
 80045e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e00c      	b.n	8004600 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2205      	movs	r2, #5
 80045ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0201 	bic.w	r2, r2, #1
 80045fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004618:	4b8e      	ldr	r3, [pc, #568]	; (8004854 <HAL_DMA_IRQHandler+0x248>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a8e      	ldr	r2, [pc, #568]	; (8004858 <HAL_DMA_IRQHandler+0x24c>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	0a9b      	lsrs	r3, r3, #10
 8004624:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004636:	2208      	movs	r2, #8
 8004638:	409a      	lsls	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	4013      	ands	r3, r2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d01a      	beq.n	8004678 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0304 	and.w	r3, r3, #4
 800464c:	2b00      	cmp	r3, #0
 800464e:	d013      	beq.n	8004678 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0204 	bic.w	r2, r2, #4
 800465e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004664:	2208      	movs	r2, #8
 8004666:	409a      	lsls	r2, r3
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004670:	f043 0201 	orr.w	r2, r3, #1
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467c:	2201      	movs	r2, #1
 800467e:	409a      	lsls	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4013      	ands	r3, r2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d012      	beq.n	80046ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00b      	beq.n	80046ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469a:	2201      	movs	r2, #1
 800469c:	409a      	lsls	r2, r3
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a6:	f043 0202 	orr.w	r2, r3, #2
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b2:	2204      	movs	r2, #4
 80046b4:	409a      	lsls	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d012      	beq.n	80046e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00b      	beq.n	80046e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d0:	2204      	movs	r2, #4
 80046d2:	409a      	lsls	r2, r3
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046dc:	f043 0204 	orr.w	r2, r3, #4
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e8:	2210      	movs	r2, #16
 80046ea:	409a      	lsls	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4013      	ands	r3, r2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d043      	beq.n	800477c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d03c      	beq.n	800477c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004706:	2210      	movs	r2, #16
 8004708:	409a      	lsls	r2, r3
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d018      	beq.n	800474e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d108      	bne.n	800473c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d024      	beq.n	800477c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	4798      	blx	r3
 800473a:	e01f      	b.n	800477c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004740:	2b00      	cmp	r3, #0
 8004742:	d01b      	beq.n	800477c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	4798      	blx	r3
 800474c:	e016      	b.n	800477c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004758:	2b00      	cmp	r3, #0
 800475a:	d107      	bne.n	800476c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0208 	bic.w	r2, r2, #8
 800476a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004780:	2220      	movs	r2, #32
 8004782:	409a      	lsls	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 808f 	beq.w	80048ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0310 	and.w	r3, r3, #16
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 8087 	beq.w	80048ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a2:	2220      	movs	r2, #32
 80047a4:	409a      	lsls	r2, r3
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b05      	cmp	r3, #5
 80047b4:	d136      	bne.n	8004824 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0216 	bic.w	r2, r2, #22
 80047c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d103      	bne.n	80047e6 <HAL_DMA_IRQHandler+0x1da>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d007      	beq.n	80047f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0208 	bic.w	r2, r2, #8
 80047f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fa:	223f      	movs	r2, #63	; 0x3f
 80047fc:	409a      	lsls	r2, r3
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004816:	2b00      	cmp	r3, #0
 8004818:	d07e      	beq.n	8004918 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	4798      	blx	r3
        }
        return;
 8004822:	e079      	b.n	8004918 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d01d      	beq.n	800486e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10d      	bne.n	800485c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004844:	2b00      	cmp	r3, #0
 8004846:	d031      	beq.n	80048ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	4798      	blx	r3
 8004850:	e02c      	b.n	80048ac <HAL_DMA_IRQHandler+0x2a0>
 8004852:	bf00      	nop
 8004854:	20000008 	.word	0x20000008
 8004858:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d023      	beq.n	80048ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	4798      	blx	r3
 800486c:	e01e      	b.n	80048ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10f      	bne.n	800489c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0210 	bic.w	r2, r2, #16
 800488a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d003      	beq.n	80048ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d032      	beq.n	800491a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d022      	beq.n	8004906 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2205      	movs	r2, #5
 80048c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0201 	bic.w	r2, r2, #1
 80048d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	3301      	adds	r3, #1
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d307      	bcc.n	80048f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f2      	bne.n	80048d8 <HAL_DMA_IRQHandler+0x2cc>
 80048f2:	e000      	b.n	80048f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80048f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800490a:	2b00      	cmp	r3, #0
 800490c:	d005      	beq.n	800491a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	4798      	blx	r3
 8004916:	e000      	b.n	800491a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004918:	bf00      	nop
    }
  }
}
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800492e:	b2db      	uxtb	r3, r3
}
 8004930:	4618      	mov	r0, r3
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004958:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	2b40      	cmp	r3, #64	; 0x40
 8004968:	d108      	bne.n	800497c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800497a:	e007      	b.n	800498c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	60da      	str	r2, [r3, #12]
}
 800498c:	bf00      	nop
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004998:	b480      	push	{r7}
 800499a:	b085      	sub	sp, #20
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	3b10      	subs	r3, #16
 80049a8:	4a14      	ldr	r2, [pc, #80]	; (80049fc <DMA_CalcBaseAndBitshift+0x64>)
 80049aa:	fba2 2303 	umull	r2, r3, r2, r3
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80049b2:	4a13      	ldr	r2, [pc, #76]	; (8004a00 <DMA_CalcBaseAndBitshift+0x68>)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4413      	add	r3, r2
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d909      	bls.n	80049da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049ce:	f023 0303 	bic.w	r3, r3, #3
 80049d2:	1d1a      	adds	r2, r3, #4
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	659a      	str	r2, [r3, #88]	; 0x58
 80049d8:	e007      	b.n	80049ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049e2:	f023 0303 	bic.w	r3, r3, #3
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	aaaaaaab 	.word	0xaaaaaaab
 8004a00:	08012f68 	.word	0x08012f68

08004a04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d11f      	bne.n	8004a5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	2b03      	cmp	r3, #3
 8004a22:	d856      	bhi.n	8004ad2 <DMA_CheckFifoParam+0xce>
 8004a24:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <DMA_CheckFifoParam+0x28>)
 8004a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2a:	bf00      	nop
 8004a2c:	08004a3d 	.word	0x08004a3d
 8004a30:	08004a4f 	.word	0x08004a4f
 8004a34:	08004a3d 	.word	0x08004a3d
 8004a38:	08004ad3 	.word	0x08004ad3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d046      	beq.n	8004ad6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a4c:	e043      	b.n	8004ad6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a52:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a56:	d140      	bne.n	8004ada <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a5c:	e03d      	b.n	8004ada <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a66:	d121      	bne.n	8004aac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2b03      	cmp	r3, #3
 8004a6c:	d837      	bhi.n	8004ade <DMA_CheckFifoParam+0xda>
 8004a6e:	a201      	add	r2, pc, #4	; (adr r2, 8004a74 <DMA_CheckFifoParam+0x70>)
 8004a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a74:	08004a85 	.word	0x08004a85
 8004a78:	08004a8b 	.word	0x08004a8b
 8004a7c:	08004a85 	.word	0x08004a85
 8004a80:	08004a9d 	.word	0x08004a9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
      break;
 8004a88:	e030      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d025      	beq.n	8004ae2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a9a:	e022      	b.n	8004ae2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004aa4:	d11f      	bne.n	8004ae6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004aaa:	e01c      	b.n	8004ae6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d903      	bls.n	8004aba <DMA_CheckFifoParam+0xb6>
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d003      	beq.n	8004ac0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ab8:	e018      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	73fb      	strb	r3, [r7, #15]
      break;
 8004abe:	e015      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00e      	beq.n	8004aea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	73fb      	strb	r3, [r7, #15]
      break;
 8004ad0:	e00b      	b.n	8004aea <DMA_CheckFifoParam+0xe6>
      break;
 8004ad2:	bf00      	nop
 8004ad4:	e00a      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;
 8004ad6:	bf00      	nop
 8004ad8:	e008      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;
 8004ada:	bf00      	nop
 8004adc:	e006      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;
 8004ade:	bf00      	nop
 8004ae0:	e004      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;
 8004ae2:	bf00      	nop
 8004ae4:	e002      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;   
 8004ae6:	bf00      	nop
 8004ae8:	e000      	b.n	8004aec <DMA_CheckFifoParam+0xe8>
      break;
 8004aea:	bf00      	nop
    }
  } 
  
  return status; 
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop

08004afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b089      	sub	sp, #36	; 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b12:	2300      	movs	r3, #0
 8004b14:	61fb      	str	r3, [r7, #28]
 8004b16:	e159      	b.n	8004dcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b18:	2201      	movs	r2, #1
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	f040 8148 	bne.w	8004dc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d005      	beq.n	8004b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d130      	bne.n	8004bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	2203      	movs	r2, #3
 8004b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4013      	ands	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b84:	2201      	movs	r2, #1
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	4013      	ands	r3, r2
 8004b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	f003 0201 	and.w	r2, r3, #1
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	2b03      	cmp	r3, #3
 8004bba:	d017      	beq.n	8004bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	2203      	movs	r2, #3
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	43db      	mvns	r3, r3
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d123      	bne.n	8004c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	08da      	lsrs	r2, r3, #3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3208      	adds	r2, #8
 8004c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	220f      	movs	r2, #15
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	08da      	lsrs	r2, r3, #3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	3208      	adds	r2, #8
 8004c3a:	69b9      	ldr	r1, [r7, #24]
 8004c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	4013      	ands	r3, r2
 8004c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 0203 	and.w	r2, r3, #3
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 80a2 	beq.w	8004dc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c82:	2300      	movs	r3, #0
 8004c84:	60fb      	str	r3, [r7, #12]
 8004c86:	4b57      	ldr	r3, [pc, #348]	; (8004de4 <HAL_GPIO_Init+0x2e8>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	4a56      	ldr	r2, [pc, #344]	; (8004de4 <HAL_GPIO_Init+0x2e8>)
 8004c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c90:	6453      	str	r3, [r2, #68]	; 0x44
 8004c92:	4b54      	ldr	r3, [pc, #336]	; (8004de4 <HAL_GPIO_Init+0x2e8>)
 8004c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c9e:	4a52      	ldr	r2, [pc, #328]	; (8004de8 <HAL_GPIO_Init+0x2ec>)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	089b      	lsrs	r3, r3, #2
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0303 	and.w	r3, r3, #3
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	220f      	movs	r2, #15
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a49      	ldr	r2, [pc, #292]	; (8004dec <HAL_GPIO_Init+0x2f0>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d019      	beq.n	8004cfe <HAL_GPIO_Init+0x202>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a48      	ldr	r2, [pc, #288]	; (8004df0 <HAL_GPIO_Init+0x2f4>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d013      	beq.n	8004cfa <HAL_GPIO_Init+0x1fe>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a47      	ldr	r2, [pc, #284]	; (8004df4 <HAL_GPIO_Init+0x2f8>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d00d      	beq.n	8004cf6 <HAL_GPIO_Init+0x1fa>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a46      	ldr	r2, [pc, #280]	; (8004df8 <HAL_GPIO_Init+0x2fc>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d007      	beq.n	8004cf2 <HAL_GPIO_Init+0x1f6>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a45      	ldr	r2, [pc, #276]	; (8004dfc <HAL_GPIO_Init+0x300>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d101      	bne.n	8004cee <HAL_GPIO_Init+0x1f2>
 8004cea:	2304      	movs	r3, #4
 8004cec:	e008      	b.n	8004d00 <HAL_GPIO_Init+0x204>
 8004cee:	2307      	movs	r3, #7
 8004cf0:	e006      	b.n	8004d00 <HAL_GPIO_Init+0x204>
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e004      	b.n	8004d00 <HAL_GPIO_Init+0x204>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e002      	b.n	8004d00 <HAL_GPIO_Init+0x204>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <HAL_GPIO_Init+0x204>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	f002 0203 	and.w	r2, r2, #3
 8004d06:	0092      	lsls	r2, r2, #2
 8004d08:	4093      	lsls	r3, r2
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d10:	4935      	ldr	r1, [pc, #212]	; (8004de8 <HAL_GPIO_Init+0x2ec>)
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	089b      	lsrs	r3, r3, #2
 8004d16:	3302      	adds	r3, #2
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d1e:	4b38      	ldr	r3, [pc, #224]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	43db      	mvns	r3, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d42:	4a2f      	ldr	r2, [pc, #188]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d48:	4b2d      	ldr	r3, [pc, #180]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	43db      	mvns	r3, r3
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	4013      	ands	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d003      	beq.n	8004d6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d6c:	4a24      	ldr	r2, [pc, #144]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d72:	4b23      	ldr	r3, [pc, #140]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	43db      	mvns	r3, r3
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d96:	4a1a      	ldr	r2, [pc, #104]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d9c:	4b18      	ldr	r3, [pc, #96]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	43db      	mvns	r3, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4013      	ands	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004dc0:	4a0f      	ldr	r2, [pc, #60]	; (8004e00 <HAL_GPIO_Init+0x304>)
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	61fb      	str	r3, [r7, #28]
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	2b0f      	cmp	r3, #15
 8004dd0:	f67f aea2 	bls.w	8004b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop
 8004dd8:	3724      	adds	r7, #36	; 0x24
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40013800 	.word	0x40013800
 8004dec:	40020000 	.word	0x40020000
 8004df0:	40020400 	.word	0x40020400
 8004df4:	40020800 	.word	0x40020800
 8004df8:	40020c00 	.word	0x40020c00
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	40013c00 	.word	0x40013c00

08004e04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691a      	ldr	r2, [r3, #16]
 8004e14:	887b      	ldrh	r3, [r7, #2]
 8004e16:	4013      	ands	r3, r2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	73fb      	strb	r3, [r7, #15]
 8004e20:	e001      	b.n	8004e26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e22:	2300      	movs	r3, #0
 8004e24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	807b      	strh	r3, [r7, #2]
 8004e40:	4613      	mov	r3, r2
 8004e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e44:	787b      	ldrb	r3, [r7, #1]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e4a:	887a      	ldrh	r2, [r7, #2]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e50:	e003      	b.n	8004e5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e52:	887b      	ldrh	r3, [r7, #2]
 8004e54:	041a      	lsls	r2, r3, #16
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	619a      	str	r2, [r3, #24]
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e12b      	b.n	80050d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d106      	bne.n	8004e94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f7fc feb2 	bl	8001bf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2224      	movs	r2, #36	; 0x24
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 0201 	bic.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004eba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004eca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ecc:	f003 fe8a 	bl	8008be4 <HAL_RCC_GetPCLK1Freq>
 8004ed0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	4a81      	ldr	r2, [pc, #516]	; (80050dc <HAL_I2C_Init+0x274>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d807      	bhi.n	8004eec <HAL_I2C_Init+0x84>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4a80      	ldr	r2, [pc, #512]	; (80050e0 <HAL_I2C_Init+0x278>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	bf94      	ite	ls
 8004ee4:	2301      	movls	r3, #1
 8004ee6:	2300      	movhi	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	e006      	b.n	8004efa <HAL_I2C_Init+0x92>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4a7d      	ldr	r2, [pc, #500]	; (80050e4 <HAL_I2C_Init+0x27c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	bf94      	ite	ls
 8004ef4:	2301      	movls	r3, #1
 8004ef6:	2300      	movhi	r3, #0
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e0e7      	b.n	80050d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	4a78      	ldr	r2, [pc, #480]	; (80050e8 <HAL_I2C_Init+0x280>)
 8004f06:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0a:	0c9b      	lsrs	r3, r3, #18
 8004f0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	4a6a      	ldr	r2, [pc, #424]	; (80050dc <HAL_I2C_Init+0x274>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d802      	bhi.n	8004f3c <HAL_I2C_Init+0xd4>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	e009      	b.n	8004f50 <HAL_I2C_Init+0xe8>
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f42:	fb02 f303 	mul.w	r3, r2, r3
 8004f46:	4a69      	ldr	r2, [pc, #420]	; (80050ec <HAL_I2C_Init+0x284>)
 8004f48:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4c:	099b      	lsrs	r3, r3, #6
 8004f4e:	3301      	adds	r3, #1
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	430b      	orrs	r3, r1
 8004f56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	495c      	ldr	r1, [pc, #368]	; (80050dc <HAL_I2C_Init+0x274>)
 8004f6c:	428b      	cmp	r3, r1
 8004f6e:	d819      	bhi.n	8004fa4 <HAL_I2C_Init+0x13c>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	1e59      	subs	r1, r3, #1
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f7e:	1c59      	adds	r1, r3, #1
 8004f80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f84:	400b      	ands	r3, r1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <HAL_I2C_Init+0x138>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	1e59      	subs	r1, r3, #1
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	005b      	lsls	r3, r3, #1
 8004f94:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f98:	3301      	adds	r3, #1
 8004f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f9e:	e051      	b.n	8005044 <HAL_I2C_Init+0x1dc>
 8004fa0:	2304      	movs	r3, #4
 8004fa2:	e04f      	b.n	8005044 <HAL_I2C_Init+0x1dc>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d111      	bne.n	8004fd0 <HAL_I2C_Init+0x168>
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	1e58      	subs	r0, r3, #1
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6859      	ldr	r1, [r3, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	440b      	add	r3, r1
 8004fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	bf0c      	ite	eq
 8004fc8:	2301      	moveq	r3, #1
 8004fca:	2300      	movne	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	e012      	b.n	8004ff6 <HAL_I2C_Init+0x18e>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	1e58      	subs	r0, r3, #1
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6859      	ldr	r1, [r3, #4]
 8004fd8:	460b      	mov	r3, r1
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	440b      	add	r3, r1
 8004fde:	0099      	lsls	r1, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	bf0c      	ite	eq
 8004ff0:	2301      	moveq	r3, #1
 8004ff2:	2300      	movne	r3, #0
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_I2C_Init+0x196>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e022      	b.n	8005044 <HAL_I2C_Init+0x1dc>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10e      	bne.n	8005024 <HAL_I2C_Init+0x1bc>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1e58      	subs	r0, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6859      	ldr	r1, [r3, #4]
 800500e:	460b      	mov	r3, r1
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	440b      	add	r3, r1
 8005014:	fbb0 f3f3 	udiv	r3, r0, r3
 8005018:	3301      	adds	r3, #1
 800501a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800501e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005022:	e00f      	b.n	8005044 <HAL_I2C_Init+0x1dc>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1e58      	subs	r0, r3, #1
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6859      	ldr	r1, [r3, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	0099      	lsls	r1, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	fbb0 f3f3 	udiv	r3, r0, r3
 800503a:	3301      	adds	r3, #1
 800503c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005040:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	6809      	ldr	r1, [r1, #0]
 8005048:	4313      	orrs	r3, r2
 800504a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69da      	ldr	r2, [r3, #28]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	430a      	orrs	r2, r1
 8005066:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005072:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6911      	ldr	r1, [r2, #16]
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	68d2      	ldr	r2, [r2, #12]
 800507e:	4311      	orrs	r1, r2
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	430b      	orrs	r3, r1
 8005086:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695a      	ldr	r2, [r3, #20]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	430a      	orrs	r2, r1
 80050a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2220      	movs	r2, #32
 80050be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	000186a0 	.word	0x000186a0
 80050e0:	001e847f 	.word	0x001e847f
 80050e4:	003d08ff 	.word	0x003d08ff
 80050e8:	431bde83 	.word	0x431bde83
 80050ec:	10624dd3 	.word	0x10624dd3

080050f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	607a      	str	r2, [r7, #4]
 80050fa:	461a      	mov	r2, r3
 80050fc:	460b      	mov	r3, r1
 80050fe:	817b      	strh	r3, [r7, #10]
 8005100:	4613      	mov	r3, r2
 8005102:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005104:	f7fe fbca 	bl	800389c <HAL_GetTick>
 8005108:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b20      	cmp	r3, #32
 8005114:	f040 80e0 	bne.w	80052d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	2319      	movs	r3, #25
 800511e:	2201      	movs	r2, #1
 8005120:	4970      	ldr	r1, [pc, #448]	; (80052e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f001 fcdc 	bl	8006ae0 <I2C_WaitOnFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
 8005130:	e0d3      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_I2C_Master_Transmit+0x50>
 800513c:	2302      	movs	r3, #2
 800513e:	e0cc      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d007      	beq.n	8005166 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0201 	orr.w	r2, r2, #1
 8005164:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005174:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2221      	movs	r2, #33	; 0x21
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2210      	movs	r2, #16
 8005182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	893a      	ldrh	r2, [r7, #8]
 8005196:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4a50      	ldr	r2, [pc, #320]	; (80052e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80051a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051a8:	8979      	ldrh	r1, [r7, #10]
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	6a3a      	ldr	r2, [r7, #32]
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f001 fb6c 	bl	800688c <I2C_MasterRequestWrite>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e08d      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051be:	2300      	movs	r3, #0
 80051c0:	613b      	str	r3, [r7, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	613b      	str	r3, [r7, #16]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	613b      	str	r3, [r7, #16]
 80051d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80051d4:	e066      	b.n	80052a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	6a39      	ldr	r1, [r7, #32]
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f001 fd56 	bl	8006c8c <I2C_WaitOnTXEFlagUntilTimeout>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00d      	beq.n	8005202 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d107      	bne.n	80051fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e06b      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005206:	781a      	ldrb	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800522a:	3b01      	subs	r3, #1
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	f003 0304 	and.w	r3, r3, #4
 800523c:	2b04      	cmp	r3, #4
 800523e:	d11b      	bne.n	8005278 <HAL_I2C_Master_Transmit+0x188>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	2b00      	cmp	r3, #0
 8005246:	d017      	beq.n	8005278 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524c:	781a      	ldrb	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	6a39      	ldr	r1, [r7, #32]
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f001 fd46 	bl	8006d0e <I2C_WaitOnBTFFlagUntilTimeout>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00d      	beq.n	80052a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	2b04      	cmp	r3, #4
 800528e:	d107      	bne.n	80052a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800529e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e01a      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d194      	bne.n	80051d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e000      	b.n	80052da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80052d8:	2302      	movs	r3, #2
  }
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	00100002 	.word	0x00100002
 80052e8:	ffff0000 	.word	0xffff0000

080052ec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b088      	sub	sp, #32
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005304:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800530c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005314:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005316:	7bfb      	ldrb	r3, [r7, #15]
 8005318:	2b10      	cmp	r3, #16
 800531a:	d003      	beq.n	8005324 <HAL_I2C_EV_IRQHandler+0x38>
 800531c:	7bfb      	ldrb	r3, [r7, #15]
 800531e:	2b40      	cmp	r3, #64	; 0x40
 8005320:	f040 80c1 	bne.w	80054a6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10d      	bne.n	800535a <HAL_I2C_EV_IRQHandler+0x6e>
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005344:	d003      	beq.n	800534e <HAL_I2C_EV_IRQHandler+0x62>
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800534c:	d101      	bne.n	8005352 <HAL_I2C_EV_IRQHandler+0x66>
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <HAL_I2C_EV_IRQHandler+0x68>
 8005352:	2300      	movs	r3, #0
 8005354:	2b01      	cmp	r3, #1
 8005356:	f000 8132 	beq.w	80055be <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00c      	beq.n	800537e <HAL_I2C_EV_IRQHandler+0x92>
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	0a5b      	lsrs	r3, r3, #9
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b00      	cmp	r3, #0
 800536e:	d006      	beq.n	800537e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f001 fd6e 	bl	8006e52 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fcdc 	bl	8005d34 <I2C_Master_SB>
 800537c:	e092      	b.n	80054a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	08db      	lsrs	r3, r3, #3
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d009      	beq.n	800539e <HAL_I2C_EV_IRQHandler+0xb2>
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	0a5b      	lsrs	r3, r3, #9
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 fd52 	bl	8005e40 <I2C_Master_ADD10>
 800539c:	e082      	b.n	80054a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	085b      	lsrs	r3, r3, #1
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d009      	beq.n	80053be <HAL_I2C_EV_IRQHandler+0xd2>
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	0a5b      	lsrs	r3, r3, #9
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fd6c 	bl	8005e94 <I2C_Master_ADDR>
 80053bc:	e072      	b.n	80054a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	089b      	lsrs	r3, r3, #2
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d03b      	beq.n	8005442 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053d8:	f000 80f3 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	09db      	lsrs	r3, r3, #7
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00f      	beq.n	8005408 <HAL_I2C_EV_IRQHandler+0x11c>
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	0a9b      	lsrs	r3, r3, #10
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d009      	beq.n	8005408 <HAL_I2C_EV_IRQHandler+0x11c>
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	089b      	lsrs	r3, r3, #2
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d103      	bne.n	8005408 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f94c 	bl	800569e <I2C_MasterTransmit_TXE>
 8005406:	e04d      	b.n	80054a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	089b      	lsrs	r3, r3, #2
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 80d6 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	0a5b      	lsrs	r3, r3, #9
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 80cf 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005424:	7bbb      	ldrb	r3, [r7, #14]
 8005426:	2b21      	cmp	r3, #33	; 0x21
 8005428:	d103      	bne.n	8005432 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f9d3 	bl	80057d6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005430:	e0c7      	b.n	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005432:	7bfb      	ldrb	r3, [r7, #15]
 8005434:	2b40      	cmp	r3, #64	; 0x40
 8005436:	f040 80c4 	bne.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fa41 	bl	80058c2 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005440:	e0bf      	b.n	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800544c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005450:	f000 80b7 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	099b      	lsrs	r3, r3, #6
 8005458:	f003 0301 	and.w	r3, r3, #1
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00f      	beq.n	8005480 <HAL_I2C_EV_IRQHandler+0x194>
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	0a9b      	lsrs	r3, r3, #10
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d009      	beq.n	8005480 <HAL_I2C_EV_IRQHandler+0x194>
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	089b      	lsrs	r3, r3, #2
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	d103      	bne.n	8005480 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 fab6 	bl	80059ea <I2C_MasterReceive_RXNE>
 800547e:	e011      	b.n	80054a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	089b      	lsrs	r3, r3, #2
 8005484:	f003 0301 	and.w	r3, r3, #1
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 809a 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	0a5b      	lsrs	r3, r3, #9
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 8093 	beq.w	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fb5f 	bl	8005b60 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054a2:	e08e      	b.n	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80054a4:	e08d      	b.n	80055c2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d004      	beq.n	80054b8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	e007      	b.n	80054c8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	699b      	ldr	r3, [r3, #24]
 80054be:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d012      	beq.n	80054fa <HAL_I2C_EV_IRQHandler+0x20e>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	0a5b      	lsrs	r3, r3, #9
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00c      	beq.n	80054fa <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80054f0:	69b9      	ldr	r1, [r7, #24]
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 ff1d 	bl	8006332 <I2C_Slave_ADDR>
 80054f8:	e066      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	091b      	lsrs	r3, r3, #4
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d009      	beq.n	800551a <HAL_I2C_EV_IRQHandler+0x22e>
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	0a5b      	lsrs	r3, r3, #9
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 ff58 	bl	80063c8 <I2C_Slave_STOPF>
 8005518:	e056      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800551a:	7bbb      	ldrb	r3, [r7, #14]
 800551c:	2b21      	cmp	r3, #33	; 0x21
 800551e:	d002      	beq.n	8005526 <HAL_I2C_EV_IRQHandler+0x23a>
 8005520:	7bbb      	ldrb	r3, [r7, #14]
 8005522:	2b29      	cmp	r3, #41	; 0x29
 8005524:	d125      	bne.n	8005572 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	09db      	lsrs	r3, r3, #7
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00f      	beq.n	8005552 <HAL_I2C_EV_IRQHandler+0x266>
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	0a9b      	lsrs	r3, r3, #10
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d009      	beq.n	8005552 <HAL_I2C_EV_IRQHandler+0x266>
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	089b      	lsrs	r3, r3, #2
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d103      	bne.n	8005552 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fe33 	bl	80061b6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005550:	e039      	b.n	80055c6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	089b      	lsrs	r3, r3, #2
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b00      	cmp	r3, #0
 800555c:	d033      	beq.n	80055c6 <HAL_I2C_EV_IRQHandler+0x2da>
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	0a5b      	lsrs	r3, r3, #9
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d02d      	beq.n	80055c6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fe60 	bl	8006230 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005570:	e029      	b.n	80055c6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	099b      	lsrs	r3, r3, #6
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00f      	beq.n	800559e <HAL_I2C_EV_IRQHandler+0x2b2>
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	0a9b      	lsrs	r3, r3, #10
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d009      	beq.n	800559e <HAL_I2C_EV_IRQHandler+0x2b2>
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	089b      	lsrs	r3, r3, #2
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d103      	bne.n	800559e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fe6b 	bl	8006272 <I2C_SlaveReceive_RXNE>
 800559c:	e014      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	089b      	lsrs	r3, r3, #2
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00e      	beq.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	0a5b      	lsrs	r3, r3, #9
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d008      	beq.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 fe99 	bl	80062ee <I2C_SlaveReceive_BTF>
 80055bc:	e004      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80055be:	bf00      	nop
 80055c0:	e002      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055c2:	bf00      	nop
 80055c4:	e000      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055c6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80055c8:	3720      	adds	r7, #32
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b083      	sub	sp, #12
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80055fe:	bf00      	nop
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800560a:	b480      	push	{r7}
 800560c:	b083      	sub	sp, #12
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005612:	bf00      	nop
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800561e:	b480      	push	{r7}
 8005620:	b083      	sub	sp, #12
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	460b      	mov	r3, r1
 8005628:	70fb      	strb	r3, [r7, #3]
 800562a:	4613      	mov	r3, r2
 800562c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800567e:	bf00      	nop
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr

0800568a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b084      	sub	sp, #16
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056b4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d150      	bne.n	8005766 <I2C_MasterTransmit_TXE+0xc8>
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	2b21      	cmp	r3, #33	; 0x21
 80056c8:	d14d      	bne.n	8005766 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d01d      	beq.n	800570c <I2C_MasterTransmit_TXE+0x6e>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	d01a      	beq.n	800570c <I2C_MasterTransmit_TXE+0x6e>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056dc:	d016      	beq.n	800570c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056ec:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2211      	movs	r2, #17
 80056f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff ff62 	bl	80055ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800570a:	e060      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800571a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800572a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2220      	movs	r2, #32
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b40      	cmp	r3, #64	; 0x40
 8005744:	d107      	bne.n	8005756 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7ff ff7d 	bl	800564e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005754:	e03b      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7ff ff35 	bl	80055ce <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005764:	e033      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005766:	7bfb      	ldrb	r3, [r7, #15]
 8005768:	2b21      	cmp	r3, #33	; 0x21
 800576a:	d005      	beq.n	8005778 <I2C_MasterTransmit_TXE+0xda>
 800576c:	7bbb      	ldrb	r3, [r7, #14]
 800576e:	2b40      	cmp	r3, #64	; 0x40
 8005770:	d12d      	bne.n	80057ce <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005772:	7bfb      	ldrb	r3, [r7, #15]
 8005774:	2b22      	cmp	r3, #34	; 0x22
 8005776:	d12a      	bne.n	80057ce <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800577c:	b29b      	uxth	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d108      	bne.n	8005794 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005790:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005792:	e01c      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b40      	cmp	r3, #64	; 0x40
 800579e:	d103      	bne.n	80057a8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f88e 	bl	80058c2 <I2C_MemoryTransmit_TXE_BTF>
}
 80057a6:	e012      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	781a      	ldrb	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80057cc:	e7ff      	b.n	80057ce <I2C_MasterTransmit_TXE+0x130>
 80057ce:	bf00      	nop
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b084      	sub	sp, #16
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b21      	cmp	r3, #33	; 0x21
 80057ee:	d164      	bne.n	80058ba <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d012      	beq.n	8005820 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	781a      	ldrb	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800581e:	e04c      	b.n	80058ba <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d01d      	beq.n	8005862 <I2C_MasterTransmit_BTF+0x8c>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b20      	cmp	r3, #32
 800582a:	d01a      	beq.n	8005862 <I2C_MasterTransmit_BTF+0x8c>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005832:	d016      	beq.n	8005862 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005842:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2211      	movs	r2, #17
 8005848:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2220      	movs	r2, #32
 8005856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff feb7 	bl	80055ce <HAL_I2C_MasterTxCpltCallback>
}
 8005860:	e02b      	b.n	80058ba <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685a      	ldr	r2, [r3, #4]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005870:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005880:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2220      	movs	r2, #32
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b40      	cmp	r3, #64	; 0x40
 800589a:	d107      	bne.n	80058ac <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f7ff fed2 	bl	800564e <HAL_I2C_MemTxCpltCallback>
}
 80058aa:	e006      	b.n	80058ba <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff fe8a 	bl	80055ce <HAL_I2C_MasterTxCpltCallback>
}
 80058ba:	bf00      	nop
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b084      	sub	sp, #16
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d11d      	bne.n	8005916 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d10b      	bne.n	80058fa <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f2:	1c9a      	adds	r2, r3, #2
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80058f8:	e073      	b.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058fe:	b29b      	uxth	r3, r3
 8005900:	121b      	asrs	r3, r3, #8
 8005902:	b2da      	uxtb	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800590e:	1c5a      	adds	r2, r3, #1
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005914:	e065      	b.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800591a:	2b01      	cmp	r3, #1
 800591c:	d10b      	bne.n	8005936 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005922:	b2da      	uxtb	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592e:	1c5a      	adds	r2, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005934:	e055      	b.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593a:	2b02      	cmp	r3, #2
 800593c:	d151      	bne.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800593e:	7bfb      	ldrb	r3, [r7, #15]
 8005940:	2b22      	cmp	r3, #34	; 0x22
 8005942:	d10d      	bne.n	8005960 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005952:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800595e:	e040      	b.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005964:	b29b      	uxth	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d015      	beq.n	8005996 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800596a:	7bfb      	ldrb	r3, [r7, #15]
 800596c:	2b21      	cmp	r3, #33	; 0x21
 800596e:	d112      	bne.n	8005996 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	781a      	ldrb	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800598a:	b29b      	uxth	r3, r3
 800598c:	3b01      	subs	r3, #1
 800598e:	b29a      	uxth	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005994:	e025      	b.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800599a:	b29b      	uxth	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	d120      	bne.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
 80059a2:	2b21      	cmp	r3, #33	; 0x21
 80059a4:	d11d      	bne.n	80059e2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80059b4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff fe36 	bl	800564e <HAL_I2C_MemTxCpltCallback>
}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b22      	cmp	r3, #34	; 0x22
 80059fc:	f040 80ac 	bne.w	8005b58 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b03      	cmp	r3, #3
 8005a0c:	d921      	bls.n	8005a52 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	b2d2      	uxtb	r2, r2
 8005a1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	f040 808c 	bne.w	8005b58 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a4e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005a50:	e082      	b.n	8005b58 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d075      	beq.n	8005b46 <I2C_MasterReceive_RXNE+0x15c>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d002      	beq.n	8005a66 <I2C_MasterReceive_RXNE+0x7c>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d16f      	bne.n	8005b46 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f001 f992 	bl	8006d90 <I2C_WaitOnSTOPRequestThroughIT>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d142      	bne.n	8005af8 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a80:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a90:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691a      	ldr	r2, [r3, #16]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	b2d2      	uxtb	r2, r2
 8005a9e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b40      	cmp	r3, #64	; 0x40
 8005aca:	d10a      	bne.n	8005ae2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7ff fdc1 	bl	8005662 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ae0:	e03a      	b.n	8005b58 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2212      	movs	r2, #18
 8005aee:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff fd76 	bl	80055e2 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005af6:	e02f      	b.n	8005b58 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b06:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2220      	movs	r2, #32
 8005b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7ff fd99 	bl	8005676 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005b44:	e008      	b.n	8005b58 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b54:	605a      	str	r2, [r3, #4]
}
 8005b56:	e7ff      	b.n	8005b58 <I2C_MasterReceive_RXNE+0x16e>
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	2b04      	cmp	r3, #4
 8005b76:	d11b      	bne.n	8005bb0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b86:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691a      	ldr	r2, [r3, #16]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005bae:	e0bd      	b.n	8005d2c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b03      	cmp	r3, #3
 8005bb8:	d129      	bne.n	8005c0e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d00a      	beq.n	8005be6 <I2C_MasterReceive_BTF+0x86>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d007      	beq.n	8005be6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005be4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	691a      	ldr	r2, [r3, #16]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf0:	b2d2      	uxtb	r2, r2
 8005bf2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf8:	1c5a      	adds	r2, r3, #1
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	3b01      	subs	r3, #1
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005c0c:	e08e      	b.n	8005d2c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d176      	bne.n	8005d06 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d002      	beq.n	8005c24 <I2C_MasterReceive_BTF+0xc4>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d108      	bne.n	8005c36 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	e019      	b.n	8005c6a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d002      	beq.n	8005c42 <I2C_MasterReceive_BTF+0xe2>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d108      	bne.n	8005c54 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	e00a      	b.n	8005c6a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d007      	beq.n	8005c6a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c68:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c74:	b2d2      	uxtb	r2, r2
 8005c76:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	691a      	ldr	r2, [r3, #16]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9a:	b2d2      	uxtb	r2, r2
 8005c9c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca2:	1c5a      	adds	r2, r3, #1
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005cc4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b40      	cmp	r3, #64	; 0x40
 8005cd8:	d10a      	bne.n	8005cf0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff fcba 	bl	8005662 <HAL_I2C_MemRxCpltCallback>
}
 8005cee:	e01d      	b.n	8005d2c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2212      	movs	r2, #18
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7ff fc6f 	bl	80055e2 <HAL_I2C_MasterRxCpltCallback>
}
 8005d04:	e012      	b.n	8005d2c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	691a      	ldr	r2, [r3, #16]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b40      	cmp	r3, #64	; 0x40
 8005d46:	d117      	bne.n	8005d78 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d109      	bne.n	8005d64 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	461a      	mov	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d60:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005d62:	e067      	b.n	8005e34 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f043 0301 	orr.w	r3, r3, #1
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	611a      	str	r2, [r3, #16]
}
 8005d76:	e05d      	b.n	8005e34 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d80:	d133      	bne.n	8005dea <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b21      	cmp	r3, #33	; 0x21
 8005d8c:	d109      	bne.n	8005da2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	461a      	mov	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d9e:	611a      	str	r2, [r3, #16]
 8005da0:	e008      	b.n	8005db4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	b2da      	uxtb	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d004      	beq.n	8005dc6 <I2C_Master_SB+0x92>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d108      	bne.n	8005dd8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d032      	beq.n	8005e34 <I2C_Master_SB+0x100>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d02d      	beq.n	8005e34 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005de6:	605a      	str	r2, [r3, #4]
}
 8005de8:	e024      	b.n	8005e34 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10e      	bne.n	8005e10 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	11db      	asrs	r3, r3, #7
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	f003 0306 	and.w	r3, r3, #6
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	f063 030f 	orn	r3, r3, #15
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	611a      	str	r2, [r3, #16]
}
 8005e0e:	e011      	b.n	8005e34 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d10d      	bne.n	8005e34 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	11db      	asrs	r3, r3, #7
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0306 	and.w	r3, r3, #6
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	f063 030e 	orn	r3, r3, #14
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	611a      	str	r2, [r3, #16]
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d004      	beq.n	8005e66 <I2C_Master_ADD10+0x26>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d108      	bne.n	8005e78 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00c      	beq.n	8005e88 <I2C_Master_ADD10+0x48>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d007      	beq.n	8005e88 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e86:	605a      	str	r2, [r3, #4]
  }
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b091      	sub	sp, #68	; 0x44
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ea2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eaa:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b22      	cmp	r3, #34	; 0x22
 8005ebc:	f040 8169 	bne.w	8006192 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10f      	bne.n	8005ee8 <I2C_Master_ADDR+0x54>
 8005ec8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005ecc:	2b40      	cmp	r3, #64	; 0x40
 8005ece:	d10b      	bne.n	8005ee8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	633b      	str	r3, [r7, #48]	; 0x30
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	633b      	str	r3, [r7, #48]	; 0x30
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699b      	ldr	r3, [r3, #24]
 8005ee2:	633b      	str	r3, [r7, #48]	; 0x30
 8005ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee6:	e160      	b.n	80061aa <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d11d      	bne.n	8005f2c <I2C_Master_ADDR+0x98>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005ef8:	d118      	bne.n	8005f2c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005efa:	2300      	movs	r3, #0
 8005efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f1e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	651a      	str	r2, [r3, #80]	; 0x50
 8005f2a:	e13e      	b.n	80061aa <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d113      	bne.n	8005f5e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f36:	2300      	movs	r3, #0
 8005f38:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	e115      	b.n	800618a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	f040 808a 	bne.w	800607e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f70:	d137      	bne.n	8005fe2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f80:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f90:	d113      	bne.n	8005fba <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fa0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	627b      	str	r3, [r7, #36]	; 0x24
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	e0e7      	b.n	800618a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fba:	2300      	movs	r3, #0
 8005fbc:	623b      	str	r3, [r7, #32]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	695b      	ldr	r3, [r3, #20]
 8005fc4:	623b      	str	r3, [r7, #32]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	623b      	str	r3, [r7, #32]
 8005fce:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fde:	601a      	str	r2, [r3, #0]
 8005fe0:	e0d3      	b.n	800618a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d02e      	beq.n	8006046 <I2C_Master_ADDR+0x1b2>
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fea:	2b20      	cmp	r3, #32
 8005fec:	d02b      	beq.n	8006046 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ff0:	2b12      	cmp	r3, #18
 8005ff2:	d102      	bne.n	8005ffa <I2C_Master_ADDR+0x166>
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d125      	bne.n	8006046 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d00e      	beq.n	800601e <I2C_Master_ADDR+0x18a>
 8006000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006002:	2b02      	cmp	r3, #2
 8006004:	d00b      	beq.n	800601e <I2C_Master_ADDR+0x18a>
 8006006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006008:	2b10      	cmp	r3, #16
 800600a:	d008      	beq.n	800601e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	e007      	b.n	800602e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800602c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800602e:	2300      	movs	r3, #0
 8006030:	61fb      	str	r3, [r7, #28]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	61fb      	str	r3, [r7, #28]
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	e0a1      	b.n	800618a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006054:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006056:	2300      	movs	r3, #0
 8006058:	61bb      	str	r3, [r7, #24]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	61bb      	str	r3, [r7, #24]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	e085      	b.n	800618a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006082:	b29b      	uxth	r3, r3
 8006084:	2b02      	cmp	r3, #2
 8006086:	d14d      	bne.n	8006124 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800608a:	2b04      	cmp	r3, #4
 800608c:	d016      	beq.n	80060bc <I2C_Master_ADDR+0x228>
 800608e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006090:	2b02      	cmp	r3, #2
 8006092:	d013      	beq.n	80060bc <I2C_Master_ADDR+0x228>
 8006094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006096:	2b10      	cmp	r3, #16
 8006098:	d010      	beq.n	80060bc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	e007      	b.n	80060cc <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060ca:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060da:	d117      	bne.n	800610c <I2C_Master_ADDR+0x278>
 80060dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80060e2:	d00b      	beq.n	80060fc <I2C_Master_ADDR+0x268>
 80060e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d008      	beq.n	80060fc <I2C_Master_ADDR+0x268>
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d005      	beq.n	80060fc <I2C_Master_ADDR+0x268>
 80060f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f2:	2b10      	cmp	r3, #16
 80060f4:	d002      	beq.n	80060fc <I2C_Master_ADDR+0x268>
 80060f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f8:	2b20      	cmp	r3, #32
 80060fa:	d107      	bne.n	800610c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685a      	ldr	r2, [r3, #4]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800610a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800610c:	2300      	movs	r3, #0
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	617b      	str	r3, [r7, #20]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	617b      	str	r3, [r7, #20]
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	e032      	b.n	800618a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006132:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800613e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006142:	d117      	bne.n	8006174 <I2C_Master_ADDR+0x2e0>
 8006144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006146:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800614a:	d00b      	beq.n	8006164 <I2C_Master_ADDR+0x2d0>
 800614c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614e:	2b01      	cmp	r3, #1
 8006150:	d008      	beq.n	8006164 <I2C_Master_ADDR+0x2d0>
 8006152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006154:	2b08      	cmp	r3, #8
 8006156:	d005      	beq.n	8006164 <I2C_Master_ADDR+0x2d0>
 8006158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800615a:	2b10      	cmp	r3, #16
 800615c:	d002      	beq.n	8006164 <I2C_Master_ADDR+0x2d0>
 800615e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006160:	2b20      	cmp	r3, #32
 8006162:	d107      	bne.n	8006174 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685a      	ldr	r2, [r3, #4]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006172:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006174:	2300      	movs	r3, #0
 8006176:	613b      	str	r3, [r7, #16]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	613b      	str	r3, [r7, #16]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	613b      	str	r3, [r7, #16]
 8006188:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006190:	e00b      	b.n	80061aa <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006192:	2300      	movs	r3, #0
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	60fb      	str	r3, [r7, #12]
 80061a6:	68fb      	ldr	r3, [r7, #12]
}
 80061a8:	e7ff      	b.n	80061aa <I2C_Master_ADDR+0x316>
 80061aa:	bf00      	nop
 80061ac:	3744      	adds	r7, #68	; 0x44
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b084      	sub	sp, #16
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d02b      	beq.n	8006228 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d4:	781a      	ldrb	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d114      	bne.n	8006228 <I2C_SlaveTransmit_TXE+0x72>
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
 8006200:	2b29      	cmp	r3, #41	; 0x29
 8006202:	d111      	bne.n	8006228 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006212:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2221      	movs	r2, #33	; 0x21
 8006218:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2228      	movs	r2, #40	; 0x28
 800621e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7ff f9e7 	bl	80055f6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006228:	bf00      	nop
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800623c:	b29b      	uxth	r3, r3
 800623e:	2b00      	cmp	r3, #0
 8006240:	d011      	beq.n	8006266 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006246:	781a      	ldrb	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	1c5a      	adds	r2, r3, #1
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b084      	sub	sp, #16
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006280:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006286:	b29b      	uxth	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d02c      	beq.n	80062e6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	691a      	ldr	r2, [r3, #16]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006296:	b2d2      	uxtb	r2, r2
 8006298:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	1c5a      	adds	r2, r3, #1
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	3b01      	subs	r3, #1
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d114      	bne.n	80062e6 <I2C_SlaveReceive_RXNE+0x74>
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	2b2a      	cmp	r3, #42	; 0x2a
 80062c0:	d111      	bne.n	80062e6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062d0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2222      	movs	r2, #34	; 0x22
 80062d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2228      	movs	r2, #40	; 0x28
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f7ff f992 	bl	800560a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d012      	beq.n	8006326 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	691a      	ldr	r2, [r3, #16]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630a:	b2d2      	uxtb	r2, r2
 800630c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006312:	1c5a      	adds	r2, r3, #1
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800631c:	b29b      	uxth	r3, r3
 800631e:	3b01      	subs	r3, #1
 8006320:	b29a      	uxth	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b084      	sub	sp, #16
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
 800633a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800633c:	2300      	movs	r3, #0
 800633e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006346:	b2db      	uxtb	r3, r3
 8006348:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800634c:	2b28      	cmp	r3, #40	; 0x28
 800634e:	d127      	bne.n	80063a0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800635e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	089b      	lsrs	r3, r3, #2
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800636c:	2301      	movs	r3, #1
 800636e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	09db      	lsrs	r3, r3, #7
 8006374:	f003 0301 	and.w	r3, r3, #1
 8006378:	2b00      	cmp	r3, #0
 800637a:	d103      	bne.n	8006384 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	81bb      	strh	r3, [r7, #12]
 8006382:	e002      	b.n	800638a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006392:	89ba      	ldrh	r2, [r7, #12]
 8006394:	7bfb      	ldrb	r3, [r7, #15]
 8006396:	4619      	mov	r1, r3
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f7ff f940 	bl	800561e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800639e:	e00e      	b.n	80063be <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063a0:	2300      	movs	r3, #0
 80063a2:	60bb      	str	r3, [r7, #8]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	60bb      	str	r3, [r7, #8]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	60bb      	str	r3, [r7, #8]
 80063b4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80063be:	bf00      	nop
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
	...

080063c8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063d6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685a      	ldr	r2, [r3, #4]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063e6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80063e8:	2300      	movs	r3, #0
 80063ea:	60bb      	str	r3, [r7, #8]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	60bb      	str	r3, [r7, #8]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0201 	orr.w	r2, r2, #1
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006414:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006424:	d172      	bne.n	800650c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006426:	7bfb      	ldrb	r3, [r7, #15]
 8006428:	2b22      	cmp	r3, #34	; 0x22
 800642a:	d002      	beq.n	8006432 <I2C_Slave_STOPF+0x6a>
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	2b2a      	cmp	r3, #42	; 0x2a
 8006430:	d135      	bne.n	800649e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	b29a      	uxth	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006444:	b29b      	uxth	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d005      	beq.n	8006456 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644e:	f043 0204 	orr.w	r2, r3, #4
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006464:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	4618      	mov	r0, r3
 800646c:	f7fe fa58 	bl	8004920 <HAL_DMA_GetState>
 8006470:	4603      	mov	r3, r0
 8006472:	2b01      	cmp	r3, #1
 8006474:	d049      	beq.n	800650a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	4a69      	ldr	r2, [pc, #420]	; (8006620 <I2C_Slave_STOPF+0x258>)
 800647c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006482:	4618      	mov	r0, r3
 8006484:	f7fe f8a0 	bl	80045c8 <HAL_DMA_Abort_IT>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d03d      	beq.n	800650a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006498:	4610      	mov	r0, r2
 800649a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800649c:	e035      	b.n	800650a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d005      	beq.n	80064c2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ba:	f043 0204 	orr.w	r2, r3, #4
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064d0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fe fa22 	bl	8004920 <HAL_DMA_GetState>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d014      	beq.n	800650c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e6:	4a4e      	ldr	r2, [pc, #312]	; (8006620 <I2C_Slave_STOPF+0x258>)
 80064e8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ee:	4618      	mov	r0, r3
 80064f0:	f7fe f86a 	bl	80045c8 <HAL_DMA_Abort_IT>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d008      	beq.n	800650c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006504:	4610      	mov	r0, r2
 8006506:	4798      	blx	r3
 8006508:	e000      	b.n	800650c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800650a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006510:	b29b      	uxth	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d03e      	beq.n	8006594 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	f003 0304 	and.w	r3, r3, #4
 8006520:	2b04      	cmp	r3, #4
 8006522:	d112      	bne.n	800654a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	691a      	ldr	r2, [r3, #16]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006540:	b29b      	uxth	r3, r3
 8006542:	3b01      	subs	r3, #1
 8006544:	b29a      	uxth	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006554:	2b40      	cmp	r3, #64	; 0x40
 8006556:	d112      	bne.n	800657e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	691a      	ldr	r2, [r3, #16]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006562:	b2d2      	uxtb	r2, r2
 8006564:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006582:	b29b      	uxth	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658c:	f043 0204 	orr.w	r2, r3, #4
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 f843 	bl	8006628 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80065a2:	e039      	b.n	8006618 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	2b2a      	cmp	r3, #42	; 0x2a
 80065a8:	d109      	bne.n	80065be <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2228      	movs	r2, #40	; 0x28
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7ff f826 	bl	800560a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b28      	cmp	r3, #40	; 0x28
 80065c8:	d111      	bne.n	80065ee <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a15      	ldr	r2, [pc, #84]	; (8006624 <I2C_Slave_STOPF+0x25c>)
 80065ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2220      	movs	r2, #32
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7ff f827 	bl	800563a <HAL_I2C_ListenCpltCallback>
}
 80065ec:	e014      	b.n	8006618 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f2:	2b22      	cmp	r3, #34	; 0x22
 80065f4:	d002      	beq.n	80065fc <I2C_Slave_STOPF+0x234>
 80065f6:	7bfb      	ldrb	r3, [r7, #15]
 80065f8:	2b22      	cmp	r3, #34	; 0x22
 80065fa:	d10d      	bne.n	8006618 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2220      	movs	r2, #32
 8006606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7fe fff9 	bl	800560a <HAL_I2C_SlaveRxCpltCallback>
}
 8006618:	bf00      	nop
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	08006991 	.word	0x08006991
 8006624:	ffff0000 	.word	0xffff0000

08006628 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006636:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800663e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006640:	7bbb      	ldrb	r3, [r7, #14]
 8006642:	2b10      	cmp	r3, #16
 8006644:	d002      	beq.n	800664c <I2C_ITError+0x24>
 8006646:	7bbb      	ldrb	r3, [r7, #14]
 8006648:	2b40      	cmp	r3, #64	; 0x40
 800664a:	d10a      	bne.n	8006662 <I2C_ITError+0x3a>
 800664c:	7bfb      	ldrb	r3, [r7, #15]
 800664e:	2b22      	cmp	r3, #34	; 0x22
 8006650:	d107      	bne.n	8006662 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006660:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006662:	7bfb      	ldrb	r3, [r7, #15]
 8006664:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006668:	2b28      	cmp	r3, #40	; 0x28
 800666a:	d107      	bne.n	800667c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2228      	movs	r2, #40	; 0x28
 8006676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800667a:	e015      	b.n	80066a8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006686:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800668a:	d00a      	beq.n	80066a2 <I2C_ITError+0x7a>
 800668c:	7bfb      	ldrb	r3, [r7, #15]
 800668e:	2b60      	cmp	r3, #96	; 0x60
 8006690:	d007      	beq.n	80066a2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2220      	movs	r2, #32
 8006696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066b6:	d162      	bne.n	800677e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066c6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d020      	beq.n	8006718 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066da:	4a6a      	ldr	r2, [pc, #424]	; (8006884 <I2C_ITError+0x25c>)
 80066dc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fd ff70 	bl	80045c8 <HAL_DMA_Abort_IT>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 8089 	beq.w	8006802 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0201 	bic.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006712:	4610      	mov	r0, r2
 8006714:	4798      	blx	r3
 8006716:	e074      	b.n	8006802 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671c:	4a59      	ldr	r2, [pc, #356]	; (8006884 <I2C_ITError+0x25c>)
 800671e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006724:	4618      	mov	r0, r3
 8006726:	f7fd ff4f 	bl	80045c8 <HAL_DMA_Abort_IT>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d068      	beq.n	8006802 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673a:	2b40      	cmp	r3, #64	; 0x40
 800673c:	d10b      	bne.n	8006756 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006748:	b2d2      	uxtb	r2, r2
 800674a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f022 0201 	bic.w	r2, r2, #1
 8006764:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006778:	4610      	mov	r0, r2
 800677a:	4798      	blx	r3
 800677c:	e041      	b.n	8006802 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b60      	cmp	r3, #96	; 0x60
 8006788:	d125      	bne.n	80067d6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a2:	2b40      	cmp	r3, #64	; 0x40
 80067a4:	d10b      	bne.n	80067be <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691a      	ldr	r2, [r3, #16]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0201 	bic.w	r2, r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7fe ff5b 	bl	800568a <HAL_I2C_AbortCpltCallback>
 80067d4:	e015      	b.n	8006802 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	695b      	ldr	r3, [r3, #20]
 80067dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e0:	2b40      	cmp	r3, #64	; 0x40
 80067e2:	d10b      	bne.n	80067fc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	691a      	ldr	r2, [r3, #16]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	1c5a      	adds	r2, r3, #1
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f7fe ff3a 	bl	8005676 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10e      	bne.n	8006830 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006818:	2b00      	cmp	r3, #0
 800681a:	d109      	bne.n	8006830 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006822:	2b00      	cmp	r3, #0
 8006824:	d104      	bne.n	8006830 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800682c:	2b00      	cmp	r3, #0
 800682e:	d007      	beq.n	8006840 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800683e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006846:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684c:	f003 0304 	and.w	r3, r3, #4
 8006850:	2b04      	cmp	r3, #4
 8006852:	d113      	bne.n	800687c <I2C_ITError+0x254>
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	2b28      	cmp	r3, #40	; 0x28
 8006858:	d110      	bne.n	800687c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a0a      	ldr	r2, [pc, #40]	; (8006888 <I2C_ITError+0x260>)
 800685e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2220      	movs	r2, #32
 800686a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7fe fedf 	bl	800563a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800687c:	bf00      	nop
 800687e:	3710      	adds	r7, #16
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	08006991 	.word	0x08006991
 8006888:	ffff0000 	.word	0xffff0000

0800688c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b088      	sub	sp, #32
 8006890:	af02      	add	r7, sp, #8
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	607a      	str	r2, [r7, #4]
 8006896:	603b      	str	r3, [r7, #0]
 8006898:	460b      	mov	r3, r1
 800689a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d006      	beq.n	80068b6 <I2C_MasterRequestWrite+0x2a>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d003      	beq.n	80068b6 <I2C_MasterRequestWrite+0x2a>
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80068b4:	d108      	bne.n	80068c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068c4:	601a      	str	r2, [r3, #0]
 80068c6:	e00b      	b.n	80068e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068cc:	2b12      	cmp	r3, #18
 80068ce:	d107      	bne.n	80068e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f8f7 	bl	8006ae0 <I2C_WaitOnFlagUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00d      	beq.n	8006914 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006902:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006906:	d103      	bne.n	8006910 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800690e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e035      	b.n	8006980 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800691c:	d108      	bne.n	8006930 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800691e:	897b      	ldrh	r3, [r7, #10]
 8006920:	b2db      	uxtb	r3, r3
 8006922:	461a      	mov	r2, r3
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800692c:	611a      	str	r2, [r3, #16]
 800692e:	e01b      	b.n	8006968 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006930:	897b      	ldrh	r3, [r7, #10]
 8006932:	11db      	asrs	r3, r3, #7
 8006934:	b2db      	uxtb	r3, r3
 8006936:	f003 0306 	and.w	r3, r3, #6
 800693a:	b2db      	uxtb	r3, r3
 800693c:	f063 030f 	orn	r3, r3, #15
 8006940:	b2da      	uxtb	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	490e      	ldr	r1, [pc, #56]	; (8006988 <I2C_MasterRequestWrite+0xfc>)
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f91d 	bl	8006b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e010      	b.n	8006980 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800695e:	897b      	ldrh	r3, [r7, #10]
 8006960:	b2da      	uxtb	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	4907      	ldr	r1, [pc, #28]	; (800698c <I2C_MasterRequestWrite+0x100>)
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f000 f90d 	bl	8006b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d001      	beq.n	800697e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e000      	b.n	8006980 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	3718      	adds	r7, #24
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	00010008 	.word	0x00010008
 800698c:	00010002 	.word	0x00010002

08006990 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006998:	2300      	movs	r3, #0
 800699a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80069aa:	4b4b      	ldr	r3, [pc, #300]	; (8006ad8 <I2C_DMAAbort+0x148>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	08db      	lsrs	r3, r3, #3
 80069b0:	4a4a      	ldr	r2, [pc, #296]	; (8006adc <I2C_DMAAbort+0x14c>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	0a1a      	lsrs	r2, r3, #8
 80069b8:	4613      	mov	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4413      	add	r3, r2
 80069be:	00da      	lsls	r2, r3, #3
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d106      	bne.n	80069d8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	f043 0220 	orr.w	r2, r3, #32
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80069d6:	e00a      	b.n	80069ee <I2C_DMAAbort+0x5e>
    }
    count--;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	3b01      	subs	r3, #1
 80069dc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069ec:	d0ea      	beq.n	80069c4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d003      	beq.n	80069fe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069fa:	2200      	movs	r2, #0
 80069fc:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d003      	beq.n	8006a0e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a1c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2200      	movs	r2, #0
 8006a22:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a30:	2200      	movs	r2, #0
 8006a32:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a40:	2200      	movs	r2, #0
 8006a42:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 0201 	bic.w	r2, r2, #1
 8006a52:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	2b60      	cmp	r3, #96	; 0x60
 8006a5e:	d10e      	bne.n	8006a7e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2200      	movs	r2, #0
 8006a74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006a76:	6978      	ldr	r0, [r7, #20]
 8006a78:	f7fe fe07 	bl	800568a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006a7c:	e027      	b.n	8006ace <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a7e:	7cfb      	ldrb	r3, [r7, #19]
 8006a80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006a84:	2b28      	cmp	r3, #40	; 0x28
 8006a86:	d117      	bne.n	8006ab8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006aa6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	2228      	movs	r2, #40	; 0x28
 8006ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006ab6:	e007      	b.n	8006ac8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006ac8:	6978      	ldr	r0, [r7, #20]
 8006aca:	f7fe fdd4 	bl	8005676 <HAL_I2C_ErrorCallback>
}
 8006ace:	bf00      	nop
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20000008 	.word	0x20000008
 8006adc:	14f8b589 	.word	0x14f8b589

08006ae0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	603b      	str	r3, [r7, #0]
 8006aec:	4613      	mov	r3, r2
 8006aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006af0:	e025      	b.n	8006b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d021      	beq.n	8006b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006afa:	f7fc fecf 	bl	800389c <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	683a      	ldr	r2, [r7, #0]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d302      	bcc.n	8006b10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d116      	bne.n	8006b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2a:	f043 0220 	orr.w	r2, r3, #32
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e023      	b.n	8006b86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	0c1b      	lsrs	r3, r3, #16
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d10d      	bne.n	8006b64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	43da      	mvns	r2, r3
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	4013      	ands	r3, r2
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	bf0c      	ite	eq
 8006b5a:	2301      	moveq	r3, #1
 8006b5c:	2300      	movne	r3, #0
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	e00c      	b.n	8006b7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	43da      	mvns	r2, r3
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	bf0c      	ite	eq
 8006b76:	2301      	moveq	r3, #1
 8006b78:	2300      	movne	r3, #0
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d0b6      	beq.n	8006af2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	60f8      	str	r0, [r7, #12]
 8006b96:	60b9      	str	r1, [r7, #8]
 8006b98:	607a      	str	r2, [r7, #4]
 8006b9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b9c:	e051      	b.n	8006c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bac:	d123      	bne.n	8006bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006bc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2220      	movs	r2, #32
 8006bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be2:	f043 0204 	orr.w	r2, r3, #4
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e046      	b.n	8006c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfc:	d021      	beq.n	8006c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bfe:	f7fc fe4d 	bl	800389c <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d302      	bcc.n	8006c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d116      	bne.n	8006c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	f043 0220 	orr.w	r2, r3, #32
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e020      	b.n	8006c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	0c1b      	lsrs	r3, r3, #16
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d10c      	bne.n	8006c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	43da      	mvns	r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	4013      	ands	r3, r2
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	bf14      	ite	ne
 8006c5e:	2301      	movne	r3, #1
 8006c60:	2300      	moveq	r3, #0
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	e00b      	b.n	8006c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	43da      	mvns	r2, r3
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	4013      	ands	r3, r2
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	bf14      	ite	ne
 8006c78:	2301      	movne	r3, #1
 8006c7a:	2300      	moveq	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d18d      	bne.n	8006b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c98:	e02d      	b.n	8006cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f8aa 	bl	8006df4 <I2C_IsAcknowledgeFailed>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e02d      	b.n	8006d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb0:	d021      	beq.n	8006cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cb2:	f7fc fdf3 	bl	800389c <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d302      	bcc.n	8006cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d116      	bne.n	8006cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2220      	movs	r2, #32
 8006cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce2:	f043 0220 	orr.w	r2, r3, #32
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e007      	b.n	8006d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d00:	2b80      	cmp	r3, #128	; 0x80
 8006d02:	d1ca      	bne.n	8006c9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d1a:	e02d      	b.n	8006d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f000 f869 	bl	8006df4 <I2C_IsAcknowledgeFailed>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d001      	beq.n	8006d2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e02d      	b.n	8006d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d32:	d021      	beq.n	8006d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d34:	f7fc fdb2 	bl	800389c <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	68ba      	ldr	r2, [r7, #8]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d302      	bcc.n	8006d4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d116      	bne.n	8006d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d64:	f043 0220 	orr.w	r2, r3, #32
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e007      	b.n	8006d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	f003 0304 	and.w	r3, r3, #4
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d1ca      	bne.n	8006d1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006d9c:	4b13      	ldr	r3, [pc, #76]	; (8006dec <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	08db      	lsrs	r3, r3, #3
 8006da2:	4a13      	ldr	r2, [pc, #76]	; (8006df0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006da4:	fba2 2303 	umull	r2, r3, r2, r3
 8006da8:	0a1a      	lsrs	r2, r3, #8
 8006daa:	4613      	mov	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	4413      	add	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3b01      	subs	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d107      	bne.n	8006dce <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f043 0220 	orr.w	r2, r3, #32
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e008      	b.n	8006de0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ddc:	d0e9      	beq.n	8006db2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	20000008 	.word	0x20000008
 8006df0:	14f8b589 	.word	0x14f8b589

08006df4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0a:	d11b      	bne.n	8006e44 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e14:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2220      	movs	r2, #32
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e30:	f043 0204 	orr.w	r2, r3, #4
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	e000      	b.n	8006e46 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006e62:	d103      	bne.n	8006e6c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006e6a:	e007      	b.n	8006e7c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e70:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006e74:	d102      	bne.n	8006e7c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2208      	movs	r2, #8
 8006e7a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e8a:	b08f      	sub	sp, #60	; 0x3c
 8006e8c:	af0a      	add	r7, sp, #40	; 0x28
 8006e8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d101      	bne.n	8006e9a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e10f      	b.n	80070ba <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d106      	bne.n	8006eba <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f007 fd07 	bl	800e8c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2203      	movs	r2, #3
 8006ebe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d102      	bne.n	8006ed4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f003 ffee 	bl	800aeba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	687e      	ldr	r6, [r7, #4]
 8006ee6:	466d      	mov	r5, sp
 8006ee8:	f106 0410 	add.w	r4, r6, #16
 8006eec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006eee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ef0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ef2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ef4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006ef8:	e885 0003 	stmia.w	r5, {r0, r1}
 8006efc:	1d33      	adds	r3, r6, #4
 8006efe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f00:	6838      	ldr	r0, [r7, #0]
 8006f02:	f003 fec5 	bl	800ac90 <USB_CoreInit>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d005      	beq.n	8006f18 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e0d0      	b.n	80070ba <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f003 ffdc 	bl	800aedc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f24:	2300      	movs	r3, #0
 8006f26:	73fb      	strb	r3, [r7, #15]
 8006f28:	e04a      	b.n	8006fc0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006f2a:	7bfa      	ldrb	r2, [r7, #15]
 8006f2c:	6879      	ldr	r1, [r7, #4]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	00db      	lsls	r3, r3, #3
 8006f32:	4413      	add	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	440b      	add	r3, r1
 8006f38:	333d      	adds	r3, #61	; 0x3d
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006f3e:	7bfa      	ldrb	r2, [r7, #15]
 8006f40:	6879      	ldr	r1, [r7, #4]
 8006f42:	4613      	mov	r3, r2
 8006f44:	00db      	lsls	r3, r3, #3
 8006f46:	4413      	add	r3, r2
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	440b      	add	r3, r1
 8006f4c:	333c      	adds	r3, #60	; 0x3c
 8006f4e:	7bfa      	ldrb	r2, [r7, #15]
 8006f50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006f52:	7bfa      	ldrb	r2, [r7, #15]
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	b298      	uxth	r0, r3
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	00db      	lsls	r3, r3, #3
 8006f5e:	4413      	add	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	3344      	adds	r3, #68	; 0x44
 8006f66:	4602      	mov	r2, r0
 8006f68:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f6a:	7bfa      	ldrb	r2, [r7, #15]
 8006f6c:	6879      	ldr	r1, [r7, #4]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	00db      	lsls	r3, r3, #3
 8006f72:	4413      	add	r3, r2
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	440b      	add	r3, r1
 8006f78:	3340      	adds	r3, #64	; 0x40
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006f7e:	7bfa      	ldrb	r2, [r7, #15]
 8006f80:	6879      	ldr	r1, [r7, #4]
 8006f82:	4613      	mov	r3, r2
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	4413      	add	r3, r2
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	440b      	add	r3, r1
 8006f8c:	3348      	adds	r3, #72	; 0x48
 8006f8e:	2200      	movs	r2, #0
 8006f90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006f92:	7bfa      	ldrb	r2, [r7, #15]
 8006f94:	6879      	ldr	r1, [r7, #4]
 8006f96:	4613      	mov	r3, r2
 8006f98:	00db      	lsls	r3, r3, #3
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	440b      	add	r3, r1
 8006fa0:	334c      	adds	r3, #76	; 0x4c
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006fa6:	7bfa      	ldrb	r2, [r7, #15]
 8006fa8:	6879      	ldr	r1, [r7, #4]
 8006faa:	4613      	mov	r3, r2
 8006fac:	00db      	lsls	r3, r3, #3
 8006fae:	4413      	add	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	440b      	add	r3, r1
 8006fb4:	3354      	adds	r3, #84	; 0x54
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	73fb      	strb	r3, [r7, #15]
 8006fc0:	7bfa      	ldrb	r2, [r7, #15]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d3af      	bcc.n	8006f2a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73fb      	strb	r3, [r7, #15]
 8006fce:	e044      	b.n	800705a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006fd0:	7bfa      	ldrb	r2, [r7, #15]
 8006fd2:	6879      	ldr	r1, [r7, #4]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	4413      	add	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	440b      	add	r3, r1
 8006fde:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006fe6:	7bfa      	ldrb	r2, [r7, #15]
 8006fe8:	6879      	ldr	r1, [r7, #4]
 8006fea:	4613      	mov	r3, r2
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	4413      	add	r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	440b      	add	r3, r1
 8006ff4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8006ff8:	7bfa      	ldrb	r2, [r7, #15]
 8006ffa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006ffc:	7bfa      	ldrb	r2, [r7, #15]
 8006ffe:	6879      	ldr	r1, [r7, #4]
 8007000:	4613      	mov	r3, r2
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4413      	add	r3, r2
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	440b      	add	r3, r1
 800700a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800700e:	2200      	movs	r2, #0
 8007010:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007012:	7bfa      	ldrb	r2, [r7, #15]
 8007014:	6879      	ldr	r1, [r7, #4]
 8007016:	4613      	mov	r3, r2
 8007018:	00db      	lsls	r3, r3, #3
 800701a:	4413      	add	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	440b      	add	r3, r1
 8007020:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007024:	2200      	movs	r2, #0
 8007026:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007028:	7bfa      	ldrb	r2, [r7, #15]
 800702a:	6879      	ldr	r1, [r7, #4]
 800702c:	4613      	mov	r3, r2
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	4413      	add	r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	440b      	add	r3, r1
 8007036:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800703e:	7bfa      	ldrb	r2, [r7, #15]
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	4613      	mov	r3, r2
 8007044:	00db      	lsls	r3, r3, #3
 8007046:	4413      	add	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	440b      	add	r3, r1
 800704c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007050:	2200      	movs	r2, #0
 8007052:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007054:	7bfb      	ldrb	r3, [r7, #15]
 8007056:	3301      	adds	r3, #1
 8007058:	73fb      	strb	r3, [r7, #15]
 800705a:	7bfa      	ldrb	r2, [r7, #15]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	429a      	cmp	r2, r3
 8007062:	d3b5      	bcc.n	8006fd0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	603b      	str	r3, [r7, #0]
 800706a:	687e      	ldr	r6, [r7, #4]
 800706c:	466d      	mov	r5, sp
 800706e:	f106 0410 	add.w	r4, r6, #16
 8007072:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007074:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007076:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007078:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800707a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800707e:	e885 0003 	stmia.w	r5, {r0, r1}
 8007082:	1d33      	adds	r3, r6, #4
 8007084:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007086:	6838      	ldr	r0, [r7, #0]
 8007088:	f003 ff74 	bl	800af74 <USB_DevInit>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2202      	movs	r2, #2
 8007096:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e00d      	b.n	80070ba <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f005 f8c3 	bl	800c23e <USB_DevDisconnect>

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3714      	adds	r7, #20
 80070be:	46bd      	mov	sp, r7
 80070c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070c2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b084      	sub	sp, #16
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d101      	bne.n	80070de <HAL_PCD_Start+0x1c>
 80070da:	2302      	movs	r3, #2
 80070dc:	e020      	b.n	8007120 <HAL_PCD_Start+0x5e>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d109      	bne.n	8007102 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d005      	beq.n	8007102 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4618      	mov	r0, r3
 8007108:	f003 fec6 	bl	800ae98 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4618      	mov	r0, r3
 8007112:	f005 f873 	bl	800c1fc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007128:	b590      	push	{r4, r7, lr}
 800712a:	b08d      	sub	sp, #52	; 0x34
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4618      	mov	r0, r3
 8007140:	f005 f931 	bl	800c3a6 <USB_GetMode>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	f040 848a 	bne.w	8007a60 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4618      	mov	r0, r3
 8007152:	f005 f895 	bl	800c280 <USB_ReadInterrupts>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 8480 	beq.w	8007a5e <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	0a1b      	lsrs	r3, r3, #8
 8007168:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4618      	mov	r0, r3
 8007178:	f005 f882 	bl	800c280 <USB_ReadInterrupts>
 800717c:	4603      	mov	r3, r0
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b02      	cmp	r3, #2
 8007184:	d107      	bne.n	8007196 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	695a      	ldr	r2, [r3, #20]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f002 0202 	and.w	r2, r2, #2
 8007194:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4618      	mov	r0, r3
 800719c:	f005 f870 	bl	800c280 <USB_ReadInterrupts>
 80071a0:	4603      	mov	r3, r0
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b10      	cmp	r3, #16
 80071a8:	d161      	bne.n	800726e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	699a      	ldr	r2, [r3, #24]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0210 	bic.w	r2, r2, #16
 80071b8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	f003 020f 	and.w	r2, r3, #15
 80071c6:	4613      	mov	r3, r2
 80071c8:	00db      	lsls	r3, r3, #3
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	4413      	add	r3, r2
 80071d6:	3304      	adds	r3, #4
 80071d8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	0c5b      	lsrs	r3, r3, #17
 80071de:	f003 030f 	and.w	r3, r3, #15
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d124      	bne.n	8007230 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80071e6:	69ba      	ldr	r2, [r7, #24]
 80071e8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80071ec:	4013      	ands	r3, r2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d035      	beq.n	800725e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	091b      	lsrs	r3, r3, #4
 80071fa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80071fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007200:	b29b      	uxth	r3, r3
 8007202:	461a      	mov	r2, r3
 8007204:	6a38      	ldr	r0, [r7, #32]
 8007206:	f004 fea7 	bl	800bf58 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	691a      	ldr	r2, [r3, #16]
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	091b      	lsrs	r3, r3, #4
 8007212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007216:	441a      	add	r2, r3
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	6a1a      	ldr	r2, [r3, #32]
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	091b      	lsrs	r3, r3, #4
 8007224:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007228:	441a      	add	r2, r3
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	621a      	str	r2, [r3, #32]
 800722e:	e016      	b.n	800725e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	0c5b      	lsrs	r3, r3, #17
 8007234:	f003 030f 	and.w	r3, r3, #15
 8007238:	2b06      	cmp	r3, #6
 800723a:	d110      	bne.n	800725e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007242:	2208      	movs	r2, #8
 8007244:	4619      	mov	r1, r3
 8007246:	6a38      	ldr	r0, [r7, #32]
 8007248:	f004 fe86 	bl	800bf58 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	6a1a      	ldr	r2, [r3, #32]
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	091b      	lsrs	r3, r3, #4
 8007254:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007258:	441a      	add	r2, r3
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	699a      	ldr	r2, [r3, #24]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f042 0210 	orr.w	r2, r2, #16
 800726c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4618      	mov	r0, r3
 8007274:	f005 f804 	bl	800c280 <USB_ReadInterrupts>
 8007278:	4603      	mov	r3, r0
 800727a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800727e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007282:	f040 80a7 	bne.w	80073d4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4618      	mov	r0, r3
 8007290:	f005 f809 	bl	800c2a6 <USB_ReadDevAllOutEpInterrupt>
 8007294:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007296:	e099      	b.n	80073cc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f000 808e 	beq.w	80073c0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072aa:	b2d2      	uxtb	r2, r2
 80072ac:	4611      	mov	r1, r2
 80072ae:	4618      	mov	r0, r3
 80072b0:	f005 f82d 	bl	800c30e <USB_ReadDevOutEPInterrupt>
 80072b4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00c      	beq.n	80072da <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	015a      	lsls	r2, r3, #5
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	4413      	add	r3, r2
 80072c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072cc:	461a      	mov	r2, r3
 80072ce:	2301      	movs	r3, #1
 80072d0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80072d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fec3 	bl	8008060 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	f003 0308 	and.w	r3, r3, #8
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00c      	beq.n	80072fe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80072e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	461a      	mov	r2, r3
 80072f2:	2308      	movs	r3, #8
 80072f4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80072f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 ff99 	bl	8008230 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	f003 0310 	and.w	r3, r3, #16
 8007304:	2b00      	cmp	r3, #0
 8007306:	d008      	beq.n	800731a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	461a      	mov	r2, r3
 8007316:	2310      	movs	r3, #16
 8007318:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	f003 0302 	and.w	r3, r3, #2
 8007320:	2b00      	cmp	r3, #0
 8007322:	d030      	beq.n	8007386 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800732c:	2b80      	cmp	r3, #128	; 0x80
 800732e:	d109      	bne.n	8007344 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	69fa      	ldr	r2, [r7, #28]
 800733a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800733e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007342:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8007344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007346:	4613      	mov	r3, r2
 8007348:	00db      	lsls	r3, r3, #3
 800734a:	4413      	add	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	4413      	add	r3, r2
 8007356:	3304      	adds	r3, #4
 8007358:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	78db      	ldrb	r3, [r3, #3]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d108      	bne.n	8007374 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2200      	movs	r2, #0
 8007366:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	b2db      	uxtb	r3, r3
 800736c:	4619      	mov	r1, r3
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f007 fbb0 	bl	800ead4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8007374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	4413      	add	r3, r2
 800737c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007380:	461a      	mov	r2, r3
 8007382:	2302      	movs	r3, #2
 8007384:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f003 0320 	and.w	r3, r3, #32
 800738c:	2b00      	cmp	r3, #0
 800738e:	d008      	beq.n	80073a2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	015a      	lsls	r2, r3, #5
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	4413      	add	r3, r2
 8007398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800739c:	461a      	mov	r2, r3
 800739e:	2320      	movs	r3, #32
 80073a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d009      	beq.n	80073c0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80073ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ae:	015a      	lsls	r2, r3, #5
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	4413      	add	r3, r2
 80073b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073b8:	461a      	mov	r2, r3
 80073ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80073be:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	3301      	adds	r3, #1
 80073c4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	085b      	lsrs	r3, r3, #1
 80073ca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80073cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f47f af62 	bne.w	8007298 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4618      	mov	r0, r3
 80073da:	f004 ff51 	bl	800c280 <USB_ReadInterrupts>
 80073de:	4603      	mov	r3, r0
 80073e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80073e8:	f040 80db 	bne.w	80075a2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4618      	mov	r0, r3
 80073f2:	f004 ff72 	bl	800c2da <USB_ReadDevAllInEpInterrupt>
 80073f6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80073f8:	2300      	movs	r3, #0
 80073fa:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80073fc:	e0cd      	b.n	800759a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80073fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007400:	f003 0301 	and.w	r3, r3, #1
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 80c2 	beq.w	800758e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007410:	b2d2      	uxtb	r2, r2
 8007412:	4611      	mov	r1, r2
 8007414:	4618      	mov	r0, r3
 8007416:	f004 ff98 	bl	800c34a <USB_ReadDevInEPInterrupt>
 800741a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	f003 0301 	and.w	r3, r3, #1
 8007422:	2b00      	cmp	r3, #0
 8007424:	d057      	beq.n	80074d6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007428:	f003 030f 	and.w	r3, r3, #15
 800742c:	2201      	movs	r2, #1
 800742e:	fa02 f303 	lsl.w	r3, r2, r3
 8007432:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800743a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	43db      	mvns	r3, r3
 8007440:	69f9      	ldr	r1, [r7, #28]
 8007442:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007446:	4013      	ands	r3, r2
 8007448:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800744a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007456:	461a      	mov	r2, r3
 8007458:	2301      	movs	r3, #1
 800745a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d132      	bne.n	80074ca <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007464:	6879      	ldr	r1, [r7, #4]
 8007466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007468:	4613      	mov	r3, r2
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	4413      	add	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	440b      	add	r3, r1
 8007472:	334c      	adds	r3, #76	; 0x4c
 8007474:	6819      	ldr	r1, [r3, #0]
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800747a:	4613      	mov	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4403      	add	r3, r0
 8007484:	3348      	adds	r3, #72	; 0x48
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4419      	add	r1, r3
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800748e:	4613      	mov	r3, r2
 8007490:	00db      	lsls	r3, r3, #3
 8007492:	4413      	add	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4403      	add	r3, r0
 8007498:	334c      	adds	r3, #76	; 0x4c
 800749a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800749c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d113      	bne.n	80074ca <HAL_PCD_IRQHandler+0x3a2>
 80074a2:	6879      	ldr	r1, [r7, #4]
 80074a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a6:	4613      	mov	r3, r2
 80074a8:	00db      	lsls	r3, r3, #3
 80074aa:	4413      	add	r3, r2
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	440b      	add	r3, r1
 80074b0:	3354      	adds	r3, #84	; 0x54
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d108      	bne.n	80074ca <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6818      	ldr	r0, [r3, #0]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80074c2:	461a      	mov	r2, r3
 80074c4:	2101      	movs	r1, #1
 80074c6:	f004 ff9f 	bl	800c408 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80074ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	4619      	mov	r1, r3
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f007 fa7a 	bl	800e9ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	f003 0308 	and.w	r3, r3, #8
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d008      	beq.n	80074f2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80074e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ec:	461a      	mov	r2, r3
 80074ee:	2308      	movs	r3, #8
 80074f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	f003 0310 	and.w	r3, r3, #16
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d008      	beq.n	800750e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80074fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007508:	461a      	mov	r2, r3
 800750a:	2310      	movs	r3, #16
 800750c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007514:	2b00      	cmp	r3, #0
 8007516:	d008      	beq.n	800752a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	4413      	add	r3, r2
 8007520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007524:	461a      	mov	r2, r3
 8007526:	2340      	movs	r3, #64	; 0x40
 8007528:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	f003 0302 	and.w	r3, r3, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	d023      	beq.n	800757c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007534:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007536:	6a38      	ldr	r0, [r7, #32]
 8007538:	f003 fe80 	bl	800b23c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800753c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800753e:	4613      	mov	r3, r2
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4413      	add	r3, r2
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	3338      	adds	r3, #56	; 0x38
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	4413      	add	r3, r2
 800754c:	3304      	adds	r3, #4
 800754e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	78db      	ldrb	r3, [r3, #3]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d108      	bne.n	800756a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	2200      	movs	r2, #0
 800755c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800755e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007560:	b2db      	uxtb	r3, r3
 8007562:	4619      	mov	r1, r3
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f007 fac7 	bl	800eaf8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	015a      	lsls	r2, r3, #5
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	4413      	add	r3, r2
 8007572:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007576:	461a      	mov	r2, r3
 8007578:	2302      	movs	r3, #2
 800757a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007586:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fcdb 	bl	8007f44 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800758e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007590:	3301      	adds	r3, #1
 8007592:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007596:	085b      	lsrs	r3, r3, #1
 8007598:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800759a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759c:	2b00      	cmp	r3, #0
 800759e:	f47f af2e 	bne.w	80073fe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f004 fe6a 	bl	800c280 <USB_ReadInterrupts>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075b6:	d122      	bne.n	80075fe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	69fa      	ldr	r2, [r7, #28]
 80075c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80075c6:	f023 0301 	bic.w	r3, r3, #1
 80075ca:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d108      	bne.n	80075e8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80075de:	2100      	movs	r1, #0
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 fec3 	bl	800836c <HAL_PCDEx_LPM_Callback>
 80075e6:	e002      	b.n	80075ee <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f007 fa65 	bl	800eab8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	695a      	ldr	r2, [r3, #20]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80075fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4618      	mov	r0, r3
 8007604:	f004 fe3c 	bl	800c280 <USB_ReadInterrupts>
 8007608:	4603      	mov	r3, r0
 800760a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800760e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007612:	d112      	bne.n	800763a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f003 0301 	and.w	r3, r3, #1
 8007620:	2b01      	cmp	r3, #1
 8007622:	d102      	bne.n	800762a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f007 fa21 	bl	800ea6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695a      	ldr	r2, [r3, #20]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007638:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4618      	mov	r0, r3
 8007640:	f004 fe1e 	bl	800c280 <USB_ReadInterrupts>
 8007644:	4603      	mov	r3, r0
 8007646:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800764a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764e:	f040 80b7 	bne.w	80077c0 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007660:	f023 0301 	bic.w	r3, r3, #1
 8007664:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2110      	movs	r1, #16
 800766c:	4618      	mov	r0, r3
 800766e:	f003 fde5 	bl	800b23c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007672:	2300      	movs	r3, #0
 8007674:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007676:	e046      	b.n	8007706 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007684:	461a      	mov	r2, r3
 8007686:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800768a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800768c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	4413      	add	r3, r2
 8007694:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800769c:	0151      	lsls	r1, r2, #5
 800769e:	69fa      	ldr	r2, [r7, #28]
 80076a0:	440a      	add	r2, r1
 80076a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80076aa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80076ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	461a      	mov	r2, r3
 80076ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80076be:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80076c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076c2:	015a      	lsls	r2, r3, #5
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	4413      	add	r3, r2
 80076c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076d0:	0151      	lsls	r1, r2, #5
 80076d2:	69fa      	ldr	r2, [r7, #28]
 80076d4:	440a      	add	r2, r1
 80076d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80076de:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80076e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e2:	015a      	lsls	r2, r3, #5
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	4413      	add	r3, r2
 80076e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076f0:	0151      	lsls	r1, r2, #5
 80076f2:	69fa      	ldr	r2, [r7, #28]
 80076f4:	440a      	add	r2, r1
 80076f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076fe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007702:	3301      	adds	r3, #1
 8007704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800770c:	429a      	cmp	r2, r3
 800770e:	d3b3      	bcc.n	8007678 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	69fa      	ldr	r2, [r7, #28]
 800771a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800771e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007722:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007728:	2b00      	cmp	r3, #0
 800772a:	d016      	beq.n	800775a <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007732:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007736:	69fa      	ldr	r2, [r7, #28]
 8007738:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800773c:	f043 030b 	orr.w	r3, r3, #11
 8007740:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800774a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800774c:	69fa      	ldr	r2, [r7, #28]
 800774e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007752:	f043 030b 	orr.w	r3, r3, #11
 8007756:	6453      	str	r3, [r2, #68]	; 0x44
 8007758:	e015      	b.n	8007786 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	69fa      	ldr	r2, [r7, #28]
 8007764:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007768:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800776c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007770:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007780:	f043 030b 	orr.w	r3, r3, #11
 8007784:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007794:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007798:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80077aa:	461a      	mov	r2, r3
 80077ac:	f004 fe2c 	bl	800c408 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	695a      	ldr	r2, [r3, #20]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80077be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f004 fd5b 	bl	800c280 <USB_ReadInterrupts>
 80077ca:	4603      	mov	r3, r0
 80077cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077d4:	d124      	bne.n	8007820 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4618      	mov	r0, r3
 80077dc:	f004 fdf1 	bl	800c3c2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4618      	mov	r0, r3
 80077e6:	f003 fda6 	bl	800b336 <USB_GetDevSpeed>
 80077ea:	4603      	mov	r3, r0
 80077ec:	461a      	mov	r2, r3
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681c      	ldr	r4, [r3, #0]
 80077f6:	f001 f9e9 	bl	8008bcc <HAL_RCC_GetHCLKFreq>
 80077fa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007800:	b2db      	uxtb	r3, r3
 8007802:	461a      	mov	r2, r3
 8007804:	4620      	mov	r0, r4
 8007806:	f003 faa5 	bl	800ad54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f007 f905 	bl	800ea1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	695a      	ldr	r2, [r3, #20]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800781e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4618      	mov	r0, r3
 8007826:	f004 fd2b 	bl	800c280 <USB_ReadInterrupts>
 800782a:	4603      	mov	r3, r0
 800782c:	f003 0308 	and.w	r3, r3, #8
 8007830:	2b08      	cmp	r3, #8
 8007832:	d10a      	bne.n	800784a <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f007 f8e2 	bl	800e9fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	695a      	ldr	r2, [r3, #20]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f002 0208 	and.w	r2, r2, #8
 8007848:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4618      	mov	r0, r3
 8007850:	f004 fd16 	bl	800c280 <USB_ReadInterrupts>
 8007854:	4603      	mov	r3, r0
 8007856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785a:	2b80      	cmp	r3, #128	; 0x80
 800785c:	d122      	bne.n	80078a4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800786a:	2301      	movs	r3, #1
 800786c:	627b      	str	r3, [r7, #36]	; 0x24
 800786e:	e014      	b.n	800789a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007874:	4613      	mov	r3, r2
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	440b      	add	r3, r1
 800787e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d105      	bne.n	8007894 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	b2db      	uxtb	r3, r3
 800788c:	4619      	mov	r1, r3
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fb27 	bl	8007ee2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007896:	3301      	adds	r3, #1
 8007898:	627b      	str	r3, [r7, #36]	; 0x24
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d3e5      	bcc.n	8007870 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4618      	mov	r0, r3
 80078aa:	f004 fce9 	bl	800c280 <USB_ReadInterrupts>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80078b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078b8:	d13b      	bne.n	8007932 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80078ba:	2301      	movs	r3, #1
 80078bc:	627b      	str	r3, [r7, #36]	; 0x24
 80078be:	e02b      	b.n	8007918 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80078c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80078d0:	6879      	ldr	r1, [r7, #4]
 80078d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078d4:	4613      	mov	r3, r2
 80078d6:	00db      	lsls	r3, r3, #3
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	440b      	add	r3, r1
 80078de:	3340      	adds	r3, #64	; 0x40
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d115      	bne.n	8007912 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80078e6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	da12      	bge.n	8007912 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80078ec:	6879      	ldr	r1, [r7, #4]
 80078ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078f0:	4613      	mov	r3, r2
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	4413      	add	r3, r2
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	440b      	add	r3, r1
 80078fa:	333f      	adds	r3, #63	; 0x3f
 80078fc:	2201      	movs	r2, #1
 80078fe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007902:	b2db      	uxtb	r3, r3
 8007904:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007908:	b2db      	uxtb	r3, r3
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fae8 	bl	8007ee2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007914:	3301      	adds	r3, #1
 8007916:	627b      	str	r3, [r7, #36]	; 0x24
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800791e:	429a      	cmp	r2, r3
 8007920:	d3ce      	bcc.n	80078c0 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	695a      	ldr	r2, [r3, #20]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007930:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4618      	mov	r0, r3
 8007938:	f004 fca2 	bl	800c280 <USB_ReadInterrupts>
 800793c:	4603      	mov	r3, r0
 800793e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007942:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007946:	d155      	bne.n	80079f4 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007948:	2301      	movs	r3, #1
 800794a:	627b      	str	r3, [r7, #36]	; 0x24
 800794c:	e045      	b.n	80079da <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	4413      	add	r3, r2
 8007956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007962:	4613      	mov	r3, r2
 8007964:	00db      	lsls	r3, r3, #3
 8007966:	4413      	add	r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	440b      	add	r3, r1
 800796c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d12e      	bne.n	80079d4 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007976:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007978:	2b00      	cmp	r3, #0
 800797a:	da2b      	bge.n	80079d4 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007988:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800798c:	429a      	cmp	r2, r3
 800798e:	d121      	bne.n	80079d4 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007990:	6879      	ldr	r1, [r7, #4]
 8007992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007994:	4613      	mov	r3, r2
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	4413      	add	r3, r2
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	440b      	add	r3, r1
 800799e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80079a2:	2201      	movs	r2, #1
 80079a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80079ae:	6a3b      	ldr	r3, [r7, #32]
 80079b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	695b      	ldr	r3, [r3, #20]
 80079b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	69fa      	ldr	r2, [r7, #28]
 80079c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80079d0:	6053      	str	r3, [r2, #4]
            break;
 80079d2:	e007      	b.n	80079e4 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80079d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d6:	3301      	adds	r3, #1
 80079d8:	627b      	str	r3, [r7, #36]	; 0x24
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d3b4      	bcc.n	800794e <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	695a      	ldr	r2, [r3, #20]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80079f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4618      	mov	r0, r3
 80079fa:	f004 fc41 	bl	800c280 <USB_ReadInterrupts>
 80079fe:	4603      	mov	r3, r0
 8007a00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a08:	d10a      	bne.n	8007a20 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f007 f886 	bl	800eb1c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	695a      	ldr	r2, [r3, #20]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007a1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f004 fc2b 	bl	800c280 <USB_ReadInterrupts>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	f003 0304 	and.w	r3, r3, #4
 8007a30:	2b04      	cmp	r3, #4
 8007a32:	d115      	bne.n	8007a60 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f007 f876 	bl	800eb38 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6859      	ldr	r1, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	605a      	str	r2, [r3, #4]
 8007a5c:	e000      	b.n	8007a60 <HAL_PCD_IRQHandler+0x938>
      return;
 8007a5e:	bf00      	nop
    }
  }
}
 8007a60:	3734      	adds	r7, #52	; 0x34
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd90      	pop	{r4, r7, pc}

08007a66 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b082      	sub	sp, #8
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	460b      	mov	r3, r1
 8007a70:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d101      	bne.n	8007a80 <HAL_PCD_SetAddress+0x1a>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	e013      	b.n	8007aa8 <HAL_PCD_SetAddress+0x42>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	78fa      	ldrb	r2, [r7, #3]
 8007a8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	4611      	mov	r1, r2
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f004 fb89 	bl	800c1b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3708      	adds	r7, #8
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	4608      	mov	r0, r1
 8007aba:	4611      	mov	r1, r2
 8007abc:	461a      	mov	r2, r3
 8007abe:	4603      	mov	r3, r0
 8007ac0:	70fb      	strb	r3, [r7, #3]
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	803b      	strh	r3, [r7, #0]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007ace:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	da0f      	bge.n	8007af6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ad6:	78fb      	ldrb	r3, [r7, #3]
 8007ad8:	f003 020f 	and.w	r2, r3, #15
 8007adc:	4613      	mov	r3, r2
 8007ade:	00db      	lsls	r3, r3, #3
 8007ae0:	4413      	add	r3, r2
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	3338      	adds	r3, #56	; 0x38
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	4413      	add	r3, r2
 8007aea:	3304      	adds	r3, #4
 8007aec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2201      	movs	r2, #1
 8007af2:	705a      	strb	r2, [r3, #1]
 8007af4:	e00f      	b.n	8007b16 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007af6:	78fb      	ldrb	r3, [r7, #3]
 8007af8:	f003 020f 	and.w	r2, r3, #15
 8007afc:	4613      	mov	r3, r2
 8007afe:	00db      	lsls	r3, r3, #3
 8007b00:	4413      	add	r3, r2
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	3304      	adds	r3, #4
 8007b0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007b16:	78fb      	ldrb	r3, [r7, #3]
 8007b18:	f003 030f 	and.w	r3, r3, #15
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007b22:	883a      	ldrh	r2, [r7, #0]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	78ba      	ldrb	r2, [r7, #2]
 8007b2c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	785b      	ldrb	r3, [r3, #1]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d004      	beq.n	8007b40 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007b40:	78bb      	ldrb	r3, [r7, #2]
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d102      	bne.n	8007b4c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d101      	bne.n	8007b5a <HAL_PCD_EP_Open+0xaa>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e00e      	b.n	8007b78 <HAL_PCD_EP_Open+0xc8>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68f9      	ldr	r1, [r7, #12]
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f003 fc09 	bl	800b380 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8007b76:	7afb      	ldrb	r3, [r7, #11]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	460b      	mov	r3, r1
 8007b8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007b8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	da0f      	bge.n	8007bb4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b94:	78fb      	ldrb	r3, [r7, #3]
 8007b96:	f003 020f 	and.w	r2, r3, #15
 8007b9a:	4613      	mov	r3, r2
 8007b9c:	00db      	lsls	r3, r3, #3
 8007b9e:	4413      	add	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	3338      	adds	r3, #56	; 0x38
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	3304      	adds	r3, #4
 8007baa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	705a      	strb	r2, [r3, #1]
 8007bb2:	e00f      	b.n	8007bd4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007bb4:	78fb      	ldrb	r3, [r7, #3]
 8007bb6:	f003 020f 	and.w	r2, r3, #15
 8007bba:	4613      	mov	r3, r2
 8007bbc:	00db      	lsls	r3, r3, #3
 8007bbe:	4413      	add	r3, r2
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	4413      	add	r3, r2
 8007bca:	3304      	adds	r3, #4
 8007bcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007bd4:	78fb      	ldrb	r3, [r7, #3]
 8007bd6:	f003 030f 	and.w	r3, r3, #15
 8007bda:	b2da      	uxtb	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d101      	bne.n	8007bee <HAL_PCD_EP_Close+0x6e>
 8007bea:	2302      	movs	r3, #2
 8007bec:	e00e      	b.n	8007c0c <HAL_PCD_EP_Close+0x8c>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68f9      	ldr	r1, [r7, #12]
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f003 fc47 	bl	800b490 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	607a      	str	r2, [r7, #4]
 8007c1e:	603b      	str	r3, [r7, #0]
 8007c20:	460b      	mov	r3, r1
 8007c22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c24:	7afb      	ldrb	r3, [r7, #11]
 8007c26:	f003 020f 	and.w	r2, r3, #15
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	00db      	lsls	r3, r3, #3
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	4413      	add	r3, r2
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	683a      	ldr	r2, [r7, #0]
 8007c48:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	2200      	movs	r2, #0
 8007c54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c56:	7afb      	ldrb	r3, [r7, #11]
 8007c58:	f003 030f 	and.w	r3, r3, #15
 8007c5c:	b2da      	uxtb	r2, r3
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d102      	bne.n	8007c70 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c70:	7afb      	ldrb	r3, [r7, #11]
 8007c72:	f003 030f 	and.w	r3, r3, #15
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d109      	bne.n	8007c8e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6818      	ldr	r0, [r3, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	6979      	ldr	r1, [r7, #20]
 8007c88:	f003 ff26 	bl	800bad8 <USB_EP0StartXfer>
 8007c8c:	e008      	b.n	8007ca0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6818      	ldr	r0, [r3, #0]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	461a      	mov	r2, r3
 8007c9a:	6979      	ldr	r1, [r7, #20]
 8007c9c:	f003 fcd4 	bl	800b648 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3718      	adds	r7, #24
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007caa:	b480      	push	{r7}
 8007cac:	b083      	sub	sp, #12
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007cb6:	78fb      	ldrb	r3, [r7, #3]
 8007cb8:	f003 020f 	and.w	r2, r3, #15
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	00db      	lsls	r3, r3, #3
 8007cc2:	4413      	add	r3, r2
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	440b      	add	r3, r1
 8007cc8:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8007ccc:	681b      	ldr	r3, [r3, #0]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b086      	sub	sp, #24
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	60f8      	str	r0, [r7, #12]
 8007ce2:	607a      	str	r2, [r7, #4]
 8007ce4:	603b      	str	r3, [r7, #0]
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cea:	7afb      	ldrb	r3, [r7, #11]
 8007cec:	f003 020f 	and.w	r2, r3, #15
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	3338      	adds	r3, #56	; 0x38
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	3304      	adds	r3, #4
 8007d00:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	683a      	ldr	r2, [r7, #0]
 8007d0c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	2200      	movs	r2, #0
 8007d12:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	2201      	movs	r2, #1
 8007d18:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d1a:	7afb      	ldrb	r3, [r7, #11]
 8007d1c:	f003 030f 	and.w	r3, r3, #15
 8007d20:	b2da      	uxtb	r2, r3
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d102      	bne.n	8007d34 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007d34:	7afb      	ldrb	r3, [r7, #11]
 8007d36:	f003 030f 	and.w	r3, r3, #15
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6818      	ldr	r0, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	461a      	mov	r2, r3
 8007d4a:	6979      	ldr	r1, [r7, #20]
 8007d4c:	f003 fec4 	bl	800bad8 <USB_EP0StartXfer>
 8007d50:	e008      	b.n	8007d64 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6818      	ldr	r0, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	6979      	ldr	r1, [r7, #20]
 8007d60:	f003 fc72 	bl	800b648 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b084      	sub	sp, #16
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	460b      	mov	r3, r1
 8007d78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007d7a:	78fb      	ldrb	r3, [r7, #3]
 8007d7c:	f003 020f 	and.w	r2, r3, #15
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d901      	bls.n	8007d8c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e050      	b.n	8007e2e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007d8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	da0f      	bge.n	8007db4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d94:	78fb      	ldrb	r3, [r7, #3]
 8007d96:	f003 020f 	and.w	r2, r3, #15
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	00db      	lsls	r3, r3, #3
 8007d9e:	4413      	add	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	3338      	adds	r3, #56	; 0x38
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	4413      	add	r3, r2
 8007da8:	3304      	adds	r3, #4
 8007daa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2201      	movs	r2, #1
 8007db0:	705a      	strb	r2, [r3, #1]
 8007db2:	e00d      	b.n	8007dd0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	4613      	mov	r3, r2
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	4413      	add	r3, r2
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	3304      	adds	r3, #4
 8007dc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007dd6:	78fb      	ldrb	r3, [r7, #3]
 8007dd8:	f003 030f 	and.w	r3, r3, #15
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_PCD_EP_SetStall+0x82>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e01e      	b.n	8007e2e <HAL_PCD_EP_SetStall+0xc0>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68f9      	ldr	r1, [r7, #12]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f004 f902 	bl	800c008 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007e04:	78fb      	ldrb	r3, [r7, #3]
 8007e06:	f003 030f 	and.w	r3, r3, #15
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10a      	bne.n	8007e24 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6818      	ldr	r0, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	b2d9      	uxtb	r1, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007e1e:	461a      	mov	r2, r3
 8007e20:	f004 faf2 	bl	800c408 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b084      	sub	sp, #16
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
 8007e3e:	460b      	mov	r3, r1
 8007e40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007e42:	78fb      	ldrb	r3, [r7, #3]
 8007e44:	f003 020f 	and.w	r2, r3, #15
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d901      	bls.n	8007e54 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e042      	b.n	8007eda <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007e54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	da0f      	bge.n	8007e7c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	f003 020f 	and.w	r2, r3, #15
 8007e62:	4613      	mov	r3, r2
 8007e64:	00db      	lsls	r3, r3, #3
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	3338      	adds	r3, #56	; 0x38
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	4413      	add	r3, r2
 8007e70:	3304      	adds	r3, #4
 8007e72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2201      	movs	r2, #1
 8007e78:	705a      	strb	r2, [r3, #1]
 8007e7a:	e00f      	b.n	8007e9c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e7c:	78fb      	ldrb	r3, [r7, #3]
 8007e7e:	f003 020f 	and.w	r2, r3, #15
 8007e82:	4613      	mov	r3, r2
 8007e84:	00db      	lsls	r3, r3, #3
 8007e86:	4413      	add	r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	4413      	add	r3, r2
 8007e92:	3304      	adds	r3, #4
 8007e94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ea2:	78fb      	ldrb	r3, [r7, #3]
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d101      	bne.n	8007ebc <HAL_PCD_EP_ClrStall+0x86>
 8007eb8:	2302      	movs	r3, #2
 8007eba:	e00e      	b.n	8007eda <HAL_PCD_EP_ClrStall+0xa4>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68f9      	ldr	r1, [r7, #12]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f004 f90a 	bl	800c0e4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b084      	sub	sp, #16
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	460b      	mov	r3, r1
 8007eec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007eee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	da0c      	bge.n	8007f10 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ef6:	78fb      	ldrb	r3, [r7, #3]
 8007ef8:	f003 020f 	and.w	r2, r3, #15
 8007efc:	4613      	mov	r3, r2
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	4413      	add	r3, r2
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	3338      	adds	r3, #56	; 0x38
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	4413      	add	r3, r2
 8007f0a:	3304      	adds	r3, #4
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	e00c      	b.n	8007f2a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f10:	78fb      	ldrb	r3, [r7, #3]
 8007f12:	f003 020f 	and.w	r2, r3, #15
 8007f16:	4613      	mov	r3, r2
 8007f18:	00db      	lsls	r3, r3, #3
 8007f1a:	4413      	add	r3, r2
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	4413      	add	r3, r2
 8007f26:	3304      	adds	r3, #4
 8007f28:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68f9      	ldr	r1, [r7, #12]
 8007f30:	4618      	mov	r0, r3
 8007f32:	f003 ff29 	bl	800bd88 <USB_EPStopXfer>
 8007f36:	4603      	mov	r3, r0
 8007f38:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007f3a:	7afb      	ldrb	r3, [r7, #11]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b08a      	sub	sp, #40	; 0x28
 8007f48:	af02      	add	r7, sp, #8
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	00db      	lsls	r3, r3, #3
 8007f5e:	4413      	add	r3, r2
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	3338      	adds	r3, #56	; 0x38
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	4413      	add	r3, r2
 8007f68:	3304      	adds	r3, #4
 8007f6a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a1a      	ldr	r2, [r3, #32]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	699b      	ldr	r3, [r3, #24]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d901      	bls.n	8007f7c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e06c      	b.n	8008056 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	699a      	ldr	r2, [r3, #24]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6a1b      	ldr	r3, [r3, #32]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	69fa      	ldr	r2, [r7, #28]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d902      	bls.n	8007f98 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	3303      	adds	r3, #3
 8007f9c:	089b      	lsrs	r3, r3, #2
 8007f9e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007fa0:	e02b      	b.n	8007ffa <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	699a      	ldr	r2, [r3, #24]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	1ad3      	subs	r3, r2, r3
 8007fac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	69fa      	ldr	r2, [r7, #28]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d902      	bls.n	8007fbe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	3303      	adds	r3, #3
 8007fc2:	089b      	lsrs	r3, r3, #2
 8007fc4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6919      	ldr	r1, [r3, #16]
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	b2da      	uxtb	r2, r3
 8007fce:	69fb      	ldr	r3, [r7, #28]
 8007fd0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	4603      	mov	r3, r0
 8007fdc:	6978      	ldr	r0, [r7, #20]
 8007fde:	f003 ff7d 	bl	800bedc <USB_WritePacket>

    ep->xfer_buff  += len;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	691a      	ldr	r2, [r3, #16]
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	441a      	add	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a1a      	ldr	r2, [r3, #32]
 8007ff2:	69fb      	ldr	r3, [r7, #28]
 8007ff4:	441a      	add	r2, r3
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	b29b      	uxth	r3, r3
 800800a:	69ba      	ldr	r2, [r7, #24]
 800800c:	429a      	cmp	r2, r3
 800800e:	d809      	bhi.n	8008024 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6a1a      	ldr	r2, [r3, #32]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008018:	429a      	cmp	r2, r3
 800801a:	d203      	bcs.n	8008024 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1be      	bne.n	8007fa2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	699a      	ldr	r2, [r3, #24]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a1b      	ldr	r3, [r3, #32]
 800802c:	429a      	cmp	r2, r3
 800802e:	d811      	bhi.n	8008054 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	f003 030f 	and.w	r3, r3, #15
 8008036:	2201      	movs	r2, #1
 8008038:	fa02 f303 	lsl.w	r3, r2, r3
 800803c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008044:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	43db      	mvns	r3, r3
 800804a:	6939      	ldr	r1, [r7, #16]
 800804c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008050:	4013      	ands	r3, r2
 8008052:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3720      	adds	r7, #32
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008070:	69fb      	ldr	r3, [r7, #28]
 8008072:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	333c      	adds	r3, #60	; 0x3c
 8008078:	3304      	adds	r3, #4
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	015a      	lsls	r2, r3, #5
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	4413      	add	r3, r2
 8008086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	2b01      	cmp	r3, #1
 8008094:	d17b      	bne.n	800818e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	f003 0308 	and.w	r3, r3, #8
 800809c:	2b00      	cmp	r3, #0
 800809e:	d015      	beq.n	80080cc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	4a61      	ldr	r2, [pc, #388]	; (8008228 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	f240 80b9 	bls.w	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f000 80b3 	beq.w	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	015a      	lsls	r2, r3, #5
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	4413      	add	r3, r2
 80080be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080c2:	461a      	mov	r2, r3
 80080c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080c8:	6093      	str	r3, [r2, #8]
 80080ca:	e0a7      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	f003 0320 	and.w	r3, r3, #32
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d009      	beq.n	80080ea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	015a      	lsls	r2, r3, #5
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	4413      	add	r3, r2
 80080de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080e2:	461a      	mov	r2, r3
 80080e4:	2320      	movs	r3, #32
 80080e6:	6093      	str	r3, [r2, #8]
 80080e8:	e098      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	f040 8093 	bne.w	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	4a4b      	ldr	r2, [pc, #300]	; (8008228 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d90f      	bls.n	800811e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00a      	beq.n	800811e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	015a      	lsls	r2, r3, #5
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	4413      	add	r3, r2
 8008110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008114:	461a      	mov	r2, r3
 8008116:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800811a:	6093      	str	r3, [r2, #8]
 800811c:	e07e      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800811e:	683a      	ldr	r2, [r7, #0]
 8008120:	4613      	mov	r3, r2
 8008122:	00db      	lsls	r3, r3, #3
 8008124:	4413      	add	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	4413      	add	r3, r2
 8008130:	3304      	adds	r3, #4
 8008132:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	69da      	ldr	r2, [r3, #28]
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	0159      	lsls	r1, r3, #5
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	440b      	add	r3, r1
 8008140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800814a:	1ad2      	subs	r2, r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d114      	bne.n	8008180 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d109      	bne.n	8008172 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6818      	ldr	r0, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008168:	461a      	mov	r2, r3
 800816a:	2101      	movs	r1, #1
 800816c:	f004 f94c 	bl	800c408 <USB_EP0_OutStart>
 8008170:	e006      	b.n	8008180 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	691a      	ldr	r2, [r3, #16]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	6a1b      	ldr	r3, [r3, #32]
 800817a:	441a      	add	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	b2db      	uxtb	r3, r3
 8008184:	4619      	mov	r1, r3
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f006 fc04 	bl	800e994 <HAL_PCD_DataOutStageCallback>
 800818c:	e046      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	4a26      	ldr	r2, [pc, #152]	; (800822c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d124      	bne.n	80081e0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00a      	beq.n	80081b6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	015a      	lsls	r2, r3, #5
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	4413      	add	r3, r2
 80081a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ac:	461a      	mov	r2, r3
 80081ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081b2:	6093      	str	r3, [r2, #8]
 80081b4:	e032      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	f003 0320 	and.w	r3, r3, #32
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d008      	beq.n	80081d2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081cc:	461a      	mov	r2, r3
 80081ce:	2320      	movs	r3, #32
 80081d0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	4619      	mov	r1, r3
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f006 fbdb 	bl	800e994 <HAL_PCD_DataOutStageCallback>
 80081de:	e01d      	b.n	800821c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d114      	bne.n	8008210 <PCD_EP_OutXfrComplete_int+0x1b0>
 80081e6:	6879      	ldr	r1, [r7, #4]
 80081e8:	683a      	ldr	r2, [r7, #0]
 80081ea:	4613      	mov	r3, r2
 80081ec:	00db      	lsls	r3, r3, #3
 80081ee:	4413      	add	r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	440b      	add	r3, r1
 80081f4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d108      	bne.n	8008210 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6818      	ldr	r0, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008208:	461a      	mov	r2, r3
 800820a:	2100      	movs	r1, #0
 800820c:	f004 f8fc 	bl	800c408 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	b2db      	uxtb	r3, r3
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f006 fbbc 	bl	800e994 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3720      	adds	r7, #32
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	4f54300a 	.word	0x4f54300a
 800822c:	4f54310a 	.word	0x4f54310a

08008230 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	333c      	adds	r3, #60	; 0x3c
 8008248:	3304      	adds	r3, #4
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4a15      	ldr	r2, [pc, #84]	; (80082b8 <PCD_EP_OutSetupPacket_int+0x88>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d90e      	bls.n	8008284 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800826c:	2b00      	cmp	r3, #0
 800826e:	d009      	beq.n	8008284 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	015a      	lsls	r2, r3, #5
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	4413      	add	r3, r2
 8008278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800827c:	461a      	mov	r2, r3
 800827e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008282:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f006 fb73 	bl	800e970 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	4a0a      	ldr	r2, [pc, #40]	; (80082b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d90c      	bls.n	80082ac <PCD_EP_OutSetupPacket_int+0x7c>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d108      	bne.n	80082ac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6818      	ldr	r0, [r3, #0]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80082a4:	461a      	mov	r2, r3
 80082a6:	2101      	movs	r1, #1
 80082a8:	f004 f8ae 	bl	800c408 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80082ac:	2300      	movs	r3, #0
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	4f54300a 	.word	0x4f54300a

080082bc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	460b      	mov	r3, r1
 80082c6:	70fb      	strb	r3, [r7, #3]
 80082c8:	4613      	mov	r3, r2
 80082ca:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80082d4:	78fb      	ldrb	r3, [r7, #3]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d107      	bne.n	80082ea <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80082da:	883b      	ldrh	r3, [r7, #0]
 80082dc:	0419      	lsls	r1, r3, #16
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	629a      	str	r2, [r3, #40]	; 0x28
 80082e8:	e028      	b.n	800833c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f0:	0c1b      	lsrs	r3, r3, #16
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	4413      	add	r3, r2
 80082f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80082f8:	2300      	movs	r3, #0
 80082fa:	73fb      	strb	r3, [r7, #15]
 80082fc:	e00d      	b.n	800831a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	7bfb      	ldrb	r3, [r7, #15]
 8008304:	3340      	adds	r3, #64	; 0x40
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	0c1b      	lsrs	r3, r3, #16
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	4413      	add	r3, r2
 8008312:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	3301      	adds	r3, #1
 8008318:	73fb      	strb	r3, [r7, #15]
 800831a:	7bfa      	ldrb	r2, [r7, #15]
 800831c:	78fb      	ldrb	r3, [r7, #3]
 800831e:	3b01      	subs	r3, #1
 8008320:	429a      	cmp	r2, r3
 8008322:	d3ec      	bcc.n	80082fe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008324:	883b      	ldrh	r3, [r7, #0]
 8008326:	0418      	lsls	r0, r3, #16
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6819      	ldr	r1, [r3, #0]
 800832c:	78fb      	ldrb	r3, [r7, #3]
 800832e:	3b01      	subs	r3, #1
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	4302      	orrs	r2, r0
 8008334:	3340      	adds	r3, #64	; 0x40
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	440b      	add	r3, r1
 800833a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3714      	adds	r7, #20
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr

0800834a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800834a:	b480      	push	{r7}
 800834c:	b083      	sub	sp, #12
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
 8008352:	460b      	mov	r3, r1
 8008354:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	887a      	ldrh	r2, [r7, #2]
 800835c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008378:	bf00      	nop
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr

08008384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e267      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d075      	beq.n	800848e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80083a2:	4b88      	ldr	r3, [pc, #544]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 030c 	and.w	r3, r3, #12
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	d00c      	beq.n	80083c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083ae:	4b85      	ldr	r3, [pc, #532]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80083b6:	2b08      	cmp	r3, #8
 80083b8:	d112      	bne.n	80083e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083ba:	4b82      	ldr	r3, [pc, #520]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083c6:	d10b      	bne.n	80083e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083c8:	4b7e      	ldr	r3, [pc, #504]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d05b      	beq.n	800848c <HAL_RCC_OscConfig+0x108>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d157      	bne.n	800848c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e242      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083e8:	d106      	bne.n	80083f8 <HAL_RCC_OscConfig+0x74>
 80083ea:	4b76      	ldr	r3, [pc, #472]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a75      	ldr	r2, [pc, #468]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80083f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	e01d      	b.n	8008434 <HAL_RCC_OscConfig+0xb0>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008400:	d10c      	bne.n	800841c <HAL_RCC_OscConfig+0x98>
 8008402:	4b70      	ldr	r3, [pc, #448]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a6f      	ldr	r2, [pc, #444]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	4b6d      	ldr	r3, [pc, #436]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a6c      	ldr	r2, [pc, #432]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	e00b      	b.n	8008434 <HAL_RCC_OscConfig+0xb0>
 800841c:	4b69      	ldr	r3, [pc, #420]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a68      	ldr	r2, [pc, #416]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008426:	6013      	str	r3, [r2, #0]
 8008428:	4b66      	ldr	r3, [pc, #408]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a65      	ldr	r2, [pc, #404]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 800842e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d013      	beq.n	8008464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800843c:	f7fb fa2e 	bl	800389c <HAL_GetTick>
 8008440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008442:	e008      	b.n	8008456 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008444:	f7fb fa2a 	bl	800389c <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	2b64      	cmp	r3, #100	; 0x64
 8008450:	d901      	bls.n	8008456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008452:	2303      	movs	r3, #3
 8008454:	e207      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008456:	4b5b      	ldr	r3, [pc, #364]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800845e:	2b00      	cmp	r3, #0
 8008460:	d0f0      	beq.n	8008444 <HAL_RCC_OscConfig+0xc0>
 8008462:	e014      	b.n	800848e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008464:	f7fb fa1a 	bl	800389c <HAL_GetTick>
 8008468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800846a:	e008      	b.n	800847e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800846c:	f7fb fa16 	bl	800389c <HAL_GetTick>
 8008470:	4602      	mov	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b64      	cmp	r3, #100	; 0x64
 8008478:	d901      	bls.n	800847e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e1f3      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800847e:	4b51      	ldr	r3, [pc, #324]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1f0      	bne.n	800846c <HAL_RCC_OscConfig+0xe8>
 800848a:	e000      	b.n	800848e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800848c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 0302 	and.w	r3, r3, #2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d063      	beq.n	8008562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800849a:	4b4a      	ldr	r3, [pc, #296]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 030c 	and.w	r3, r3, #12
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00b      	beq.n	80084be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084a6:	4b47      	ldr	r3, [pc, #284]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80084ae:	2b08      	cmp	r3, #8
 80084b0:	d11c      	bne.n	80084ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084b2:	4b44      	ldr	r3, [pc, #272]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d116      	bne.n	80084ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084be:	4b41      	ldr	r3, [pc, #260]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d005      	beq.n	80084d6 <HAL_RCC_OscConfig+0x152>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d001      	beq.n	80084d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e1c7      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084d6:	4b3b      	ldr	r3, [pc, #236]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	00db      	lsls	r3, r3, #3
 80084e4:	4937      	ldr	r1, [pc, #220]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 80084e6:	4313      	orrs	r3, r2
 80084e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084ea:	e03a      	b.n	8008562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d020      	beq.n	8008536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084f4:	4b34      	ldr	r3, [pc, #208]	; (80085c8 <HAL_RCC_OscConfig+0x244>)
 80084f6:	2201      	movs	r2, #1
 80084f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084fa:	f7fb f9cf 	bl	800389c <HAL_GetTick>
 80084fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008500:	e008      	b.n	8008514 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008502:	f7fb f9cb 	bl	800389c <HAL_GetTick>
 8008506:	4602      	mov	r2, r0
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	2b02      	cmp	r3, #2
 800850e:	d901      	bls.n	8008514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008510:	2303      	movs	r3, #3
 8008512:	e1a8      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008514:	4b2b      	ldr	r3, [pc, #172]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d0f0      	beq.n	8008502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008520:	4b28      	ldr	r3, [pc, #160]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	691b      	ldr	r3, [r3, #16]
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	4925      	ldr	r1, [pc, #148]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008530:	4313      	orrs	r3, r2
 8008532:	600b      	str	r3, [r1, #0]
 8008534:	e015      	b.n	8008562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008536:	4b24      	ldr	r3, [pc, #144]	; (80085c8 <HAL_RCC_OscConfig+0x244>)
 8008538:	2200      	movs	r2, #0
 800853a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800853c:	f7fb f9ae 	bl	800389c <HAL_GetTick>
 8008540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008542:	e008      	b.n	8008556 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008544:	f7fb f9aa 	bl	800389c <HAL_GetTick>
 8008548:	4602      	mov	r2, r0
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b02      	cmp	r3, #2
 8008550:	d901      	bls.n	8008556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e187      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008556:	4b1b      	ldr	r3, [pc, #108]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 0302 	and.w	r3, r3, #2
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1f0      	bne.n	8008544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0308 	and.w	r3, r3, #8
 800856a:	2b00      	cmp	r3, #0
 800856c:	d036      	beq.n	80085dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	695b      	ldr	r3, [r3, #20]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d016      	beq.n	80085a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008576:	4b15      	ldr	r3, [pc, #84]	; (80085cc <HAL_RCC_OscConfig+0x248>)
 8008578:	2201      	movs	r2, #1
 800857a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800857c:	f7fb f98e 	bl	800389c <HAL_GetTick>
 8008580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008582:	e008      	b.n	8008596 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008584:	f7fb f98a 	bl	800389c <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	2b02      	cmp	r3, #2
 8008590:	d901      	bls.n	8008596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e167      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008596:	4b0b      	ldr	r3, [pc, #44]	; (80085c4 <HAL_RCC_OscConfig+0x240>)
 8008598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800859a:	f003 0302 	and.w	r3, r3, #2
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0f0      	beq.n	8008584 <HAL_RCC_OscConfig+0x200>
 80085a2:	e01b      	b.n	80085dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085a4:	4b09      	ldr	r3, [pc, #36]	; (80085cc <HAL_RCC_OscConfig+0x248>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085aa:	f7fb f977 	bl	800389c <HAL_GetTick>
 80085ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085b0:	e00e      	b.n	80085d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80085b2:	f7fb f973 	bl	800389c <HAL_GetTick>
 80085b6:	4602      	mov	r2, r0
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	1ad3      	subs	r3, r2, r3
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d907      	bls.n	80085d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80085c0:	2303      	movs	r3, #3
 80085c2:	e150      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
 80085c4:	40023800 	.word	0x40023800
 80085c8:	42470000 	.word	0x42470000
 80085cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085d0:	4b88      	ldr	r3, [pc, #544]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80085d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085d4:	f003 0302 	and.w	r3, r3, #2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d1ea      	bne.n	80085b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0304 	and.w	r3, r3, #4
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 8097 	beq.w	8008718 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085ea:	2300      	movs	r3, #0
 80085ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80085ee:	4b81      	ldr	r3, [pc, #516]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80085f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d10f      	bne.n	800861a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80085fa:	2300      	movs	r3, #0
 80085fc:	60bb      	str	r3, [r7, #8]
 80085fe:	4b7d      	ldr	r3, [pc, #500]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008602:	4a7c      	ldr	r2, [pc, #496]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008608:	6413      	str	r3, [r2, #64]	; 0x40
 800860a:	4b7a      	ldr	r3, [pc, #488]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 800860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008612:	60bb      	str	r3, [r7, #8]
 8008614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008616:	2301      	movs	r3, #1
 8008618:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800861a:	4b77      	ldr	r3, [pc, #476]	; (80087f8 <HAL_RCC_OscConfig+0x474>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008622:	2b00      	cmp	r3, #0
 8008624:	d118      	bne.n	8008658 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008626:	4b74      	ldr	r3, [pc, #464]	; (80087f8 <HAL_RCC_OscConfig+0x474>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a73      	ldr	r2, [pc, #460]	; (80087f8 <HAL_RCC_OscConfig+0x474>)
 800862c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008632:	f7fb f933 	bl	800389c <HAL_GetTick>
 8008636:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008638:	e008      	b.n	800864c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800863a:	f7fb f92f 	bl	800389c <HAL_GetTick>
 800863e:	4602      	mov	r2, r0
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	2b02      	cmp	r3, #2
 8008646:	d901      	bls.n	800864c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008648:	2303      	movs	r3, #3
 800864a:	e10c      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800864c:	4b6a      	ldr	r3, [pc, #424]	; (80087f8 <HAL_RCC_OscConfig+0x474>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008654:	2b00      	cmp	r3, #0
 8008656:	d0f0      	beq.n	800863a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d106      	bne.n	800866e <HAL_RCC_OscConfig+0x2ea>
 8008660:	4b64      	ldr	r3, [pc, #400]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008664:	4a63      	ldr	r2, [pc, #396]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008666:	f043 0301 	orr.w	r3, r3, #1
 800866a:	6713      	str	r3, [r2, #112]	; 0x70
 800866c:	e01c      	b.n	80086a8 <HAL_RCC_OscConfig+0x324>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	2b05      	cmp	r3, #5
 8008674:	d10c      	bne.n	8008690 <HAL_RCC_OscConfig+0x30c>
 8008676:	4b5f      	ldr	r3, [pc, #380]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800867a:	4a5e      	ldr	r2, [pc, #376]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 800867c:	f043 0304 	orr.w	r3, r3, #4
 8008680:	6713      	str	r3, [r2, #112]	; 0x70
 8008682:	4b5c      	ldr	r3, [pc, #368]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008686:	4a5b      	ldr	r2, [pc, #364]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008688:	f043 0301 	orr.w	r3, r3, #1
 800868c:	6713      	str	r3, [r2, #112]	; 0x70
 800868e:	e00b      	b.n	80086a8 <HAL_RCC_OscConfig+0x324>
 8008690:	4b58      	ldr	r3, [pc, #352]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008694:	4a57      	ldr	r2, [pc, #348]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008696:	f023 0301 	bic.w	r3, r3, #1
 800869a:	6713      	str	r3, [r2, #112]	; 0x70
 800869c:	4b55      	ldr	r3, [pc, #340]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 800869e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a0:	4a54      	ldr	r2, [pc, #336]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80086a2:	f023 0304 	bic.w	r3, r3, #4
 80086a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d015      	beq.n	80086dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086b0:	f7fb f8f4 	bl	800389c <HAL_GetTick>
 80086b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086b6:	e00a      	b.n	80086ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086b8:	f7fb f8f0 	bl	800389c <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d901      	bls.n	80086ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e0cb      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086ce:	4b49      	ldr	r3, [pc, #292]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80086d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0ee      	beq.n	80086b8 <HAL_RCC_OscConfig+0x334>
 80086da:	e014      	b.n	8008706 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80086dc:	f7fb f8de 	bl	800389c <HAL_GetTick>
 80086e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086e2:	e00a      	b.n	80086fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086e4:	f7fb f8da 	bl	800389c <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e0b5      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086fa:	4b3e      	ldr	r3, [pc, #248]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80086fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086fe:	f003 0302 	and.w	r3, r3, #2
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1ee      	bne.n	80086e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008706:	7dfb      	ldrb	r3, [r7, #23]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d105      	bne.n	8008718 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800870c:	4b39      	ldr	r3, [pc, #228]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 800870e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008710:	4a38      	ldr	r2, [pc, #224]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008716:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	699b      	ldr	r3, [r3, #24]
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 80a1 	beq.w	8008864 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008722:	4b34      	ldr	r3, [pc, #208]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	f003 030c 	and.w	r3, r3, #12
 800872a:	2b08      	cmp	r3, #8
 800872c:	d05c      	beq.n	80087e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	2b02      	cmp	r3, #2
 8008734:	d141      	bne.n	80087ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008736:	4b31      	ldr	r3, [pc, #196]	; (80087fc <HAL_RCC_OscConfig+0x478>)
 8008738:	2200      	movs	r2, #0
 800873a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800873c:	f7fb f8ae 	bl	800389c <HAL_GetTick>
 8008740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008742:	e008      	b.n	8008756 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008744:	f7fb f8aa 	bl	800389c <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	2b02      	cmp	r3, #2
 8008750:	d901      	bls.n	8008756 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e087      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008756:	4b27      	ldr	r3, [pc, #156]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1f0      	bne.n	8008744 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	69da      	ldr	r2, [r3, #28]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	431a      	orrs	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008770:	019b      	lsls	r3, r3, #6
 8008772:	431a      	orrs	r2, r3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008778:	085b      	lsrs	r3, r3, #1
 800877a:	3b01      	subs	r3, #1
 800877c:	041b      	lsls	r3, r3, #16
 800877e:	431a      	orrs	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008784:	061b      	lsls	r3, r3, #24
 8008786:	491b      	ldr	r1, [pc, #108]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 8008788:	4313      	orrs	r3, r2
 800878a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800878c:	4b1b      	ldr	r3, [pc, #108]	; (80087fc <HAL_RCC_OscConfig+0x478>)
 800878e:	2201      	movs	r2, #1
 8008790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008792:	f7fb f883 	bl	800389c <HAL_GetTick>
 8008796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008798:	e008      	b.n	80087ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800879a:	f7fb f87f 	bl	800389c <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d901      	bls.n	80087ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e05c      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ac:	4b11      	ldr	r3, [pc, #68]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d0f0      	beq.n	800879a <HAL_RCC_OscConfig+0x416>
 80087b8:	e054      	b.n	8008864 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087ba:	4b10      	ldr	r3, [pc, #64]	; (80087fc <HAL_RCC_OscConfig+0x478>)
 80087bc:	2200      	movs	r2, #0
 80087be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087c0:	f7fb f86c 	bl	800389c <HAL_GetTick>
 80087c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087c6:	e008      	b.n	80087da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087c8:	f7fb f868 	bl	800389c <HAL_GetTick>
 80087cc:	4602      	mov	r2, r0
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	1ad3      	subs	r3, r2, r3
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d901      	bls.n	80087da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e045      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087da:	4b06      	ldr	r3, [pc, #24]	; (80087f4 <HAL_RCC_OscConfig+0x470>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1f0      	bne.n	80087c8 <HAL_RCC_OscConfig+0x444>
 80087e6:	e03d      	b.n	8008864 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d107      	bne.n	8008800 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e038      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
 80087f4:	40023800 	.word	0x40023800
 80087f8:	40007000 	.word	0x40007000
 80087fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008800:	4b1b      	ldr	r3, [pc, #108]	; (8008870 <HAL_RCC_OscConfig+0x4ec>)
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	699b      	ldr	r3, [r3, #24]
 800880a:	2b01      	cmp	r3, #1
 800880c:	d028      	beq.n	8008860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008818:	429a      	cmp	r2, r3
 800881a:	d121      	bne.n	8008860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008826:	429a      	cmp	r2, r3
 8008828:	d11a      	bne.n	8008860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008830:	4013      	ands	r3, r2
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008836:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008838:	4293      	cmp	r3, r2
 800883a:	d111      	bne.n	8008860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008846:	085b      	lsrs	r3, r3, #1
 8008848:	3b01      	subs	r3, #1
 800884a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800884c:	429a      	cmp	r2, r3
 800884e:	d107      	bne.n	8008860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800885c:	429a      	cmp	r2, r3
 800885e:	d001      	beq.n	8008864 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	40023800 	.word	0x40023800

08008874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d101      	bne.n	8008888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e0cc      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008888:	4b68      	ldr	r3, [pc, #416]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 0307 	and.w	r3, r3, #7
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	429a      	cmp	r2, r3
 8008894:	d90c      	bls.n	80088b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008896:	4b65      	ldr	r3, [pc, #404]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	b2d2      	uxtb	r2, r2
 800889c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800889e:	4b63      	ldr	r3, [pc, #396]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f003 0307 	and.w	r3, r3, #7
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d001      	beq.n	80088b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e0b8      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f003 0302 	and.w	r3, r3, #2
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d020      	beq.n	80088fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0304 	and.w	r3, r3, #4
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d005      	beq.n	80088d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80088c8:	4b59      	ldr	r3, [pc, #356]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	4a58      	ldr	r2, [pc, #352]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80088d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f003 0308 	and.w	r3, r3, #8
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d005      	beq.n	80088ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80088e0:	4b53      	ldr	r3, [pc, #332]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	4a52      	ldr	r2, [pc, #328]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80088ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80088ec:	4b50      	ldr	r3, [pc, #320]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	494d      	ldr	r1, [pc, #308]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80088fa:	4313      	orrs	r3, r2
 80088fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 0301 	and.w	r3, r3, #1
 8008906:	2b00      	cmp	r3, #0
 8008908:	d044      	beq.n	8008994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	2b01      	cmp	r3, #1
 8008910:	d107      	bne.n	8008922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008912:	4b47      	ldr	r3, [pc, #284]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800891a:	2b00      	cmp	r3, #0
 800891c:	d119      	bne.n	8008952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e07f      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	2b02      	cmp	r3, #2
 8008928:	d003      	beq.n	8008932 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800892e:	2b03      	cmp	r3, #3
 8008930:	d107      	bne.n	8008942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008932:	4b3f      	ldr	r3, [pc, #252]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d109      	bne.n	8008952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e06f      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008942:	4b3b      	ldr	r3, [pc, #236]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d101      	bne.n	8008952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e067      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008952:	4b37      	ldr	r3, [pc, #220]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	f023 0203 	bic.w	r2, r3, #3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	4934      	ldr	r1, [pc, #208]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008960:	4313      	orrs	r3, r2
 8008962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008964:	f7fa ff9a 	bl	800389c <HAL_GetTick>
 8008968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800896a:	e00a      	b.n	8008982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800896c:	f7fa ff96 	bl	800389c <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	f241 3288 	movw	r2, #5000	; 0x1388
 800897a:	4293      	cmp	r3, r2
 800897c:	d901      	bls.n	8008982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	e04f      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008982:	4b2b      	ldr	r3, [pc, #172]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f003 020c 	and.w	r2, r3, #12
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	429a      	cmp	r2, r3
 8008992:	d1eb      	bne.n	800896c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008994:	4b25      	ldr	r3, [pc, #148]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 0307 	and.w	r3, r3, #7
 800899c:	683a      	ldr	r2, [r7, #0]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d20c      	bcs.n	80089bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089a2:	4b22      	ldr	r3, [pc, #136]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	b2d2      	uxtb	r2, r2
 80089a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80089aa:	4b20      	ldr	r3, [pc, #128]	; (8008a2c <HAL_RCC_ClockConfig+0x1b8>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0307 	and.w	r3, r3, #7
 80089b2:	683a      	ldr	r2, [r7, #0]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d001      	beq.n	80089bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e032      	b.n	8008a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f003 0304 	and.w	r3, r3, #4
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d008      	beq.n	80089da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089c8:	4b19      	ldr	r3, [pc, #100]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	4916      	ldr	r1, [pc, #88]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80089d6:	4313      	orrs	r3, r2
 80089d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f003 0308 	and.w	r3, r3, #8
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d009      	beq.n	80089fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80089e6:	4b12      	ldr	r3, [pc, #72]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	490e      	ldr	r1, [pc, #56]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 80089f6:	4313      	orrs	r3, r2
 80089f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80089fa:	f000 f821 	bl	8008a40 <HAL_RCC_GetSysClockFreq>
 80089fe:	4602      	mov	r2, r0
 8008a00:	4b0b      	ldr	r3, [pc, #44]	; (8008a30 <HAL_RCC_ClockConfig+0x1bc>)
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	091b      	lsrs	r3, r3, #4
 8008a06:	f003 030f 	and.w	r3, r3, #15
 8008a0a:	490a      	ldr	r1, [pc, #40]	; (8008a34 <HAL_RCC_ClockConfig+0x1c0>)
 8008a0c:	5ccb      	ldrb	r3, [r1, r3]
 8008a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a12:	4a09      	ldr	r2, [pc, #36]	; (8008a38 <HAL_RCC_ClockConfig+0x1c4>)
 8008a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008a16:	4b09      	ldr	r3, [pc, #36]	; (8008a3c <HAL_RCC_ClockConfig+0x1c8>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f7fa fefa 	bl	8003814 <HAL_InitTick>

  return HAL_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	40023c00 	.word	0x40023c00
 8008a30:	40023800 	.word	0x40023800
 8008a34:	08012f50 	.word	0x08012f50
 8008a38:	20000008 	.word	0x20000008
 8008a3c:	2000000c 	.word	0x2000000c

08008a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a44:	b090      	sub	sp, #64	; 0x40
 8008a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a50:	2300      	movs	r3, #0
 8008a52:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a58:	4b59      	ldr	r3, [pc, #356]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f003 030c 	and.w	r3, r3, #12
 8008a60:	2b08      	cmp	r3, #8
 8008a62:	d00d      	beq.n	8008a80 <HAL_RCC_GetSysClockFreq+0x40>
 8008a64:	2b08      	cmp	r3, #8
 8008a66:	f200 80a1 	bhi.w	8008bac <HAL_RCC_GetSysClockFreq+0x16c>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d002      	beq.n	8008a74 <HAL_RCC_GetSysClockFreq+0x34>
 8008a6e:	2b04      	cmp	r3, #4
 8008a70:	d003      	beq.n	8008a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8008a72:	e09b      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008a74:	4b53      	ldr	r3, [pc, #332]	; (8008bc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8008a76:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008a78:	e09b      	b.n	8008bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008a7a:	4b53      	ldr	r3, [pc, #332]	; (8008bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008a7e:	e098      	b.n	8008bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008a80:	4b4f      	ldr	r3, [pc, #316]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a88:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008a8a:	4b4d      	ldr	r3, [pc, #308]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d028      	beq.n	8008ae8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a96:	4b4a      	ldr	r3, [pc, #296]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	099b      	lsrs	r3, r3, #6
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	623b      	str	r3, [r7, #32]
 8008aa0:	627a      	str	r2, [r7, #36]	; 0x24
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008aa8:	2100      	movs	r1, #0
 8008aaa:	4b47      	ldr	r3, [pc, #284]	; (8008bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8008aac:	fb03 f201 	mul.w	r2, r3, r1
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	fb00 f303 	mul.w	r3, r0, r3
 8008ab6:	4413      	add	r3, r2
 8008ab8:	4a43      	ldr	r2, [pc, #268]	; (8008bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8008aba:	fba0 1202 	umull	r1, r2, r0, r2
 8008abe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008ac0:	460a      	mov	r2, r1
 8008ac2:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ac4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ac6:	4413      	add	r3, r2
 8008ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008acc:	2200      	movs	r2, #0
 8008ace:	61bb      	str	r3, [r7, #24]
 8008ad0:	61fa      	str	r2, [r7, #28]
 8008ad2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ad6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008ada:	f7f8 f8cd 	bl	8000c78 <__aeabi_uldivmod>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ae6:	e053      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ae8:	4b35      	ldr	r3, [pc, #212]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	099b      	lsrs	r3, r3, #6
 8008aee:	2200      	movs	r2, #0
 8008af0:	613b      	str	r3, [r7, #16]
 8008af2:	617a      	str	r2, [r7, #20]
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008afa:	f04f 0b00 	mov.w	fp, #0
 8008afe:	4652      	mov	r2, sl
 8008b00:	465b      	mov	r3, fp
 8008b02:	f04f 0000 	mov.w	r0, #0
 8008b06:	f04f 0100 	mov.w	r1, #0
 8008b0a:	0159      	lsls	r1, r3, #5
 8008b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b10:	0150      	lsls	r0, r2, #5
 8008b12:	4602      	mov	r2, r0
 8008b14:	460b      	mov	r3, r1
 8008b16:	ebb2 080a 	subs.w	r8, r2, sl
 8008b1a:	eb63 090b 	sbc.w	r9, r3, fp
 8008b1e:	f04f 0200 	mov.w	r2, #0
 8008b22:	f04f 0300 	mov.w	r3, #0
 8008b26:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008b2a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008b2e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008b32:	ebb2 0408 	subs.w	r4, r2, r8
 8008b36:	eb63 0509 	sbc.w	r5, r3, r9
 8008b3a:	f04f 0200 	mov.w	r2, #0
 8008b3e:	f04f 0300 	mov.w	r3, #0
 8008b42:	00eb      	lsls	r3, r5, #3
 8008b44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b48:	00e2      	lsls	r2, r4, #3
 8008b4a:	4614      	mov	r4, r2
 8008b4c:	461d      	mov	r5, r3
 8008b4e:	eb14 030a 	adds.w	r3, r4, sl
 8008b52:	603b      	str	r3, [r7, #0]
 8008b54:	eb45 030b 	adc.w	r3, r5, fp
 8008b58:	607b      	str	r3, [r7, #4]
 8008b5a:	f04f 0200 	mov.w	r2, #0
 8008b5e:	f04f 0300 	mov.w	r3, #0
 8008b62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008b66:	4629      	mov	r1, r5
 8008b68:	028b      	lsls	r3, r1, #10
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008b70:	4621      	mov	r1, r4
 8008b72:	028a      	lsls	r2, r1, #10
 8008b74:	4610      	mov	r0, r2
 8008b76:	4619      	mov	r1, r3
 8008b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	60bb      	str	r3, [r7, #8]
 8008b7e:	60fa      	str	r2, [r7, #12]
 8008b80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008b84:	f7f8 f878 	bl	8000c78 <__aeabi_uldivmod>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008b90:	4b0b      	ldr	r3, [pc, #44]	; (8008bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	0c1b      	lsrs	r3, r3, #16
 8008b96:	f003 0303 	and.w	r3, r3, #3
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	005b      	lsls	r3, r3, #1
 8008b9e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008ba0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ba8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008baa:	e002      	b.n	8008bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008bac:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8008bae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3740      	adds	r7, #64	; 0x40
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008bbe:	bf00      	nop
 8008bc0:	40023800 	.word	0x40023800
 8008bc4:	00f42400 	.word	0x00f42400
 8008bc8:	017d7840 	.word	0x017d7840

08008bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008bd0:	4b03      	ldr	r3, [pc, #12]	; (8008be0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop
 8008be0:	20000008 	.word	0x20000008

08008be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008be8:	f7ff fff0 	bl	8008bcc <HAL_RCC_GetHCLKFreq>
 8008bec:	4602      	mov	r2, r0
 8008bee:	4b05      	ldr	r3, [pc, #20]	; (8008c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	0a9b      	lsrs	r3, r3, #10
 8008bf4:	f003 0307 	and.w	r3, r3, #7
 8008bf8:	4903      	ldr	r1, [pc, #12]	; (8008c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bfa:	5ccb      	ldrb	r3, [r1, r3]
 8008bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	40023800 	.word	0x40023800
 8008c08:	08012f60 	.word	0x08012f60

08008c0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008c10:	f7ff ffdc 	bl	8008bcc <HAL_RCC_GetHCLKFreq>
 8008c14:	4602      	mov	r2, r0
 8008c16:	4b05      	ldr	r3, [pc, #20]	; (8008c2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	0b5b      	lsrs	r3, r3, #13
 8008c1c:	f003 0307 	and.w	r3, r3, #7
 8008c20:	4903      	ldr	r1, [pc, #12]	; (8008c30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c22:	5ccb      	ldrb	r3, [r1, r3]
 8008c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	40023800 	.word	0x40023800
 8008c30:	08012f60 	.word	0x08012f60

08008c34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b082      	sub	sp, #8
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d101      	bne.n	8008c46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e041      	b.n	8008cca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d106      	bne.n	8008c60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7fa f8d4 	bl	8002e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2202      	movs	r2, #2
 8008c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	3304      	adds	r3, #4
 8008c70:	4619      	mov	r1, r3
 8008c72:	4610      	mov	r0, r2
 8008c74:	f000 fc54 	bl	8009520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2201      	movs	r2, #1
 8008c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3708      	adds	r7, #8
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
	...

08008cd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d001      	beq.n	8008cec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e044      	b.n	8008d76 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2202      	movs	r2, #2
 8008cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f042 0201 	orr.w	r2, r2, #1
 8008d02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a1e      	ldr	r2, [pc, #120]	; (8008d84 <HAL_TIM_Base_Start_IT+0xb0>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d018      	beq.n	8008d40 <HAL_TIM_Base_Start_IT+0x6c>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d16:	d013      	beq.n	8008d40 <HAL_TIM_Base_Start_IT+0x6c>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a1a      	ldr	r2, [pc, #104]	; (8008d88 <HAL_TIM_Base_Start_IT+0xb4>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00e      	beq.n	8008d40 <HAL_TIM_Base_Start_IT+0x6c>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a19      	ldr	r2, [pc, #100]	; (8008d8c <HAL_TIM_Base_Start_IT+0xb8>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d009      	beq.n	8008d40 <HAL_TIM_Base_Start_IT+0x6c>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a17      	ldr	r2, [pc, #92]	; (8008d90 <HAL_TIM_Base_Start_IT+0xbc>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d004      	beq.n	8008d40 <HAL_TIM_Base_Start_IT+0x6c>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a16      	ldr	r2, [pc, #88]	; (8008d94 <HAL_TIM_Base_Start_IT+0xc0>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d111      	bne.n	8008d64 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f003 0307 	and.w	r3, r3, #7
 8008d4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2b06      	cmp	r3, #6
 8008d50:	d010      	beq.n	8008d74 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f042 0201 	orr.w	r2, r2, #1
 8008d60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d62:	e007      	b.n	8008d74 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f042 0201 	orr.w	r2, r2, #1
 8008d72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d74:	2300      	movs	r3, #0
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	40010000 	.word	0x40010000
 8008d88:	40000400 	.word	0x40000400
 8008d8c:	40000800 	.word	0x40000800
 8008d90:	40000c00 	.word	0x40000c00
 8008d94:	40014000 	.word	0x40014000

08008d98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e041      	b.n	8008e2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d106      	bne.n	8008dc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7fa f874 	bl	8002eac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	f000 fba2 	bl	8009520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
	...

08008e38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d109      	bne.n	8008e5c <HAL_TIM_PWM_Start+0x24>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	bf14      	ite	ne
 8008e54:	2301      	movne	r3, #1
 8008e56:	2300      	moveq	r3, #0
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	e022      	b.n	8008ea2 <HAL_TIM_PWM_Start+0x6a>
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2b04      	cmp	r3, #4
 8008e60:	d109      	bne.n	8008e76 <HAL_TIM_PWM_Start+0x3e>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	bf14      	ite	ne
 8008e6e:	2301      	movne	r3, #1
 8008e70:	2300      	moveq	r3, #0
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	e015      	b.n	8008ea2 <HAL_TIM_PWM_Start+0x6a>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b08      	cmp	r3, #8
 8008e7a:	d109      	bne.n	8008e90 <HAL_TIM_PWM_Start+0x58>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	bf14      	ite	ne
 8008e88:	2301      	movne	r3, #1
 8008e8a:	2300      	moveq	r3, #0
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	e008      	b.n	8008ea2 <HAL_TIM_PWM_Start+0x6a>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	bf14      	ite	ne
 8008e9c:	2301      	movne	r3, #1
 8008e9e:	2300      	moveq	r3, #0
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d001      	beq.n	8008eaa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e068      	b.n	8008f7c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d104      	bne.n	8008eba <HAL_TIM_PWM_Start+0x82>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008eb8:	e013      	b.n	8008ee2 <HAL_TIM_PWM_Start+0xaa>
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	2b04      	cmp	r3, #4
 8008ebe:	d104      	bne.n	8008eca <HAL_TIM_PWM_Start+0x92>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2202      	movs	r2, #2
 8008ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ec8:	e00b      	b.n	8008ee2 <HAL_TIM_PWM_Start+0xaa>
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	2b08      	cmp	r3, #8
 8008ece:	d104      	bne.n	8008eda <HAL_TIM_PWM_Start+0xa2>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ed8:	e003      	b.n	8008ee2 <HAL_TIM_PWM_Start+0xaa>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2202      	movs	r2, #2
 8008ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	6839      	ldr	r1, [r7, #0]
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 fdbe 	bl	8009a6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a23      	ldr	r2, [pc, #140]	; (8008f84 <HAL_TIM_PWM_Start+0x14c>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d107      	bne.n	8008f0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a1d      	ldr	r2, [pc, #116]	; (8008f84 <HAL_TIM_PWM_Start+0x14c>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d018      	beq.n	8008f46 <HAL_TIM_PWM_Start+0x10e>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f1c:	d013      	beq.n	8008f46 <HAL_TIM_PWM_Start+0x10e>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a19      	ldr	r2, [pc, #100]	; (8008f88 <HAL_TIM_PWM_Start+0x150>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d00e      	beq.n	8008f46 <HAL_TIM_PWM_Start+0x10e>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a17      	ldr	r2, [pc, #92]	; (8008f8c <HAL_TIM_PWM_Start+0x154>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d009      	beq.n	8008f46 <HAL_TIM_PWM_Start+0x10e>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a16      	ldr	r2, [pc, #88]	; (8008f90 <HAL_TIM_PWM_Start+0x158>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d004      	beq.n	8008f46 <HAL_TIM_PWM_Start+0x10e>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a14      	ldr	r2, [pc, #80]	; (8008f94 <HAL_TIM_PWM_Start+0x15c>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d111      	bne.n	8008f6a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f003 0307 	and.w	r3, r3, #7
 8008f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2b06      	cmp	r3, #6
 8008f56:	d010      	beq.n	8008f7a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f042 0201 	orr.w	r2, r2, #1
 8008f66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f68:	e007      	b.n	8008f7a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f042 0201 	orr.w	r2, r2, #1
 8008f78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3710      	adds	r7, #16
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	40010000 	.word	0x40010000
 8008f88:	40000400 	.word	0x40000400
 8008f8c:	40000800 	.word	0x40000800
 8008f90:	40000c00 	.word	0x40000c00
 8008f94:	40014000 	.word	0x40014000

08008f98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	f003 0302 	and.w	r3, r3, #2
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d122      	bne.n	8008ff4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	f003 0302 	and.w	r3, r3, #2
 8008fb8:	2b02      	cmp	r3, #2
 8008fba:	d11b      	bne.n	8008ff4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f06f 0202 	mvn.w	r2, #2
 8008fc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	699b      	ldr	r3, [r3, #24]
 8008fd2:	f003 0303 	and.w	r3, r3, #3
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fa81 	bl	80094e2 <HAL_TIM_IC_CaptureCallback>
 8008fe0:	e005      	b.n	8008fee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fa73 	bl	80094ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 fa84 	bl	80094f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	f003 0304 	and.w	r3, r3, #4
 8008ffe:	2b04      	cmp	r3, #4
 8009000:	d122      	bne.n	8009048 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	f003 0304 	and.w	r3, r3, #4
 800900c:	2b04      	cmp	r3, #4
 800900e:	d11b      	bne.n	8009048 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f06f 0204 	mvn.w	r2, #4
 8009018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2202      	movs	r2, #2
 800901e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800902a:	2b00      	cmp	r3, #0
 800902c:	d003      	beq.n	8009036 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 fa57 	bl	80094e2 <HAL_TIM_IC_CaptureCallback>
 8009034:	e005      	b.n	8009042 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fa49 	bl	80094ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fa5a 	bl	80094f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2200      	movs	r2, #0
 8009046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	f003 0308 	and.w	r3, r3, #8
 8009052:	2b08      	cmp	r3, #8
 8009054:	d122      	bne.n	800909c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	f003 0308 	and.w	r3, r3, #8
 8009060:	2b08      	cmp	r3, #8
 8009062:	d11b      	bne.n	800909c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f06f 0208 	mvn.w	r2, #8
 800906c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2204      	movs	r2, #4
 8009072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	f003 0303 	and.w	r3, r3, #3
 800907e:	2b00      	cmp	r3, #0
 8009080:	d003      	beq.n	800908a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 fa2d 	bl	80094e2 <HAL_TIM_IC_CaptureCallback>
 8009088:	e005      	b.n	8009096 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 fa1f 	bl	80094ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fa30 	bl	80094f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	691b      	ldr	r3, [r3, #16]
 80090a2:	f003 0310 	and.w	r3, r3, #16
 80090a6:	2b10      	cmp	r3, #16
 80090a8:	d122      	bne.n	80090f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	f003 0310 	and.w	r3, r3, #16
 80090b4:	2b10      	cmp	r3, #16
 80090b6:	d11b      	bne.n	80090f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f06f 0210 	mvn.w	r2, #16
 80090c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2208      	movs	r2, #8
 80090c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	69db      	ldr	r3, [r3, #28]
 80090ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 fa03 	bl	80094e2 <HAL_TIM_IC_CaptureCallback>
 80090dc:	e005      	b.n	80090ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f9f5 	bl	80094ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fa06 	bl	80094f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	691b      	ldr	r3, [r3, #16]
 80090f6:	f003 0301 	and.w	r3, r3, #1
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d10e      	bne.n	800911c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	f003 0301 	and.w	r3, r3, #1
 8009108:	2b01      	cmp	r3, #1
 800910a:	d107      	bne.n	800911c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f06f 0201 	mvn.w	r2, #1
 8009114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 f9cf 	bl	80094ba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009126:	2b80      	cmp	r3, #128	; 0x80
 8009128:	d10e      	bne.n	8009148 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009134:	2b80      	cmp	r3, #128	; 0x80
 8009136:	d107      	bne.n	8009148 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 fd30 	bl	8009ba8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	691b      	ldr	r3, [r3, #16]
 800914e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009152:	2b40      	cmp	r3, #64	; 0x40
 8009154:	d10e      	bne.n	8009174 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009160:	2b40      	cmp	r3, #64	; 0x40
 8009162:	d107      	bne.n	8009174 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800916c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f9cb 	bl	800950a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b20      	cmp	r3, #32
 8009180:	d10e      	bne.n	80091a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68db      	ldr	r3, [r3, #12]
 8009188:	f003 0320 	and.w	r3, r3, #32
 800918c:	2b20      	cmp	r3, #32
 800918e:	d107      	bne.n	80091a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f06f 0220 	mvn.w	r2, #32
 8009198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fcfa 	bl	8009b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091a0:	bf00      	nop
 80091a2:	3708      	adds	r7, #8
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b086      	sub	sp, #24
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091b4:	2300      	movs	r3, #0
 80091b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d101      	bne.n	80091c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80091c2:	2302      	movs	r3, #2
 80091c4:	e0ae      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2201      	movs	r2, #1
 80091ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2b0c      	cmp	r3, #12
 80091d2:	f200 809f 	bhi.w	8009314 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80091d6:	a201      	add	r2, pc, #4	; (adr r2, 80091dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80091d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091dc:	08009211 	.word	0x08009211
 80091e0:	08009315 	.word	0x08009315
 80091e4:	08009315 	.word	0x08009315
 80091e8:	08009315 	.word	0x08009315
 80091ec:	08009251 	.word	0x08009251
 80091f0:	08009315 	.word	0x08009315
 80091f4:	08009315 	.word	0x08009315
 80091f8:	08009315 	.word	0x08009315
 80091fc:	08009293 	.word	0x08009293
 8009200:	08009315 	.word	0x08009315
 8009204:	08009315 	.word	0x08009315
 8009208:	08009315 	.word	0x08009315
 800920c:	080092d3 	.word	0x080092d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	68b9      	ldr	r1, [r7, #8]
 8009216:	4618      	mov	r0, r3
 8009218:	f000 fa02 	bl	8009620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	699a      	ldr	r2, [r3, #24]
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f042 0208 	orr.w	r2, r2, #8
 800922a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f022 0204 	bic.w	r2, r2, #4
 800923a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	6999      	ldr	r1, [r3, #24]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	691a      	ldr	r2, [r3, #16]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	430a      	orrs	r2, r1
 800924c:	619a      	str	r2, [r3, #24]
      break;
 800924e:	e064      	b.n	800931a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68b9      	ldr	r1, [r7, #8]
 8009256:	4618      	mov	r0, r3
 8009258:	f000 fa48 	bl	80096ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	699a      	ldr	r2, [r3, #24]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800926a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	699a      	ldr	r2, [r3, #24]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800927a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6999      	ldr	r1, [r3, #24]
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	021a      	lsls	r2, r3, #8
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	430a      	orrs	r2, r1
 800928e:	619a      	str	r2, [r3, #24]
      break;
 8009290:	e043      	b.n	800931a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68b9      	ldr	r1, [r7, #8]
 8009298:	4618      	mov	r0, r3
 800929a:	f000 fa93 	bl	80097c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	69da      	ldr	r2, [r3, #28]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f042 0208 	orr.w	r2, r2, #8
 80092ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	69da      	ldr	r2, [r3, #28]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f022 0204 	bic.w	r2, r2, #4
 80092bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	69d9      	ldr	r1, [r3, #28]
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	691a      	ldr	r2, [r3, #16]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	430a      	orrs	r2, r1
 80092ce:	61da      	str	r2, [r3, #28]
      break;
 80092d0:	e023      	b.n	800931a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	68b9      	ldr	r1, [r7, #8]
 80092d8:	4618      	mov	r0, r3
 80092da:	f000 fadd 	bl	8009898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	69da      	ldr	r2, [r3, #28]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	69da      	ldr	r2, [r3, #28]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	69d9      	ldr	r1, [r3, #28]
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	021a      	lsls	r2, r3, #8
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	430a      	orrs	r2, r1
 8009310:	61da      	str	r2, [r3, #28]
      break;
 8009312:	e002      	b.n	800931a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	75fb      	strb	r3, [r7, #23]
      break;
 8009318:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009322:	7dfb      	ldrb	r3, [r7, #23]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3718      	adds	r7, #24
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}

0800932c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b084      	sub	sp, #16
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009336:	2300      	movs	r3, #0
 8009338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009340:	2b01      	cmp	r3, #1
 8009342:	d101      	bne.n	8009348 <HAL_TIM_ConfigClockSource+0x1c>
 8009344:	2302      	movs	r3, #2
 8009346:	e0b4      	b.n	80094b2 <HAL_TIM_ConfigClockSource+0x186>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2202      	movs	r2, #2
 8009354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800936e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009380:	d03e      	beq.n	8009400 <HAL_TIM_ConfigClockSource+0xd4>
 8009382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009386:	f200 8087 	bhi.w	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 800938a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800938e:	f000 8086 	beq.w	800949e <HAL_TIM_ConfigClockSource+0x172>
 8009392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009396:	d87f      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 8009398:	2b70      	cmp	r3, #112	; 0x70
 800939a:	d01a      	beq.n	80093d2 <HAL_TIM_ConfigClockSource+0xa6>
 800939c:	2b70      	cmp	r3, #112	; 0x70
 800939e:	d87b      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093a0:	2b60      	cmp	r3, #96	; 0x60
 80093a2:	d050      	beq.n	8009446 <HAL_TIM_ConfigClockSource+0x11a>
 80093a4:	2b60      	cmp	r3, #96	; 0x60
 80093a6:	d877      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093a8:	2b50      	cmp	r3, #80	; 0x50
 80093aa:	d03c      	beq.n	8009426 <HAL_TIM_ConfigClockSource+0xfa>
 80093ac:	2b50      	cmp	r3, #80	; 0x50
 80093ae:	d873      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093b0:	2b40      	cmp	r3, #64	; 0x40
 80093b2:	d058      	beq.n	8009466 <HAL_TIM_ConfigClockSource+0x13a>
 80093b4:	2b40      	cmp	r3, #64	; 0x40
 80093b6:	d86f      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093b8:	2b30      	cmp	r3, #48	; 0x30
 80093ba:	d064      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x15a>
 80093bc:	2b30      	cmp	r3, #48	; 0x30
 80093be:	d86b      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093c0:	2b20      	cmp	r3, #32
 80093c2:	d060      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x15a>
 80093c4:	2b20      	cmp	r3, #32
 80093c6:	d867      	bhi.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d05c      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x15a>
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d05a      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x15a>
 80093d0:	e062      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6818      	ldr	r0, [r3, #0]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	6899      	ldr	r1, [r3, #8]
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	685a      	ldr	r2, [r3, #4]
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	f000 fb23 	bl	8009a2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	689b      	ldr	r3, [r3, #8]
 80093ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80093f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68ba      	ldr	r2, [r7, #8]
 80093fc:	609a      	str	r2, [r3, #8]
      break;
 80093fe:	e04f      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6818      	ldr	r0, [r3, #0]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	6899      	ldr	r1, [r3, #8]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	685a      	ldr	r2, [r3, #4]
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	f000 fb0c 	bl	8009a2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009422:	609a      	str	r2, [r3, #8]
      break;
 8009424:	e03c      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6818      	ldr	r0, [r3, #0]
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	6859      	ldr	r1, [r3, #4]
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	461a      	mov	r2, r3
 8009434:	f000 fa80 	bl	8009938 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2150      	movs	r1, #80	; 0x50
 800943e:	4618      	mov	r0, r3
 8009440:	f000 fad9 	bl	80099f6 <TIM_ITRx_SetConfig>
      break;
 8009444:	e02c      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6818      	ldr	r0, [r3, #0]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	6859      	ldr	r1, [r3, #4]
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	461a      	mov	r2, r3
 8009454:	f000 fa9f 	bl	8009996 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2160      	movs	r1, #96	; 0x60
 800945e:	4618      	mov	r0, r3
 8009460:	f000 fac9 	bl	80099f6 <TIM_ITRx_SetConfig>
      break;
 8009464:	e01c      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	6859      	ldr	r1, [r3, #4]
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	461a      	mov	r2, r3
 8009474:	f000 fa60 	bl	8009938 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2140      	movs	r1, #64	; 0x40
 800947e:	4618      	mov	r0, r3
 8009480:	f000 fab9 	bl	80099f6 <TIM_ITRx_SetConfig>
      break;
 8009484:	e00c      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4619      	mov	r1, r3
 8009490:	4610      	mov	r0, r2
 8009492:	f000 fab0 	bl	80099f6 <TIM_ITRx_SetConfig>
      break;
 8009496:	e003      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	73fb      	strb	r3, [r7, #15]
      break;
 800949c:	e000      	b.n	80094a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800949e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80094b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80094ba:	b480      	push	{r7}
 80094bc:	b083      	sub	sp, #12
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80094c2:	bf00      	nop
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80094ce:	b480      	push	{r7}
 80094d0:	b083      	sub	sp, #12
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80094d6:	bf00      	nop
 80094d8:	370c      	adds	r7, #12
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr

080094e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80094e2:	b480      	push	{r7}
 80094e4:	b083      	sub	sp, #12
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80094ea:	bf00      	nop
 80094ec:	370c      	adds	r7, #12
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr

080094f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80094f6:	b480      	push	{r7}
 80094f8:	b083      	sub	sp, #12
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80094fe:	bf00      	nop
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr

0800950a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800950a:	b480      	push	{r7}
 800950c:	b083      	sub	sp, #12
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009512:	bf00      	nop
 8009514:	370c      	adds	r7, #12
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
	...

08009520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4a34      	ldr	r2, [pc, #208]	; (8009604 <TIM_Base_SetConfig+0xe4>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d00f      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800953e:	d00b      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a31      	ldr	r2, [pc, #196]	; (8009608 <TIM_Base_SetConfig+0xe8>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d007      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a30      	ldr	r2, [pc, #192]	; (800960c <TIM_Base_SetConfig+0xec>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d003      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a2f      	ldr	r2, [pc, #188]	; (8009610 <TIM_Base_SetConfig+0xf0>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d108      	bne.n	800956a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800955e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	68fa      	ldr	r2, [r7, #12]
 8009566:	4313      	orrs	r3, r2
 8009568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a25      	ldr	r2, [pc, #148]	; (8009604 <TIM_Base_SetConfig+0xe4>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d01b      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009578:	d017      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a22      	ldr	r2, [pc, #136]	; (8009608 <TIM_Base_SetConfig+0xe8>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d013      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a21      	ldr	r2, [pc, #132]	; (800960c <TIM_Base_SetConfig+0xec>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d00f      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a20      	ldr	r2, [pc, #128]	; (8009610 <TIM_Base_SetConfig+0xf0>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d00b      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a1f      	ldr	r2, [pc, #124]	; (8009614 <TIM_Base_SetConfig+0xf4>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d007      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a1e      	ldr	r2, [pc, #120]	; (8009618 <TIM_Base_SetConfig+0xf8>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d003      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a1d      	ldr	r2, [pc, #116]	; (800961c <TIM_Base_SetConfig+0xfc>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d108      	bne.n	80095bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	68fa      	ldr	r2, [r7, #12]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	689a      	ldr	r2, [r3, #8]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4a08      	ldr	r2, [pc, #32]	; (8009604 <TIM_Base_SetConfig+0xe4>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d103      	bne.n	80095f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	691a      	ldr	r2, [r3, #16]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	615a      	str	r2, [r3, #20]
}
 80095f6:	bf00      	nop
 80095f8:	3714      	adds	r7, #20
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	40010000 	.word	0x40010000
 8009608:	40000400 	.word	0x40000400
 800960c:	40000800 	.word	0x40000800
 8009610:	40000c00 	.word	0x40000c00
 8009614:	40014000 	.word	0x40014000
 8009618:	40014400 	.word	0x40014400
 800961c:	40014800 	.word	0x40014800

08009620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	f023 0201 	bic.w	r2, r3, #1
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800964e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0303 	bic.w	r3, r3, #3
 8009656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	4313      	orrs	r3, r2
 8009660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f023 0302 	bic.w	r3, r3, #2
 8009668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	4313      	orrs	r3, r2
 8009672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a1c      	ldr	r2, [pc, #112]	; (80096e8 <TIM_OC1_SetConfig+0xc8>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d10c      	bne.n	8009696 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	f023 0308 	bic.w	r3, r3, #8
 8009682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	697a      	ldr	r2, [r7, #20]
 800968a:	4313      	orrs	r3, r2
 800968c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	f023 0304 	bic.w	r3, r3, #4
 8009694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	4a13      	ldr	r2, [pc, #76]	; (80096e8 <TIM_OC1_SetConfig+0xc8>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d111      	bne.n	80096c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	695b      	ldr	r3, [r3, #20]
 80096b2:	693a      	ldr	r2, [r7, #16]
 80096b4:	4313      	orrs	r3, r2
 80096b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	699b      	ldr	r3, [r3, #24]
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	4313      	orrs	r3, r2
 80096c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	693a      	ldr	r2, [r7, #16]
 80096c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	621a      	str	r2, [r3, #32]
}
 80096dc:	bf00      	nop
 80096de:	371c      	adds	r7, #28
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	40010000 	.word	0x40010000

080096ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b087      	sub	sp, #28
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6a1b      	ldr	r3, [r3, #32]
 80096fa:	f023 0210 	bic.w	r2, r3, #16
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6a1b      	ldr	r3, [r3, #32]
 8009706:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	699b      	ldr	r3, [r3, #24]
 8009712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800971a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	021b      	lsls	r3, r3, #8
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	4313      	orrs	r3, r2
 800972e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	f023 0320 	bic.w	r3, r3, #32
 8009736:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	011b      	lsls	r3, r3, #4
 800973e:	697a      	ldr	r2, [r7, #20]
 8009740:	4313      	orrs	r3, r2
 8009742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4a1e      	ldr	r2, [pc, #120]	; (80097c0 <TIM_OC2_SetConfig+0xd4>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d10d      	bne.n	8009768 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009752:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	011b      	lsls	r3, r3, #4
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	4313      	orrs	r3, r2
 800975e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009766:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a15      	ldr	r2, [pc, #84]	; (80097c0 <TIM_OC2_SetConfig+0xd4>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d113      	bne.n	8009798 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800977e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	695b      	ldr	r3, [r3, #20]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	699b      	ldr	r3, [r3, #24]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	4313      	orrs	r3, r2
 8009796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	685a      	ldr	r2, [r3, #4]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	621a      	str	r2, [r3, #32]
}
 80097b2:	bf00      	nop
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	40010000 	.word	0x40010000

080097c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b087      	sub	sp, #28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f023 0303 	bic.w	r3, r3, #3
 80097fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	68fa      	ldr	r2, [r7, #12]
 8009802:	4313      	orrs	r3, r2
 8009804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800980c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	021b      	lsls	r3, r3, #8
 8009814:	697a      	ldr	r2, [r7, #20]
 8009816:	4313      	orrs	r3, r2
 8009818:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	4a1d      	ldr	r2, [pc, #116]	; (8009894 <TIM_OC3_SetConfig+0xd0>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d10d      	bne.n	800983e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	021b      	lsls	r3, r3, #8
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	4313      	orrs	r3, r2
 8009834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800983c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	4a14      	ldr	r2, [pc, #80]	; (8009894 <TIM_OC3_SetConfig+0xd0>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d113      	bne.n	800986e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800984c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	011b      	lsls	r3, r3, #4
 800985c:	693a      	ldr	r2, [r7, #16]
 800985e:	4313      	orrs	r3, r2
 8009860:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	699b      	ldr	r3, [r3, #24]
 8009866:	011b      	lsls	r3, r3, #4
 8009868:	693a      	ldr	r2, [r7, #16]
 800986a:	4313      	orrs	r3, r2
 800986c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	693a      	ldr	r2, [r7, #16]
 8009872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	685a      	ldr	r2, [r3, #4]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	697a      	ldr	r2, [r7, #20]
 8009886:	621a      	str	r2, [r3, #32]
}
 8009888:	bf00      	nop
 800988a:	371c      	adds	r7, #28
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr
 8009894:	40010000 	.word	0x40010000

08009898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	69db      	ldr	r3, [r3, #28]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	021b      	lsls	r3, r3, #8
 80098d6:	68fa      	ldr	r2, [r7, #12]
 80098d8:	4313      	orrs	r3, r2
 80098da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	031b      	lsls	r3, r3, #12
 80098ea:	693a      	ldr	r2, [r7, #16]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a10      	ldr	r2, [pc, #64]	; (8009934 <TIM_OC4_SetConfig+0x9c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d109      	bne.n	800990c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	695b      	ldr	r3, [r3, #20]
 8009904:	019b      	lsls	r3, r3, #6
 8009906:	697a      	ldr	r2, [r7, #20]
 8009908:	4313      	orrs	r3, r2
 800990a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	685a      	ldr	r2, [r3, #4]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	621a      	str	r2, [r3, #32]
}
 8009926:	bf00      	nop
 8009928:	371c      	adds	r7, #28
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr
 8009932:	bf00      	nop
 8009934:	40010000 	.word	0x40010000

08009938 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009938:	b480      	push	{r7}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6a1b      	ldr	r3, [r3, #32]
 8009948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6a1b      	ldr	r3, [r3, #32]
 800994e:	f023 0201 	bic.w	r2, r3, #1
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	011b      	lsls	r3, r3, #4
 8009968:	693a      	ldr	r2, [r7, #16]
 800996a:	4313      	orrs	r3, r2
 800996c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	f023 030a 	bic.w	r3, r3, #10
 8009974:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009976:	697a      	ldr	r2, [r7, #20]
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	4313      	orrs	r3, r2
 800997c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	693a      	ldr	r2, [r7, #16]
 8009982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	697a      	ldr	r2, [r7, #20]
 8009988:	621a      	str	r2, [r3, #32]
}
 800998a:	bf00      	nop
 800998c:	371c      	adds	r7, #28
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr

08009996 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009996:	b480      	push	{r7}
 8009998:	b087      	sub	sp, #28
 800999a:	af00      	add	r7, sp, #0
 800999c:	60f8      	str	r0, [r7, #12]
 800999e:	60b9      	str	r1, [r7, #8]
 80099a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6a1b      	ldr	r3, [r3, #32]
 80099a6:	f023 0210 	bic.w	r2, r3, #16
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	699b      	ldr	r3, [r3, #24]
 80099b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	6a1b      	ldr	r3, [r3, #32]
 80099b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80099c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	031b      	lsls	r3, r3, #12
 80099c6:	697a      	ldr	r2, [r7, #20]
 80099c8:	4313      	orrs	r3, r2
 80099ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80099d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	011b      	lsls	r3, r3, #4
 80099d8:	693a      	ldr	r2, [r7, #16]
 80099da:	4313      	orrs	r3, r2
 80099dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	697a      	ldr	r2, [r7, #20]
 80099e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	693a      	ldr	r2, [r7, #16]
 80099e8:	621a      	str	r2, [r3, #32]
}
 80099ea:	bf00      	nop
 80099ec:	371c      	adds	r7, #28
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr

080099f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b085      	sub	sp, #20
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
 80099fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	f043 0307 	orr.w	r3, r3, #7
 8009a18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	68fa      	ldr	r2, [r7, #12]
 8009a1e:	609a      	str	r2, [r3, #8]
}
 8009a20:	bf00      	nop
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b087      	sub	sp, #28
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
 8009a38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	021a      	lsls	r2, r3, #8
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	431a      	orrs	r2, r3
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	4313      	orrs	r3, r2
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	4313      	orrs	r3, r2
 8009a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	697a      	ldr	r2, [r7, #20]
 8009a5e:	609a      	str	r2, [r3, #8]
}
 8009a60:	bf00      	nop
 8009a62:	371c      	adds	r7, #28
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	f003 031f 	and.w	r3, r3, #31
 8009a7e:	2201      	movs	r2, #1
 8009a80:	fa02 f303 	lsl.w	r3, r2, r3
 8009a84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6a1a      	ldr	r2, [r3, #32]
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	43db      	mvns	r3, r3
 8009a8e:	401a      	ands	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6a1a      	ldr	r2, [r3, #32]
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	f003 031f 	and.w	r3, r3, #31
 8009a9e:	6879      	ldr	r1, [r7, #4]
 8009aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8009aa4:	431a      	orrs	r2, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	621a      	str	r2, [r3, #32]
}
 8009aaa:	bf00      	nop
 8009aac:	371c      	adds	r7, #28
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr
	...

08009ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b085      	sub	sp, #20
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d101      	bne.n	8009ad0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009acc:	2302      	movs	r3, #2
 8009ace:	e050      	b.n	8009b72 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2202      	movs	r2, #2
 8009adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009af6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	68fa      	ldr	r2, [r7, #12]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a1c      	ldr	r2, [pc, #112]	; (8009b80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d018      	beq.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b1c:	d013      	beq.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4a18      	ldr	r2, [pc, #96]	; (8009b84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d00e      	beq.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a16      	ldr	r2, [pc, #88]	; (8009b88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d009      	beq.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4a15      	ldr	r2, [pc, #84]	; (8009b8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d004      	beq.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a13      	ldr	r2, [pc, #76]	; (8009b90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d10c      	bne.n	8009b60 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	68ba      	ldr	r2, [r7, #8]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68ba      	ldr	r2, [r7, #8]
 8009b5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3714      	adds	r7, #20
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	40010000 	.word	0x40010000
 8009b84:	40000400 	.word	0x40000400
 8009b88:	40000800 	.word	0x40000800
 8009b8c:	40000c00 	.word	0x40000c00
 8009b90:	40014000 	.word	0x40014000

08009b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b9c:	bf00      	nop
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b083      	sub	sp, #12
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e03f      	b.n	8009c4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d106      	bne.n	8009be8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f7f9 fa54 	bl	8003090 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2224      	movs	r2, #36	; 0x24
 8009bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	68da      	ldr	r2, [r3, #12]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009bfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 fdd1 	bl	800a7a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	691a      	ldr	r2, [r3, #16]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009c14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695a      	ldr	r2, [r3, #20]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009c24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	68da      	ldr	r2, [r3, #12]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009c34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2220      	movs	r2, #32
 8009c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2220      	movs	r2, #32
 8009c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009c4c:	2300      	movs	r3, #0
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3708      	adds	r7, #8
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}
	...

08009c58 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b08c      	sub	sp, #48	; 0x30
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	60f8      	str	r0, [r7, #12]
 8009c60:	60b9      	str	r1, [r7, #8]
 8009c62:	4613      	mov	r3, r2
 8009c64:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b20      	cmp	r3, #32
 8009c70:	d165      	bne.n	8009d3e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d002      	beq.n	8009c7e <HAL_UART_Transmit_DMA+0x26>
 8009c78:	88fb      	ldrh	r3, [r7, #6]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d101      	bne.n	8009c82 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e05e      	b.n	8009d40 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d101      	bne.n	8009c90 <HAL_UART_Transmit_DMA+0x38>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	e057      	b.n	8009d40 <HAL_UART_Transmit_DMA+0xe8>
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009c98:	68ba      	ldr	r2, [r7, #8]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	88fa      	ldrh	r2, [r7, #6]
 8009ca2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	88fa      	ldrh	r2, [r7, #6]
 8009ca8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2200      	movs	r2, #0
 8009cae:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2221      	movs	r2, #33	; 0x21
 8009cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cbc:	4a22      	ldr	r2, [pc, #136]	; (8009d48 <HAL_UART_Transmit_DMA+0xf0>)
 8009cbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cc4:	4a21      	ldr	r2, [pc, #132]	; (8009d4c <HAL_UART_Transmit_DMA+0xf4>)
 8009cc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ccc:	4a20      	ldr	r2, [pc, #128]	; (8009d50 <HAL_UART_Transmit_DMA+0xf8>)
 8009cce:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009cd8:	f107 0308 	add.w	r3, r7, #8
 8009cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce4:	6819      	ldr	r1, [r3, #0]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	3304      	adds	r3, #4
 8009cec:	461a      	mov	r2, r3
 8009cee:	88fb      	ldrh	r3, [r7, #6]
 8009cf0:	f7fa fba2 	bl	8004438 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cfc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2200      	movs	r2, #0
 8009d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	3314      	adds	r3, #20
 8009d0c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	e853 3f00 	ldrex	r3, [r3]
 8009d14:	617b      	str	r3, [r7, #20]
   return(result);
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3314      	adds	r3, #20
 8009d24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d26:	627a      	str	r2, [r7, #36]	; 0x24
 8009d28:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d2a:	6a39      	ldr	r1, [r7, #32]
 8009d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d2e:	e841 2300 	strex	r3, r2, [r1]
 8009d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d1e5      	bne.n	8009d06 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	e000      	b.n	8009d40 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009d3e:	2302      	movs	r3, #2
  }
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3730      	adds	r7, #48	; 0x30
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	0800a2d9 	.word	0x0800a2d9
 8009d4c:	0800a373 	.word	0x0800a373
 8009d50:	0800a38f 	.word	0x0800a38f

08009d54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b0ba      	sub	sp, #232	; 0xe8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009d80:	2300      	movs	r3, #0
 8009d82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d8a:	f003 030f 	and.w	r3, r3, #15
 8009d8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009d92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10f      	bne.n	8009dba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d9e:	f003 0320 	and.w	r3, r3, #32
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d009      	beq.n	8009dba <HAL_UART_IRQHandler+0x66>
 8009da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d003      	beq.n	8009dba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 fc3c 	bl	800a630 <UART_Receive_IT>
      return;
 8009db8:	e256      	b.n	800a268 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009dba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	f000 80de 	beq.w	8009f80 <HAL_UART_IRQHandler+0x22c>
 8009dc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dc8:	f003 0301 	and.w	r3, r3, #1
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d106      	bne.n	8009dde <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dd4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f000 80d1 	beq.w	8009f80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00b      	beq.n	8009e02 <HAL_UART_IRQHandler+0xae>
 8009dea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d005      	beq.n	8009e02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dfa:	f043 0201 	orr.w	r2, r3, #1
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e06:	f003 0304 	and.w	r3, r3, #4
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00b      	beq.n	8009e26 <HAL_UART_IRQHandler+0xd2>
 8009e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e12:	f003 0301 	and.w	r3, r3, #1
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d005      	beq.n	8009e26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1e:	f043 0202 	orr.w	r2, r3, #2
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e2a:	f003 0302 	and.w	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00b      	beq.n	8009e4a <HAL_UART_IRQHandler+0xf6>
 8009e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d005      	beq.n	8009e4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e42:	f043 0204 	orr.w	r2, r3, #4
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e4e:	f003 0308 	and.w	r3, r3, #8
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d011      	beq.n	8009e7a <HAL_UART_IRQHandler+0x126>
 8009e56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e5a:	f003 0320 	and.w	r3, r3, #32
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d105      	bne.n	8009e6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009e62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e66:	f003 0301 	and.w	r3, r3, #1
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d005      	beq.n	8009e7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e72:	f043 0208 	orr.w	r2, r3, #8
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f000 81ed 	beq.w	800a25e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e88:	f003 0320 	and.w	r3, r3, #32
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d008      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x14e>
 8009e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e94:	f003 0320 	and.w	r3, r3, #32
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d002      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fbc7 	bl	800a630 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	695b      	ldr	r3, [r3, #20]
 8009ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eac:	2b40      	cmp	r3, #64	; 0x40
 8009eae:	bf0c      	ite	eq
 8009eb0:	2301      	moveq	r3, #1
 8009eb2:	2300      	movne	r3, #0
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ebe:	f003 0308 	and.w	r3, r3, #8
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d103      	bne.n	8009ece <HAL_UART_IRQHandler+0x17a>
 8009ec6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d04f      	beq.n	8009f6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f000 facf 	bl	800a472 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ede:	2b40      	cmp	r3, #64	; 0x40
 8009ee0:	d141      	bne.n	8009f66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3314      	adds	r3, #20
 8009ee8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ef0:	e853 3f00 	ldrex	r3, [r3]
 8009ef4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009ef8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009efc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	3314      	adds	r3, #20
 8009f0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009f0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009f12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009f1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009f1e:	e841 2300 	strex	r3, r2, [r1]
 8009f22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009f26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1d9      	bne.n	8009ee2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d013      	beq.n	8009f5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f3a:	4a7d      	ldr	r2, [pc, #500]	; (800a130 <HAL_UART_IRQHandler+0x3dc>)
 8009f3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7fa fb40 	bl	80045c8 <HAL_DMA_Abort_IT>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d016      	beq.n	8009f7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009f58:	4610      	mov	r0, r2
 8009f5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f5c:	e00e      	b.n	8009f7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 f9a4 	bl	800a2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f64:	e00a      	b.n	8009f7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 f9a0 	bl	800a2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f6c:	e006      	b.n	8009f7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 f99c 	bl	800a2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009f7a:	e170      	b.n	800a25e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f7c:	bf00      	nop
    return;
 8009f7e:	e16e      	b.n	800a25e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	f040 814a 	bne.w	800a21e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f8e:	f003 0310 	and.w	r3, r3, #16
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 8143 	beq.w	800a21e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f9c:	f003 0310 	and.w	r3, r3, #16
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	f000 813c 	beq.w	800a21e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60bb      	str	r3, [r7, #8]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	60bb      	str	r3, [r7, #8]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	60bb      	str	r3, [r7, #8]
 8009fba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	695b      	ldr	r3, [r3, #20]
 8009fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fc6:	2b40      	cmp	r3, #64	; 0x40
 8009fc8:	f040 80b4 	bne.w	800a134 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009fd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 8140 	beq.w	800a262 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009fe6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009fea:	429a      	cmp	r2, r3
 8009fec:	f080 8139 	bcs.w	800a262 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ff6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffc:	69db      	ldr	r3, [r3, #28]
 8009ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a002:	f000 8088 	beq.w	800a116 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	330c      	adds	r3, #12
 800a00c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a010:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a014:	e853 3f00 	ldrex	r3, [r3]
 800a018:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a01c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a020:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a024:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	330c      	adds	r3, #12
 800a02e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a032:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a036:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a03a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a03e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a042:	e841 2300 	strex	r3, r2, [r1]
 800a046:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a04a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d1d9      	bne.n	800a006 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	3314      	adds	r3, #20
 800a058:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a05c:	e853 3f00 	ldrex	r3, [r3]
 800a060:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a062:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a064:	f023 0301 	bic.w	r3, r3, #1
 800a068:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	3314      	adds	r3, #20
 800a072:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a076:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a07a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a07e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a082:	e841 2300 	strex	r3, r2, [r1]
 800a086:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a088:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d1e1      	bne.n	800a052 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	3314      	adds	r3, #20
 800a094:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a098:	e853 3f00 	ldrex	r3, [r3]
 800a09c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a09e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	3314      	adds	r3, #20
 800a0ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a0b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a0b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a0b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a0ba:	e841 2300 	strex	r3, r2, [r1]
 800a0be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a0c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e3      	bne.n	800a08e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2220      	movs	r2, #32
 800a0ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	330c      	adds	r3, #12
 800a0da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0de:	e853 3f00 	ldrex	r3, [r3]
 800a0e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a0e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0e6:	f023 0310 	bic.w	r3, r3, #16
 800a0ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	330c      	adds	r3, #12
 800a0f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a0f8:	65ba      	str	r2, [r7, #88]	; 0x58
 800a0fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a0fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a100:	e841 2300 	strex	r3, r2, [r1]
 800a104:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d1e3      	bne.n	800a0d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a110:	4618      	mov	r0, r3
 800a112:	f7fa f9e9 	bl	80044e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a11e:	b29b      	uxth	r3, r3
 800a120:	1ad3      	subs	r3, r2, r3
 800a122:	b29b      	uxth	r3, r3
 800a124:	4619      	mov	r1, r3
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f8ca 	bl	800a2c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a12c:	e099      	b.n	800a262 <HAL_UART_IRQHandler+0x50e>
 800a12e:	bf00      	nop
 800a130:	0800a539 	.word	0x0800a539
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a148:	b29b      	uxth	r3, r3
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 808b 	beq.w	800a266 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a150:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a154:	2b00      	cmp	r3, #0
 800a156:	f000 8086 	beq.w	800a266 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	330c      	adds	r3, #12
 800a160:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a164:	e853 3f00 	ldrex	r3, [r3]
 800a168:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a16a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a16c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a170:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	330c      	adds	r3, #12
 800a17a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a17e:	647a      	str	r2, [r7, #68]	; 0x44
 800a180:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a182:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a184:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a186:	e841 2300 	strex	r3, r2, [r1]
 800a18a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a18c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e3      	bne.n	800a15a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	3314      	adds	r3, #20
 800a198:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a19c:	e853 3f00 	ldrex	r3, [r3]
 800a1a0:	623b      	str	r3, [r7, #32]
   return(result);
 800a1a2:	6a3b      	ldr	r3, [r7, #32]
 800a1a4:	f023 0301 	bic.w	r3, r3, #1
 800a1a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3314      	adds	r3, #20
 800a1b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a1b6:	633a      	str	r2, [r7, #48]	; 0x30
 800a1b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1be:	e841 2300 	strex	r3, r2, [r1]
 800a1c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1e3      	bne.n	800a192 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2220      	movs	r2, #32
 800a1ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	330c      	adds	r3, #12
 800a1de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e0:	693b      	ldr	r3, [r7, #16]
 800a1e2:	e853 3f00 	ldrex	r3, [r3]
 800a1e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f023 0310 	bic.w	r3, r3, #16
 800a1ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	330c      	adds	r3, #12
 800a1f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a1fc:	61fa      	str	r2, [r7, #28]
 800a1fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a200:	69b9      	ldr	r1, [r7, #24]
 800a202:	69fa      	ldr	r2, [r7, #28]
 800a204:	e841 2300 	strex	r3, r2, [r1]
 800a208:	617b      	str	r3, [r7, #20]
   return(result);
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1e3      	bne.n	800a1d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a210:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a214:	4619      	mov	r1, r3
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 f852 	bl	800a2c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a21c:	e023      	b.n	800a266 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a21e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a226:	2b00      	cmp	r3, #0
 800a228:	d009      	beq.n	800a23e <HAL_UART_IRQHandler+0x4ea>
 800a22a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a22e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a232:	2b00      	cmp	r3, #0
 800a234:	d003      	beq.n	800a23e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 f992 	bl	800a560 <UART_Transmit_IT>
    return;
 800a23c:	e014      	b.n	800a268 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a23e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00e      	beq.n	800a268 <HAL_UART_IRQHandler+0x514>
 800a24a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a24e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a252:	2b00      	cmp	r3, #0
 800a254:	d008      	beq.n	800a268 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 f9d2 	bl	800a600 <UART_EndTransmit_IT>
    return;
 800a25c:	e004      	b.n	800a268 <HAL_UART_IRQHandler+0x514>
    return;
 800a25e:	bf00      	nop
 800a260:	e002      	b.n	800a268 <HAL_UART_IRQHandler+0x514>
      return;
 800a262:	bf00      	nop
 800a264:	e000      	b.n	800a268 <HAL_UART_IRQHandler+0x514>
      return;
 800a266:	bf00      	nop
  }
}
 800a268:	37e8      	adds	r7, #232	; 0xe8
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop

0800a270 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a270:	b480      	push	{r7}
 800a272:	b083      	sub	sp, #12
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a278:	bf00      	nop
 800a27a:	370c      	adds	r7, #12
 800a27c:	46bd      	mov	sp, r7
 800a27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a282:	4770      	bx	lr

0800a284 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a28c:	bf00      	nop
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a2a0:	bf00      	nop
 800a2a2:	370c      	adds	r7, #12
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr

0800a2ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b083      	sub	sp, #12
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a2b4:	bf00      	nop
 800a2b6:	370c      	adds	r7, #12
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr

0800a2c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b090      	sub	sp, #64	; 0x40
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d137      	bne.n	800a364 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a2f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a2fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	3314      	adds	r3, #20
 800a300:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a304:	e853 3f00 	ldrex	r3, [r3]
 800a308:	623b      	str	r3, [r7, #32]
   return(result);
 800a30a:	6a3b      	ldr	r3, [r7, #32]
 800a30c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a310:	63bb      	str	r3, [r7, #56]	; 0x38
 800a312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	3314      	adds	r3, #20
 800a318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a31a:	633a      	str	r2, [r7, #48]	; 0x30
 800a31c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a322:	e841 2300 	strex	r3, r2, [r1]
 800a326:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1e5      	bne.n	800a2fa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a32e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	330c      	adds	r3, #12
 800a334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a344:	637b      	str	r3, [r7, #52]	; 0x34
 800a346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	330c      	adds	r3, #12
 800a34c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a34e:	61fa      	str	r2, [r7, #28]
 800a350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a352:	69b9      	ldr	r1, [r7, #24]
 800a354:	69fa      	ldr	r2, [r7, #28]
 800a356:	e841 2300 	strex	r3, r2, [r1]
 800a35a:	617b      	str	r3, [r7, #20]
   return(result);
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1e5      	bne.n	800a32e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a362:	e002      	b.n	800a36a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a364:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a366:	f7ff ff83 	bl	800a270 <HAL_UART_TxCpltCallback>
}
 800a36a:	bf00      	nop
 800a36c:	3740      	adds	r7, #64	; 0x40
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f7ff ff7f 	bl	800a284 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a386:	bf00      	nop
 800a388:	3710      	adds	r7, #16
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}

0800a38e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a38e:	b580      	push	{r7, lr}
 800a390:	b084      	sub	sp, #16
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a396:	2300      	movs	r3, #0
 800a398:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a39e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	695b      	ldr	r3, [r3, #20]
 800a3a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3aa:	2b80      	cmp	r3, #128	; 0x80
 800a3ac:	bf0c      	ite	eq
 800a3ae:	2301      	moveq	r3, #1
 800a3b0:	2300      	movne	r3, #0
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3bc:	b2db      	uxtb	r3, r3
 800a3be:	2b21      	cmp	r3, #33	; 0x21
 800a3c0:	d108      	bne.n	800a3d4 <UART_DMAError+0x46>
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d005      	beq.n	800a3d4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a3ce:	68b8      	ldr	r0, [r7, #8]
 800a3d0:	f000 f827 	bl	800a422 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	695b      	ldr	r3, [r3, #20]
 800a3da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3de:	2b40      	cmp	r3, #64	; 0x40
 800a3e0:	bf0c      	ite	eq
 800a3e2:	2301      	moveq	r3, #1
 800a3e4:	2300      	movne	r3, #0
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b22      	cmp	r3, #34	; 0x22
 800a3f4:	d108      	bne.n	800a408 <UART_DMAError+0x7a>
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d005      	beq.n	800a408 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	2200      	movs	r2, #0
 800a400:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a402:	68b8      	ldr	r0, [r7, #8]
 800a404:	f000 f835 	bl	800a472 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a40c:	f043 0210 	orr.w	r2, r3, #16
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a414:	68b8      	ldr	r0, [r7, #8]
 800a416:	f7ff ff49 	bl	800a2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a41a:	bf00      	nop
 800a41c:	3710      	adds	r7, #16
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a422:	b480      	push	{r7}
 800a424:	b089      	sub	sp, #36	; 0x24
 800a426:	af00      	add	r7, sp, #0
 800a428:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	330c      	adds	r3, #12
 800a430:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	e853 3f00 	ldrex	r3, [r3]
 800a438:	60bb      	str	r3, [r7, #8]
   return(result);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a440:	61fb      	str	r3, [r7, #28]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	330c      	adds	r3, #12
 800a448:	69fa      	ldr	r2, [r7, #28]
 800a44a:	61ba      	str	r2, [r7, #24]
 800a44c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a44e:	6979      	ldr	r1, [r7, #20]
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	e841 2300 	strex	r3, r2, [r1]
 800a456:	613b      	str	r3, [r7, #16]
   return(result);
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d1e5      	bne.n	800a42a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2220      	movs	r2, #32
 800a462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a466:	bf00      	nop
 800a468:	3724      	adds	r7, #36	; 0x24
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a472:	b480      	push	{r7}
 800a474:	b095      	sub	sp, #84	; 0x54
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a484:	e853 3f00 	ldrex	r3, [r3]
 800a488:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a48c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a490:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	330c      	adds	r3, #12
 800a498:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a49a:	643a      	str	r2, [r7, #64]	; 0x40
 800a49c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a4a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a4a2:	e841 2300 	strex	r3, r2, [r1]
 800a4a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a4a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1e5      	bne.n	800a47a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3314      	adds	r3, #20
 800a4b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b6:	6a3b      	ldr	r3, [r7, #32]
 800a4b8:	e853 3f00 	ldrex	r3, [r3]
 800a4bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4be:	69fb      	ldr	r3, [r7, #28]
 800a4c0:	f023 0301 	bic.w	r3, r3, #1
 800a4c4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3314      	adds	r3, #20
 800a4cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4d6:	e841 2300 	strex	r3, r2, [r1]
 800a4da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1e5      	bne.n	800a4ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d119      	bne.n	800a51e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	330c      	adds	r3, #12
 800a4f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	e853 3f00 	ldrex	r3, [r3]
 800a4f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f023 0310 	bic.w	r3, r3, #16
 800a500:	647b      	str	r3, [r7, #68]	; 0x44
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	330c      	adds	r3, #12
 800a508:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a50a:	61ba      	str	r2, [r7, #24]
 800a50c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50e:	6979      	ldr	r1, [r7, #20]
 800a510:	69ba      	ldr	r2, [r7, #24]
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	613b      	str	r3, [r7, #16]
   return(result);
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1e5      	bne.n	800a4ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2220      	movs	r2, #32
 800a522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a52c:	bf00      	nop
 800a52e:	3754      	adds	r7, #84	; 0x54
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a544:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2200      	movs	r2, #0
 800a54a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2200      	movs	r2, #0
 800a550:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f7ff feaa 	bl	800a2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a558:	bf00      	nop
 800a55a:	3710      	adds	r7, #16
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	2b21      	cmp	r3, #33	; 0x21
 800a572:	d13e      	bne.n	800a5f2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a57c:	d114      	bne.n	800a5a8 <UART_Transmit_IT+0x48>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d110      	bne.n	800a5a8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6a1b      	ldr	r3, [r3, #32]
 800a58a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	881b      	ldrh	r3, [r3, #0]
 800a590:	461a      	mov	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a59a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6a1b      	ldr	r3, [r3, #32]
 800a5a0:	1c9a      	adds	r2, r3, #2
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	621a      	str	r2, [r3, #32]
 800a5a6:	e008      	b.n	800a5ba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6a1b      	ldr	r3, [r3, #32]
 800a5ac:	1c59      	adds	r1, r3, #1
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	6211      	str	r1, [r2, #32]
 800a5b2:	781a      	ldrb	r2, [r3, #0]
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	3b01      	subs	r3, #1
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d10f      	bne.n	800a5ee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	68da      	ldr	r2, [r3, #12]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	68da      	ldr	r2, [r3, #12]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	e000      	b.n	800a5f4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a5f2:	2302      	movs	r3, #2
  }
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3714      	adds	r7, #20
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68da      	ldr	r2, [r3, #12]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a616:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2220      	movs	r2, #32
 800a61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7ff fe25 	bl	800a270 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a626:	2300      	movs	r3, #0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b08c      	sub	sp, #48	; 0x30
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	2b22      	cmp	r3, #34	; 0x22
 800a642:	f040 80ab 	bne.w	800a79c <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a64e:	d117      	bne.n	800a680 <UART_Receive_IT+0x50>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d113      	bne.n	800a680 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a658:	2300      	movs	r3, #0
 800a65a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a660:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	b29b      	uxth	r3, r3
 800a66a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a66e:	b29a      	uxth	r2, r3
 800a670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a672:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a678:	1c9a      	adds	r2, r3, #2
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	629a      	str	r2, [r3, #40]	; 0x28
 800a67e:	e026      	b.n	800a6ce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a684:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a686:	2300      	movs	r3, #0
 800a688:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a692:	d007      	beq.n	800a6a4 <UART_Receive_IT+0x74>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d10a      	bne.n	800a6b2 <UART_Receive_IT+0x82>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d106      	bne.n	800a6b2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	b2da      	uxtb	r2, r3
 800a6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ae:	701a      	strb	r2, [r3, #0]
 800a6b0:	e008      	b.n	800a6c4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6be:	b2da      	uxtb	r2, r3
 800a6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6c2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c8:	1c5a      	adds	r2, r3, #1
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	4619      	mov	r1, r3
 800a6dc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d15a      	bne.n	800a798 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68da      	ldr	r2, [r3, #12]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f022 0220 	bic.w	r2, r2, #32
 800a6f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	68da      	ldr	r2, [r3, #12]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a700:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	695a      	ldr	r2, [r3, #20]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f022 0201 	bic.w	r2, r2, #1
 800a710:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2220      	movs	r2, #32
 800a716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a71e:	2b01      	cmp	r3, #1
 800a720:	d135      	bne.n	800a78e <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	330c      	adds	r3, #12
 800a72e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	e853 3f00 	ldrex	r3, [r3]
 800a736:	613b      	str	r3, [r7, #16]
   return(result);
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f023 0310 	bic.w	r3, r3, #16
 800a73e:	627b      	str	r3, [r7, #36]	; 0x24
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	330c      	adds	r3, #12
 800a746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a748:	623a      	str	r2, [r7, #32]
 800a74a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74c:	69f9      	ldr	r1, [r7, #28]
 800a74e:	6a3a      	ldr	r2, [r7, #32]
 800a750:	e841 2300 	strex	r3, r2, [r1]
 800a754:	61bb      	str	r3, [r7, #24]
   return(result);
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d1e5      	bne.n	800a728 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f003 0310 	and.w	r3, r3, #16
 800a766:	2b10      	cmp	r3, #16
 800a768:	d10a      	bne.n	800a780 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a76a:	2300      	movs	r3, #0
 800a76c:	60fb      	str	r3, [r7, #12]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	60fb      	str	r3, [r7, #12]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	60fb      	str	r3, [r7, #12]
 800a77e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a784:	4619      	mov	r1, r3
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f7ff fd9a 	bl	800a2c0 <HAL_UARTEx_RxEventCallback>
 800a78c:	e002      	b.n	800a794 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f7ff fd82 	bl	800a298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a794:	2300      	movs	r3, #0
 800a796:	e002      	b.n	800a79e <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a798:	2300      	movs	r3, #0
 800a79a:	e000      	b.n	800a79e <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a79c:	2302      	movs	r3, #2
  }
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3730      	adds	r7, #48	; 0x30
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
	...

0800a7a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a7a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7ac:	b0c0      	sub	sp, #256	; 0x100
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a7c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c4:	68d9      	ldr	r1, [r3, #12]
 800a7c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	ea40 0301 	orr.w	r3, r0, r1
 800a7d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a7d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7d6:	689a      	ldr	r2, [r3, #8]
 800a7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	431a      	orrs	r2, r3
 800a7e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7e4:	695b      	ldr	r3, [r3, #20]
 800a7e6:	431a      	orrs	r2, r3
 800a7e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ec:	69db      	ldr	r3, [r3, #28]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a7f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a800:	f021 010c 	bic.w	r1, r1, #12
 800a804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a80e:	430b      	orrs	r3, r1
 800a810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	695b      	ldr	r3, [r3, #20]
 800a81a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a81e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a822:	6999      	ldr	r1, [r3, #24]
 800a824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	ea40 0301 	orr.w	r3, r0, r1
 800a82e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	4b8f      	ldr	r3, [pc, #572]	; (800aa74 <UART_SetConfig+0x2cc>)
 800a838:	429a      	cmp	r2, r3
 800a83a:	d005      	beq.n	800a848 <UART_SetConfig+0xa0>
 800a83c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	4b8d      	ldr	r3, [pc, #564]	; (800aa78 <UART_SetConfig+0x2d0>)
 800a844:	429a      	cmp	r2, r3
 800a846:	d104      	bne.n	800a852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a848:	f7fe f9e0 	bl	8008c0c <HAL_RCC_GetPCLK2Freq>
 800a84c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a850:	e003      	b.n	800a85a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a852:	f7fe f9c7 	bl	8008be4 <HAL_RCC_GetPCLK1Freq>
 800a856:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a85a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a85e:	69db      	ldr	r3, [r3, #28]
 800a860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a864:	f040 810c 	bne.w	800aa80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a86c:	2200      	movs	r2, #0
 800a86e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a872:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a87a:	4622      	mov	r2, r4
 800a87c:	462b      	mov	r3, r5
 800a87e:	1891      	adds	r1, r2, r2
 800a880:	65b9      	str	r1, [r7, #88]	; 0x58
 800a882:	415b      	adcs	r3, r3
 800a884:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a88a:	4621      	mov	r1, r4
 800a88c:	eb12 0801 	adds.w	r8, r2, r1
 800a890:	4629      	mov	r1, r5
 800a892:	eb43 0901 	adc.w	r9, r3, r1
 800a896:	f04f 0200 	mov.w	r2, #0
 800a89a:	f04f 0300 	mov.w	r3, #0
 800a89e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a8a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a8a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a8aa:	4690      	mov	r8, r2
 800a8ac:	4699      	mov	r9, r3
 800a8ae:	4623      	mov	r3, r4
 800a8b0:	eb18 0303 	adds.w	r3, r8, r3
 800a8b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a8b8:	462b      	mov	r3, r5
 800a8ba:	eb49 0303 	adc.w	r3, r9, r3
 800a8be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a8c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a8ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a8d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	18db      	adds	r3, r3, r3
 800a8da:	653b      	str	r3, [r7, #80]	; 0x50
 800a8dc:	4613      	mov	r3, r2
 800a8de:	eb42 0303 	adc.w	r3, r2, r3
 800a8e2:	657b      	str	r3, [r7, #84]	; 0x54
 800a8e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a8e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a8ec:	f7f6 f9c4 	bl	8000c78 <__aeabi_uldivmod>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	4b61      	ldr	r3, [pc, #388]	; (800aa7c <UART_SetConfig+0x2d4>)
 800a8f6:	fba3 2302 	umull	r2, r3, r3, r2
 800a8fa:	095b      	lsrs	r3, r3, #5
 800a8fc:	011c      	lsls	r4, r3, #4
 800a8fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a902:	2200      	movs	r2, #0
 800a904:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a908:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a90c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a910:	4642      	mov	r2, r8
 800a912:	464b      	mov	r3, r9
 800a914:	1891      	adds	r1, r2, r2
 800a916:	64b9      	str	r1, [r7, #72]	; 0x48
 800a918:	415b      	adcs	r3, r3
 800a91a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a91c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a920:	4641      	mov	r1, r8
 800a922:	eb12 0a01 	adds.w	sl, r2, r1
 800a926:	4649      	mov	r1, r9
 800a928:	eb43 0b01 	adc.w	fp, r3, r1
 800a92c:	f04f 0200 	mov.w	r2, #0
 800a930:	f04f 0300 	mov.w	r3, #0
 800a934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a93c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a940:	4692      	mov	sl, r2
 800a942:	469b      	mov	fp, r3
 800a944:	4643      	mov	r3, r8
 800a946:	eb1a 0303 	adds.w	r3, sl, r3
 800a94a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a94e:	464b      	mov	r3, r9
 800a950:	eb4b 0303 	adc.w	r3, fp, r3
 800a954:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a964:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a96c:	460b      	mov	r3, r1
 800a96e:	18db      	adds	r3, r3, r3
 800a970:	643b      	str	r3, [r7, #64]	; 0x40
 800a972:	4613      	mov	r3, r2
 800a974:	eb42 0303 	adc.w	r3, r2, r3
 800a978:	647b      	str	r3, [r7, #68]	; 0x44
 800a97a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a97e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a982:	f7f6 f979 	bl	8000c78 <__aeabi_uldivmod>
 800a986:	4602      	mov	r2, r0
 800a988:	460b      	mov	r3, r1
 800a98a:	4611      	mov	r1, r2
 800a98c:	4b3b      	ldr	r3, [pc, #236]	; (800aa7c <UART_SetConfig+0x2d4>)
 800a98e:	fba3 2301 	umull	r2, r3, r3, r1
 800a992:	095b      	lsrs	r3, r3, #5
 800a994:	2264      	movs	r2, #100	; 0x64
 800a996:	fb02 f303 	mul.w	r3, r2, r3
 800a99a:	1acb      	subs	r3, r1, r3
 800a99c:	00db      	lsls	r3, r3, #3
 800a99e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a9a2:	4b36      	ldr	r3, [pc, #216]	; (800aa7c <UART_SetConfig+0x2d4>)
 800a9a4:	fba3 2302 	umull	r2, r3, r3, r2
 800a9a8:	095b      	lsrs	r3, r3, #5
 800a9aa:	005b      	lsls	r3, r3, #1
 800a9ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a9b0:	441c      	add	r4, r3
 800a9b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a9bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a9c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a9c4:	4642      	mov	r2, r8
 800a9c6:	464b      	mov	r3, r9
 800a9c8:	1891      	adds	r1, r2, r2
 800a9ca:	63b9      	str	r1, [r7, #56]	; 0x38
 800a9cc:	415b      	adcs	r3, r3
 800a9ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a9d4:	4641      	mov	r1, r8
 800a9d6:	1851      	adds	r1, r2, r1
 800a9d8:	6339      	str	r1, [r7, #48]	; 0x30
 800a9da:	4649      	mov	r1, r9
 800a9dc:	414b      	adcs	r3, r1
 800a9de:	637b      	str	r3, [r7, #52]	; 0x34
 800a9e0:	f04f 0200 	mov.w	r2, #0
 800a9e4:	f04f 0300 	mov.w	r3, #0
 800a9e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a9ec:	4659      	mov	r1, fp
 800a9ee:	00cb      	lsls	r3, r1, #3
 800a9f0:	4651      	mov	r1, sl
 800a9f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9f6:	4651      	mov	r1, sl
 800a9f8:	00ca      	lsls	r2, r1, #3
 800a9fa:	4610      	mov	r0, r2
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	4603      	mov	r3, r0
 800aa00:	4642      	mov	r2, r8
 800aa02:	189b      	adds	r3, r3, r2
 800aa04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aa08:	464b      	mov	r3, r9
 800aa0a:	460a      	mov	r2, r1
 800aa0c:	eb42 0303 	adc.w	r3, r2, r3
 800aa10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aa14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa18:	685b      	ldr	r3, [r3, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aa20:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aa24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aa28:	460b      	mov	r3, r1
 800aa2a:	18db      	adds	r3, r3, r3
 800aa2c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa2e:	4613      	mov	r3, r2
 800aa30:	eb42 0303 	adc.w	r3, r2, r3
 800aa34:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aa3e:	f7f6 f91b 	bl	8000c78 <__aeabi_uldivmod>
 800aa42:	4602      	mov	r2, r0
 800aa44:	460b      	mov	r3, r1
 800aa46:	4b0d      	ldr	r3, [pc, #52]	; (800aa7c <UART_SetConfig+0x2d4>)
 800aa48:	fba3 1302 	umull	r1, r3, r3, r2
 800aa4c:	095b      	lsrs	r3, r3, #5
 800aa4e:	2164      	movs	r1, #100	; 0x64
 800aa50:	fb01 f303 	mul.w	r3, r1, r3
 800aa54:	1ad3      	subs	r3, r2, r3
 800aa56:	00db      	lsls	r3, r3, #3
 800aa58:	3332      	adds	r3, #50	; 0x32
 800aa5a:	4a08      	ldr	r2, [pc, #32]	; (800aa7c <UART_SetConfig+0x2d4>)
 800aa5c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa60:	095b      	lsrs	r3, r3, #5
 800aa62:	f003 0207 	and.w	r2, r3, #7
 800aa66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4422      	add	r2, r4
 800aa6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aa70:	e105      	b.n	800ac7e <UART_SetConfig+0x4d6>
 800aa72:	bf00      	nop
 800aa74:	40011000 	.word	0x40011000
 800aa78:	40011400 	.word	0x40011400
 800aa7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa84:	2200      	movs	r2, #0
 800aa86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800aa8a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800aa8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800aa92:	4642      	mov	r2, r8
 800aa94:	464b      	mov	r3, r9
 800aa96:	1891      	adds	r1, r2, r2
 800aa98:	6239      	str	r1, [r7, #32]
 800aa9a:	415b      	adcs	r3, r3
 800aa9c:	627b      	str	r3, [r7, #36]	; 0x24
 800aa9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aaa2:	4641      	mov	r1, r8
 800aaa4:	1854      	adds	r4, r2, r1
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	eb43 0501 	adc.w	r5, r3, r1
 800aaac:	f04f 0200 	mov.w	r2, #0
 800aab0:	f04f 0300 	mov.w	r3, #0
 800aab4:	00eb      	lsls	r3, r5, #3
 800aab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aaba:	00e2      	lsls	r2, r4, #3
 800aabc:	4614      	mov	r4, r2
 800aabe:	461d      	mov	r5, r3
 800aac0:	4643      	mov	r3, r8
 800aac2:	18e3      	adds	r3, r4, r3
 800aac4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800aac8:	464b      	mov	r3, r9
 800aaca:	eb45 0303 	adc.w	r3, r5, r3
 800aace:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800aad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800aade:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800aae2:	f04f 0200 	mov.w	r2, #0
 800aae6:	f04f 0300 	mov.w	r3, #0
 800aaea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800aaee:	4629      	mov	r1, r5
 800aaf0:	008b      	lsls	r3, r1, #2
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aaf8:	4621      	mov	r1, r4
 800aafa:	008a      	lsls	r2, r1, #2
 800aafc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ab00:	f7f6 f8ba 	bl	8000c78 <__aeabi_uldivmod>
 800ab04:	4602      	mov	r2, r0
 800ab06:	460b      	mov	r3, r1
 800ab08:	4b60      	ldr	r3, [pc, #384]	; (800ac8c <UART_SetConfig+0x4e4>)
 800ab0a:	fba3 2302 	umull	r2, r3, r3, r2
 800ab0e:	095b      	lsrs	r3, r3, #5
 800ab10:	011c      	lsls	r4, r3, #4
 800ab12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab16:	2200      	movs	r2, #0
 800ab18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ab1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ab20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ab24:	4642      	mov	r2, r8
 800ab26:	464b      	mov	r3, r9
 800ab28:	1891      	adds	r1, r2, r2
 800ab2a:	61b9      	str	r1, [r7, #24]
 800ab2c:	415b      	adcs	r3, r3
 800ab2e:	61fb      	str	r3, [r7, #28]
 800ab30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab34:	4641      	mov	r1, r8
 800ab36:	1851      	adds	r1, r2, r1
 800ab38:	6139      	str	r1, [r7, #16]
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	414b      	adcs	r3, r1
 800ab3e:	617b      	str	r3, [r7, #20]
 800ab40:	f04f 0200 	mov.w	r2, #0
 800ab44:	f04f 0300 	mov.w	r3, #0
 800ab48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ab4c:	4659      	mov	r1, fp
 800ab4e:	00cb      	lsls	r3, r1, #3
 800ab50:	4651      	mov	r1, sl
 800ab52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab56:	4651      	mov	r1, sl
 800ab58:	00ca      	lsls	r2, r1, #3
 800ab5a:	4610      	mov	r0, r2
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4603      	mov	r3, r0
 800ab60:	4642      	mov	r2, r8
 800ab62:	189b      	adds	r3, r3, r2
 800ab64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ab68:	464b      	mov	r3, r9
 800ab6a:	460a      	mov	r2, r1
 800ab6c:	eb42 0303 	adc.w	r3, r2, r3
 800ab70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ab74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ab7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ab80:	f04f 0200 	mov.w	r2, #0
 800ab84:	f04f 0300 	mov.w	r3, #0
 800ab88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	008b      	lsls	r3, r1, #2
 800ab90:	4641      	mov	r1, r8
 800ab92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab96:	4641      	mov	r1, r8
 800ab98:	008a      	lsls	r2, r1, #2
 800ab9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ab9e:	f7f6 f86b 	bl	8000c78 <__aeabi_uldivmod>
 800aba2:	4602      	mov	r2, r0
 800aba4:	460b      	mov	r3, r1
 800aba6:	4b39      	ldr	r3, [pc, #228]	; (800ac8c <UART_SetConfig+0x4e4>)
 800aba8:	fba3 1302 	umull	r1, r3, r3, r2
 800abac:	095b      	lsrs	r3, r3, #5
 800abae:	2164      	movs	r1, #100	; 0x64
 800abb0:	fb01 f303 	mul.w	r3, r1, r3
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	011b      	lsls	r3, r3, #4
 800abb8:	3332      	adds	r3, #50	; 0x32
 800abba:	4a34      	ldr	r2, [pc, #208]	; (800ac8c <UART_SetConfig+0x4e4>)
 800abbc:	fba2 2303 	umull	r2, r3, r2, r3
 800abc0:	095b      	lsrs	r3, r3, #5
 800abc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abc6:	441c      	add	r4, r3
 800abc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abcc:	2200      	movs	r2, #0
 800abce:	673b      	str	r3, [r7, #112]	; 0x70
 800abd0:	677a      	str	r2, [r7, #116]	; 0x74
 800abd2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800abd6:	4642      	mov	r2, r8
 800abd8:	464b      	mov	r3, r9
 800abda:	1891      	adds	r1, r2, r2
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	415b      	adcs	r3, r3
 800abe0:	60fb      	str	r3, [r7, #12]
 800abe2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abe6:	4641      	mov	r1, r8
 800abe8:	1851      	adds	r1, r2, r1
 800abea:	6039      	str	r1, [r7, #0]
 800abec:	4649      	mov	r1, r9
 800abee:	414b      	adcs	r3, r1
 800abf0:	607b      	str	r3, [r7, #4]
 800abf2:	f04f 0200 	mov.w	r2, #0
 800abf6:	f04f 0300 	mov.w	r3, #0
 800abfa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800abfe:	4659      	mov	r1, fp
 800ac00:	00cb      	lsls	r3, r1, #3
 800ac02:	4651      	mov	r1, sl
 800ac04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac08:	4651      	mov	r1, sl
 800ac0a:	00ca      	lsls	r2, r1, #3
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	4619      	mov	r1, r3
 800ac10:	4603      	mov	r3, r0
 800ac12:	4642      	mov	r2, r8
 800ac14:	189b      	adds	r3, r3, r2
 800ac16:	66bb      	str	r3, [r7, #104]	; 0x68
 800ac18:	464b      	mov	r3, r9
 800ac1a:	460a      	mov	r2, r1
 800ac1c:	eb42 0303 	adc.w	r3, r2, r3
 800ac20:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	663b      	str	r3, [r7, #96]	; 0x60
 800ac2c:	667a      	str	r2, [r7, #100]	; 0x64
 800ac2e:	f04f 0200 	mov.w	r2, #0
 800ac32:	f04f 0300 	mov.w	r3, #0
 800ac36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ac3a:	4649      	mov	r1, r9
 800ac3c:	008b      	lsls	r3, r1, #2
 800ac3e:	4641      	mov	r1, r8
 800ac40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac44:	4641      	mov	r1, r8
 800ac46:	008a      	lsls	r2, r1, #2
 800ac48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ac4c:	f7f6 f814 	bl	8000c78 <__aeabi_uldivmod>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	4b0d      	ldr	r3, [pc, #52]	; (800ac8c <UART_SetConfig+0x4e4>)
 800ac56:	fba3 1302 	umull	r1, r3, r3, r2
 800ac5a:	095b      	lsrs	r3, r3, #5
 800ac5c:	2164      	movs	r1, #100	; 0x64
 800ac5e:	fb01 f303 	mul.w	r3, r1, r3
 800ac62:	1ad3      	subs	r3, r2, r3
 800ac64:	011b      	lsls	r3, r3, #4
 800ac66:	3332      	adds	r3, #50	; 0x32
 800ac68:	4a08      	ldr	r2, [pc, #32]	; (800ac8c <UART_SetConfig+0x4e4>)
 800ac6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac6e:	095b      	lsrs	r3, r3, #5
 800ac70:	f003 020f 	and.w	r2, r3, #15
 800ac74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4422      	add	r2, r4
 800ac7c:	609a      	str	r2, [r3, #8]
}
 800ac7e:	bf00      	nop
 800ac80:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ac84:	46bd      	mov	sp, r7
 800ac86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac8a:	bf00      	nop
 800ac8c:	51eb851f 	.word	0x51eb851f

0800ac90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ac90:	b084      	sub	sp, #16
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b084      	sub	sp, #16
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
 800ac9a:	f107 001c 	add.w	r0, r7, #28
 800ac9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d122      	bne.n	800acee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800acbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	68db      	ldr	r3, [r3, #12]
 800acc8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800acd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d105      	bne.n	800ace2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f001 fbee 	bl	800c4c4 <USB_CoreReset>
 800ace8:	4603      	mov	r3, r0
 800acea:	73fb      	strb	r3, [r7, #15]
 800acec:	e01a      	b.n	800ad24 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	68db      	ldr	r3, [r3, #12]
 800acf2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f001 fbe2 	bl	800c4c4 <USB_CoreReset>
 800ad00:	4603      	mov	r3, r0
 800ad02:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ad04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d106      	bne.n	800ad18 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	639a      	str	r2, [r3, #56]	; 0x38
 800ad16:	e005      	b.n	800ad24 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad1c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ad24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d10b      	bne.n	800ad42 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	689b      	ldr	r3, [r3, #8]
 800ad2e:	f043 0206 	orr.w	r2, r3, #6
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	f043 0220 	orr.w	r2, r3, #32
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ad42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad4e:	b004      	add	sp, #16
 800ad50:	4770      	bx	lr
	...

0800ad54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b087      	sub	sp, #28
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ad62:	79fb      	ldrb	r3, [r7, #7]
 800ad64:	2b02      	cmp	r3, #2
 800ad66:	d165      	bne.n	800ae34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	4a41      	ldr	r2, [pc, #260]	; (800ae70 <USB_SetTurnaroundTime+0x11c>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	d906      	bls.n	800ad7e <USB_SetTurnaroundTime+0x2a>
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	4a40      	ldr	r2, [pc, #256]	; (800ae74 <USB_SetTurnaroundTime+0x120>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d202      	bcs.n	800ad7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ad78:	230f      	movs	r3, #15
 800ad7a:	617b      	str	r3, [r7, #20]
 800ad7c:	e062      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	4a3c      	ldr	r2, [pc, #240]	; (800ae74 <USB_SetTurnaroundTime+0x120>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d306      	bcc.n	800ad94 <USB_SetTurnaroundTime+0x40>
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	4a3b      	ldr	r2, [pc, #236]	; (800ae78 <USB_SetTurnaroundTime+0x124>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d202      	bcs.n	800ad94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ad8e:	230e      	movs	r3, #14
 800ad90:	617b      	str	r3, [r7, #20]
 800ad92:	e057      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	4a38      	ldr	r2, [pc, #224]	; (800ae78 <USB_SetTurnaroundTime+0x124>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d306      	bcc.n	800adaa <USB_SetTurnaroundTime+0x56>
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	4a37      	ldr	r2, [pc, #220]	; (800ae7c <USB_SetTurnaroundTime+0x128>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d202      	bcs.n	800adaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ada4:	230d      	movs	r3, #13
 800ada6:	617b      	str	r3, [r7, #20]
 800ada8:	e04c      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	4a33      	ldr	r2, [pc, #204]	; (800ae7c <USB_SetTurnaroundTime+0x128>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d306      	bcc.n	800adc0 <USB_SetTurnaroundTime+0x6c>
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	4a32      	ldr	r2, [pc, #200]	; (800ae80 <USB_SetTurnaroundTime+0x12c>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d802      	bhi.n	800adc0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800adba:	230c      	movs	r3, #12
 800adbc:	617b      	str	r3, [r7, #20]
 800adbe:	e041      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	4a2f      	ldr	r2, [pc, #188]	; (800ae80 <USB_SetTurnaroundTime+0x12c>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d906      	bls.n	800add6 <USB_SetTurnaroundTime+0x82>
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	4a2e      	ldr	r2, [pc, #184]	; (800ae84 <USB_SetTurnaroundTime+0x130>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d802      	bhi.n	800add6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800add0:	230b      	movs	r3, #11
 800add2:	617b      	str	r3, [r7, #20]
 800add4:	e036      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	4a2a      	ldr	r2, [pc, #168]	; (800ae84 <USB_SetTurnaroundTime+0x130>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d906      	bls.n	800adec <USB_SetTurnaroundTime+0x98>
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	4a29      	ldr	r2, [pc, #164]	; (800ae88 <USB_SetTurnaroundTime+0x134>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d802      	bhi.n	800adec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ade6:	230a      	movs	r3, #10
 800ade8:	617b      	str	r3, [r7, #20]
 800adea:	e02b      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	4a26      	ldr	r2, [pc, #152]	; (800ae88 <USB_SetTurnaroundTime+0x134>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d906      	bls.n	800ae02 <USB_SetTurnaroundTime+0xae>
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	4a25      	ldr	r2, [pc, #148]	; (800ae8c <USB_SetTurnaroundTime+0x138>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d202      	bcs.n	800ae02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800adfc:	2309      	movs	r3, #9
 800adfe:	617b      	str	r3, [r7, #20]
 800ae00:	e020      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	4a21      	ldr	r2, [pc, #132]	; (800ae8c <USB_SetTurnaroundTime+0x138>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d306      	bcc.n	800ae18 <USB_SetTurnaroundTime+0xc4>
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	4a20      	ldr	r2, [pc, #128]	; (800ae90 <USB_SetTurnaroundTime+0x13c>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d802      	bhi.n	800ae18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ae12:	2308      	movs	r3, #8
 800ae14:	617b      	str	r3, [r7, #20]
 800ae16:	e015      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	4a1d      	ldr	r2, [pc, #116]	; (800ae90 <USB_SetTurnaroundTime+0x13c>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d906      	bls.n	800ae2e <USB_SetTurnaroundTime+0xda>
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	4a1c      	ldr	r2, [pc, #112]	; (800ae94 <USB_SetTurnaroundTime+0x140>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d202      	bcs.n	800ae2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ae28:	2307      	movs	r3, #7
 800ae2a:	617b      	str	r3, [r7, #20]
 800ae2c:	e00a      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ae2e:	2306      	movs	r3, #6
 800ae30:	617b      	str	r3, [r7, #20]
 800ae32:	e007      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ae34:	79fb      	ldrb	r3, [r7, #7]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d102      	bne.n	800ae40 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ae3a:	2309      	movs	r3, #9
 800ae3c:	617b      	str	r3, [r7, #20]
 800ae3e:	e001      	b.n	800ae44 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ae40:	2309      	movs	r3, #9
 800ae42:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	68db      	ldr	r3, [r3, #12]
 800ae48:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	68da      	ldr	r2, [r3, #12]
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	029b      	lsls	r3, r3, #10
 800ae58:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800ae5c:	431a      	orrs	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ae62:	2300      	movs	r3, #0
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	371c      	adds	r7, #28
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr
 800ae70:	00d8acbf 	.word	0x00d8acbf
 800ae74:	00e4e1c0 	.word	0x00e4e1c0
 800ae78:	00f42400 	.word	0x00f42400
 800ae7c:	01067380 	.word	0x01067380
 800ae80:	011a499f 	.word	0x011a499f
 800ae84:	01312cff 	.word	0x01312cff
 800ae88:	014ca43f 	.word	0x014ca43f
 800ae8c:	016e3600 	.word	0x016e3600
 800ae90:	01a6ab1f 	.word	0x01a6ab1f
 800ae94:	01e84800 	.word	0x01e84800

0800ae98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f043 0201 	orr.w	r2, r3, #1
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	370c      	adds	r7, #12
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr

0800aeba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aeba:	b480      	push	{r7}
 800aebc:	b083      	sub	sp, #12
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	f023 0201 	bic.w	r2, r3, #1
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aece:	2300      	movs	r3, #0
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b084      	sub	sp, #16
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	460b      	mov	r3, r1
 800aee6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800aee8:	2300      	movs	r3, #0
 800aeea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800aef8:	78fb      	ldrb	r3, [r7, #3]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d115      	bne.n	800af2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800af0a:	2001      	movs	r0, #1
 800af0c:	f7f8 fcd2 	bl	80038b4 <HAL_Delay>
      ms++;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	3301      	adds	r3, #1
 800af14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f001 fa45 	bl	800c3a6 <USB_GetMode>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d01e      	beq.n	800af60 <USB_SetCurrentMode+0x84>
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2b31      	cmp	r3, #49	; 0x31
 800af26:	d9f0      	bls.n	800af0a <USB_SetCurrentMode+0x2e>
 800af28:	e01a      	b.n	800af60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800af2a:	78fb      	ldrb	r3, [r7, #3]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d115      	bne.n	800af5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800af3c:	2001      	movs	r0, #1
 800af3e:	f7f8 fcb9 	bl	80038b4 <HAL_Delay>
      ms++;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	3301      	adds	r3, #1
 800af46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f001 fa2c 	bl	800c3a6 <USB_GetMode>
 800af4e:	4603      	mov	r3, r0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d005      	beq.n	800af60 <USB_SetCurrentMode+0x84>
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	2b31      	cmp	r3, #49	; 0x31
 800af58:	d9f0      	bls.n	800af3c <USB_SetCurrentMode+0x60>
 800af5a:	e001      	b.n	800af60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800af5c:	2301      	movs	r3, #1
 800af5e:	e005      	b.n	800af6c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2b32      	cmp	r3, #50	; 0x32
 800af64:	d101      	bne.n	800af6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800af66:	2301      	movs	r3, #1
 800af68:	e000      	b.n	800af6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800af6a:	2300      	movs	r3, #0
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3710      	adds	r7, #16
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800af74:	b084      	sub	sp, #16
 800af76:	b580      	push	{r7, lr}
 800af78:	b086      	sub	sp, #24
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
 800af7e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800af82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800af8e:	2300      	movs	r3, #0
 800af90:	613b      	str	r3, [r7, #16]
 800af92:	e009      	b.n	800afa8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	3340      	adds	r3, #64	; 0x40
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	4413      	add	r3, r2
 800af9e:	2200      	movs	r2, #0
 800afa0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	3301      	adds	r3, #1
 800afa6:	613b      	str	r3, [r7, #16]
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	2b0e      	cmp	r3, #14
 800afac:	d9f2      	bls.n	800af94 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800afae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d11c      	bne.n	800afee <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800afc2:	f043 0302 	orr.w	r3, r3, #2
 800afc6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afcc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afd8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	639a      	str	r2, [r3, #56]	; 0x38
 800afec:	e00b      	b.n	800b006 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b00c:	461a      	mov	r2, r3
 800b00e:	2300      	movs	r3, #0
 800b010:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b018:	4619      	mov	r1, r3
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b020:	461a      	mov	r2, r3
 800b022:	680b      	ldr	r3, [r1, #0]
 800b024:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b028:	2b01      	cmp	r3, #1
 800b02a:	d10c      	bne.n	800b046 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d104      	bne.n	800b03c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b032:	2100      	movs	r1, #0
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 f965 	bl	800b304 <USB_SetDevSpeed>
 800b03a:	e008      	b.n	800b04e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b03c:	2101      	movs	r1, #1
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f000 f960 	bl	800b304 <USB_SetDevSpeed>
 800b044:	e003      	b.n	800b04e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b046:	2103      	movs	r1, #3
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f000 f95b 	bl	800b304 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b04e:	2110      	movs	r1, #16
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f8f3 	bl	800b23c <USB_FlushTxFifo>
 800b056:	4603      	mov	r3, r0
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d001      	beq.n	800b060 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b05c:	2301      	movs	r3, #1
 800b05e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 f91f 	bl	800b2a4 <USB_FlushRxFifo>
 800b066:	4603      	mov	r3, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b06c:	2301      	movs	r3, #1
 800b06e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b076:	461a      	mov	r2, r3
 800b078:	2300      	movs	r3, #0
 800b07a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b082:	461a      	mov	r2, r3
 800b084:	2300      	movs	r3, #0
 800b086:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b08e:	461a      	mov	r2, r3
 800b090:	2300      	movs	r3, #0
 800b092:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b094:	2300      	movs	r3, #0
 800b096:	613b      	str	r3, [r7, #16]
 800b098:	e043      	b.n	800b122 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	015a      	lsls	r2, r3, #5
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	4413      	add	r3, r2
 800b0a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b0ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b0b0:	d118      	bne.n	800b0e4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d10a      	bne.n	800b0ce <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	015a      	lsls	r2, r3, #5
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4413      	add	r3, r2
 800b0c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b0ca:	6013      	str	r3, [r2, #0]
 800b0cc:	e013      	b.n	800b0f6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	015a      	lsls	r2, r3, #5
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0da:	461a      	mov	r2, r3
 800b0dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	e008      	b.n	800b0f6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	015a      	lsls	r2, r3, #5
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	4413      	add	r3, r2
 800b0ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	015a      	lsls	r2, r3, #5
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b102:	461a      	mov	r2, r3
 800b104:	2300      	movs	r3, #0
 800b106:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	015a      	lsls	r2, r3, #5
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4413      	add	r3, r2
 800b110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b114:	461a      	mov	r2, r3
 800b116:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b11a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	3301      	adds	r3, #1
 800b120:	613b      	str	r3, [r7, #16]
 800b122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	429a      	cmp	r2, r3
 800b128:	d3b7      	bcc.n	800b09a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b12a:	2300      	movs	r3, #0
 800b12c:	613b      	str	r3, [r7, #16]
 800b12e:	e043      	b.n	800b1b8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	015a      	lsls	r2, r3, #5
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	4413      	add	r3, r2
 800b138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b142:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b146:	d118      	bne.n	800b17a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10a      	bne.n	800b164 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	015a      	lsls	r2, r3, #5
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	4413      	add	r3, r2
 800b156:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b15a:	461a      	mov	r2, r3
 800b15c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b160:	6013      	str	r3, [r2, #0]
 800b162:	e013      	b.n	800b18c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	015a      	lsls	r2, r3, #5
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	4413      	add	r3, r2
 800b16c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b170:	461a      	mov	r2, r3
 800b172:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b176:	6013      	str	r3, [r2, #0]
 800b178:	e008      	b.n	800b18c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b17a:	693b      	ldr	r3, [r7, #16]
 800b17c:	015a      	lsls	r2, r3, #5
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	4413      	add	r3, r2
 800b182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b186:	461a      	mov	r2, r3
 800b188:	2300      	movs	r3, #0
 800b18a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	015a      	lsls	r2, r3, #5
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	4413      	add	r3, r2
 800b194:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b198:	461a      	mov	r2, r3
 800b19a:	2300      	movs	r3, #0
 800b19c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	015a      	lsls	r2, r3, #5
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b1b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	613b      	str	r3, [r7, #16]
 800b1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d3b7      	bcc.n	800b130 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1c6:	691b      	ldr	r3, [r3, #16]
 800b1c8:	68fa      	ldr	r2, [r7, #12]
 800b1ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b1ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1d2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b1e0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b1e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d105      	bne.n	800b1f4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	699b      	ldr	r3, [r3, #24]
 800b1ec:	f043 0210 	orr.w	r2, r3, #16
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	699a      	ldr	r2, [r3, #24]
 800b1f8:	4b0f      	ldr	r3, [pc, #60]	; (800b238 <USB_DevInit+0x2c4>)
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b202:	2b00      	cmp	r3, #0
 800b204:	d005      	beq.n	800b212 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	699b      	ldr	r3, [r3, #24]
 800b20a:	f043 0208 	orr.w	r2, r3, #8
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b212:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b214:	2b01      	cmp	r3, #1
 800b216:	d107      	bne.n	800b228 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	699b      	ldr	r3, [r3, #24]
 800b21c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b220:	f043 0304 	orr.w	r3, r3, #4
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b228:	7dfb      	ldrb	r3, [r7, #23]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3718      	adds	r7, #24
 800b22e:	46bd      	mov	sp, r7
 800b230:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b234:	b004      	add	sp, #16
 800b236:	4770      	bx	lr
 800b238:	803c3800 	.word	0x803c3800

0800b23c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b085      	sub	sp, #20
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b246:	2300      	movs	r3, #0
 800b248:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	3301      	adds	r3, #1
 800b24e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	4a13      	ldr	r2, [pc, #76]	; (800b2a0 <USB_FlushTxFifo+0x64>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d901      	bls.n	800b25c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b258:	2303      	movs	r3, #3
 800b25a:	e01b      	b.n	800b294 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	2b00      	cmp	r3, #0
 800b262:	daf2      	bge.n	800b24a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b264:	2300      	movs	r3, #0
 800b266:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	019b      	lsls	r3, r3, #6
 800b26c:	f043 0220 	orr.w	r2, r3, #32
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	3301      	adds	r3, #1
 800b278:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	4a08      	ldr	r2, [pc, #32]	; (800b2a0 <USB_FlushTxFifo+0x64>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d901      	bls.n	800b286 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b282:	2303      	movs	r3, #3
 800b284:	e006      	b.n	800b294 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	f003 0320 	and.w	r3, r3, #32
 800b28e:	2b20      	cmp	r3, #32
 800b290:	d0f0      	beq.n	800b274 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3714      	adds	r7, #20
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr
 800b2a0:	00030d40 	.word	0x00030d40

0800b2a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	4a11      	ldr	r2, [pc, #68]	; (800b300 <USB_FlushRxFifo+0x5c>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d901      	bls.n	800b2c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b2be:	2303      	movs	r3, #3
 800b2c0:	e018      	b.n	800b2f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	691b      	ldr	r3, [r3, #16]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	daf2      	bge.n	800b2b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2210      	movs	r2, #16
 800b2d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	4a08      	ldr	r2, [pc, #32]	; (800b300 <USB_FlushRxFifo+0x5c>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d901      	bls.n	800b2e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b2e2:	2303      	movs	r3, #3
 800b2e4:	e006      	b.n	800b2f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	691b      	ldr	r3, [r3, #16]
 800b2ea:	f003 0310 	and.w	r3, r3, #16
 800b2ee:	2b10      	cmp	r3, #16
 800b2f0:	d0f0      	beq.n	800b2d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b2f2:	2300      	movs	r3, #0
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3714      	adds	r7, #20
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	00030d40 	.word	0x00030d40

0800b304 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b304:	b480      	push	{r7}
 800b306:	b085      	sub	sp, #20
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	460b      	mov	r3, r1
 800b30e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b31a:	681a      	ldr	r2, [r3, #0]
 800b31c:	78fb      	ldrb	r3, [r7, #3]
 800b31e:	68f9      	ldr	r1, [r7, #12]
 800b320:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b324:	4313      	orrs	r3, r2
 800b326:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b336:	b480      	push	{r7}
 800b338:	b087      	sub	sp, #28
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	f003 0306 	and.w	r3, r3, #6
 800b34e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d102      	bne.n	800b35c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b356:	2300      	movs	r3, #0
 800b358:	75fb      	strb	r3, [r7, #23]
 800b35a:	e00a      	b.n	800b372 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2b02      	cmp	r3, #2
 800b360:	d002      	beq.n	800b368 <USB_GetDevSpeed+0x32>
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	2b06      	cmp	r3, #6
 800b366:	d102      	bne.n	800b36e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b368:	2302      	movs	r3, #2
 800b36a:	75fb      	strb	r3, [r7, #23]
 800b36c:	e001      	b.n	800b372 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b36e:	230f      	movs	r3, #15
 800b370:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b372:	7dfb      	ldrb	r3, [r7, #23]
}
 800b374:	4618      	mov	r0, r3
 800b376:	371c      	adds	r7, #28
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b380:	b480      	push	{r7}
 800b382:	b085      	sub	sp, #20
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	785b      	ldrb	r3, [r3, #1]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d13a      	bne.n	800b412 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3a2:	69da      	ldr	r2, [r3, #28]
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	f003 030f 	and.w	r3, r3, #15
 800b3ac:	2101      	movs	r1, #1
 800b3ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	68f9      	ldr	r1, [r7, #12]
 800b3b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	015a      	lsls	r2, r3, #5
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d155      	bne.n	800b480 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	015a      	lsls	r2, r3, #5
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4413      	add	r3, r2
 800b3dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	68db      	ldr	r3, [r3, #12]
 800b3e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	791b      	ldrb	r3, [r3, #4]
 800b3ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b3f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	059b      	lsls	r3, r3, #22
 800b3f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	68ba      	ldr	r2, [r7, #8]
 800b3fc:	0151      	lsls	r1, r2, #5
 800b3fe:	68fa      	ldr	r2, [r7, #12]
 800b400:	440a      	add	r2, r1
 800b402:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b406:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b40a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b40e:	6013      	str	r3, [r2, #0]
 800b410:	e036      	b.n	800b480 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b418:	69da      	ldr	r2, [r3, #28]
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	781b      	ldrb	r3, [r3, #0]
 800b41e:	f003 030f 	and.w	r3, r3, #15
 800b422:	2101      	movs	r1, #1
 800b424:	fa01 f303 	lsl.w	r3, r1, r3
 800b428:	041b      	lsls	r3, r3, #16
 800b42a:	68f9      	ldr	r1, [r7, #12]
 800b42c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b430:	4313      	orrs	r3, r2
 800b432:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	015a      	lsls	r2, r3, #5
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	4413      	add	r3, r2
 800b43c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b446:	2b00      	cmp	r3, #0
 800b448:	d11a      	bne.n	800b480 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	015a      	lsls	r2, r3, #5
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	4413      	add	r3, r2
 800b452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b456:	681a      	ldr	r2, [r3, #0]
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	68db      	ldr	r3, [r3, #12]
 800b45c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	791b      	ldrb	r3, [r3, #4]
 800b464:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b466:	430b      	orrs	r3, r1
 800b468:	4313      	orrs	r3, r2
 800b46a:	68ba      	ldr	r2, [r7, #8]
 800b46c:	0151      	lsls	r1, r2, #5
 800b46e:	68fa      	ldr	r2, [r7, #12]
 800b470:	440a      	add	r2, r1
 800b472:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b47a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b47e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b480:	2300      	movs	r3, #0
}
 800b482:	4618      	mov	r0, r3
 800b484:	3714      	adds	r7, #20
 800b486:	46bd      	mov	sp, r7
 800b488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48c:	4770      	bx	lr
	...

0800b490 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	785b      	ldrb	r3, [r3, #1]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d161      	bne.n	800b570 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	015a      	lsls	r2, r3, #5
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	4413      	add	r3, r2
 800b4b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b4be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b4c2:	d11f      	bne.n	800b504 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	015a      	lsls	r2, r3, #5
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	68ba      	ldr	r2, [r7, #8]
 800b4d4:	0151      	lsls	r1, r2, #5
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	440a      	add	r2, r1
 800b4da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b4e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	015a      	lsls	r2, r3, #5
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	4413      	add	r3, r2
 800b4ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	68ba      	ldr	r2, [r7, #8]
 800b4f4:	0151      	lsls	r1, r2, #5
 800b4f6:	68fa      	ldr	r2, [r7, #12]
 800b4f8:	440a      	add	r2, r1
 800b4fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b502:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b50a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	f003 030f 	and.w	r3, r3, #15
 800b514:	2101      	movs	r1, #1
 800b516:	fa01 f303 	lsl.w	r3, r1, r3
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	43db      	mvns	r3, r3
 800b51e:	68f9      	ldr	r1, [r7, #12]
 800b520:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b524:	4013      	ands	r3, r2
 800b526:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b52e:	69da      	ldr	r2, [r3, #28]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	781b      	ldrb	r3, [r3, #0]
 800b534:	f003 030f 	and.w	r3, r3, #15
 800b538:	2101      	movs	r1, #1
 800b53a:	fa01 f303 	lsl.w	r3, r1, r3
 800b53e:	b29b      	uxth	r3, r3
 800b540:	43db      	mvns	r3, r3
 800b542:	68f9      	ldr	r1, [r7, #12]
 800b544:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b548:	4013      	ands	r3, r2
 800b54a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	015a      	lsls	r2, r3, #5
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	4413      	add	r3, r2
 800b554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b558:	681a      	ldr	r2, [r3, #0]
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	0159      	lsls	r1, r3, #5
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	440b      	add	r3, r1
 800b562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b566:	4619      	mov	r1, r3
 800b568:	4b35      	ldr	r3, [pc, #212]	; (800b640 <USB_DeactivateEndpoint+0x1b0>)
 800b56a:	4013      	ands	r3, r2
 800b56c:	600b      	str	r3, [r1, #0]
 800b56e:	e060      	b.n	800b632 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	015a      	lsls	r2, r3, #5
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	4413      	add	r3, r2
 800b578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b582:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b586:	d11f      	bne.n	800b5c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	015a      	lsls	r2, r3, #5
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	4413      	add	r3, r2
 800b590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	68ba      	ldr	r2, [r7, #8]
 800b598:	0151      	lsls	r1, r2, #5
 800b59a:	68fa      	ldr	r2, [r7, #12]
 800b59c:	440a      	add	r2, r1
 800b59e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b5a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	015a      	lsls	r2, r3, #5
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	68ba      	ldr	r2, [r7, #8]
 800b5b8:	0151      	lsls	r1, r2, #5
 800b5ba:	68fa      	ldr	r2, [r7, #12]
 800b5bc:	440a      	add	r2, r1
 800b5be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b5c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	f003 030f 	and.w	r3, r3, #15
 800b5d8:	2101      	movs	r1, #1
 800b5da:	fa01 f303 	lsl.w	r3, r1, r3
 800b5de:	041b      	lsls	r3, r3, #16
 800b5e0:	43db      	mvns	r3, r3
 800b5e2:	68f9      	ldr	r1, [r7, #12]
 800b5e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b5e8:	4013      	ands	r3, r2
 800b5ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5f2:	69da      	ldr	r2, [r3, #28]
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	f003 030f 	and.w	r3, r3, #15
 800b5fc:	2101      	movs	r1, #1
 800b5fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b602:	041b      	lsls	r3, r3, #16
 800b604:	43db      	mvns	r3, r3
 800b606:	68f9      	ldr	r1, [r7, #12]
 800b608:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b60c:	4013      	ands	r3, r2
 800b60e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	015a      	lsls	r2, r3, #5
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	4413      	add	r3, r2
 800b618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b61c:	681a      	ldr	r2, [r3, #0]
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	0159      	lsls	r1, r3, #5
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	440b      	add	r3, r1
 800b626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b62a:	4619      	mov	r1, r3
 800b62c:	4b05      	ldr	r3, [pc, #20]	; (800b644 <USB_DeactivateEndpoint+0x1b4>)
 800b62e:	4013      	ands	r3, r2
 800b630:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b632:	2300      	movs	r3, #0
}
 800b634:	4618      	mov	r0, r3
 800b636:	3714      	adds	r7, #20
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr
 800b640:	ec337800 	.word	0xec337800
 800b644:	eff37800 	.word	0xeff37800

0800b648 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b08a      	sub	sp, #40	; 0x28
 800b64c:	af02      	add	r7, sp, #8
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	4613      	mov	r3, r2
 800b654:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	785b      	ldrb	r3, [r3, #1]
 800b664:	2b01      	cmp	r3, #1
 800b666:	f040 815c 	bne.w	800b922 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	699b      	ldr	r3, [r3, #24]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d132      	bne.n	800b6d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b672:	69bb      	ldr	r3, [r7, #24]
 800b674:	015a      	lsls	r2, r3, #5
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	4413      	add	r3, r2
 800b67a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b67e:	691b      	ldr	r3, [r3, #16]
 800b680:	69ba      	ldr	r2, [r7, #24]
 800b682:	0151      	lsls	r1, r2, #5
 800b684:	69fa      	ldr	r2, [r7, #28]
 800b686:	440a      	add	r2, r1
 800b688:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b68c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b690:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b694:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	015a      	lsls	r2, r3, #5
 800b69a:	69fb      	ldr	r3, [r7, #28]
 800b69c:	4413      	add	r3, r2
 800b69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	69ba      	ldr	r2, [r7, #24]
 800b6a6:	0151      	lsls	r1, r2, #5
 800b6a8:	69fa      	ldr	r2, [r7, #28]
 800b6aa:	440a      	add	r2, r1
 800b6ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b6b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	015a      	lsls	r2, r3, #5
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	4413      	add	r3, r2
 800b6be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6c2:	691b      	ldr	r3, [r3, #16]
 800b6c4:	69ba      	ldr	r2, [r7, #24]
 800b6c6:	0151      	lsls	r1, r2, #5
 800b6c8:	69fa      	ldr	r2, [r7, #28]
 800b6ca:	440a      	add	r2, r1
 800b6cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6d0:	0cdb      	lsrs	r3, r3, #19
 800b6d2:	04db      	lsls	r3, r3, #19
 800b6d4:	6113      	str	r3, [r2, #16]
 800b6d6:	e074      	b.n	800b7c2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	015a      	lsls	r2, r3, #5
 800b6dc:	69fb      	ldr	r3, [r7, #28]
 800b6de:	4413      	add	r3, r2
 800b6e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6e4:	691b      	ldr	r3, [r3, #16]
 800b6e6:	69ba      	ldr	r2, [r7, #24]
 800b6e8:	0151      	lsls	r1, r2, #5
 800b6ea:	69fa      	ldr	r2, [r7, #28]
 800b6ec:	440a      	add	r2, r1
 800b6ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6f2:	0cdb      	lsrs	r3, r3, #19
 800b6f4:	04db      	lsls	r3, r3, #19
 800b6f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b6f8:	69bb      	ldr	r3, [r7, #24]
 800b6fa:	015a      	lsls	r2, r3, #5
 800b6fc:	69fb      	ldr	r3, [r7, #28]
 800b6fe:	4413      	add	r3, r2
 800b700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b704:	691b      	ldr	r3, [r3, #16]
 800b706:	69ba      	ldr	r2, [r7, #24]
 800b708:	0151      	lsls	r1, r2, #5
 800b70a:	69fa      	ldr	r2, [r7, #28]
 800b70c:	440a      	add	r2, r1
 800b70e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b712:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b716:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b71a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	015a      	lsls	r2, r3, #5
 800b720:	69fb      	ldr	r3, [r7, #28]
 800b722:	4413      	add	r3, r2
 800b724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b728:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	6999      	ldr	r1, [r3, #24]
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	440b      	add	r3, r1
 800b734:	1e59      	subs	r1, r3, #1
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	68db      	ldr	r3, [r3, #12]
 800b73a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b73e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b740:	4b9d      	ldr	r3, [pc, #628]	; (800b9b8 <USB_EPStartXfer+0x370>)
 800b742:	400b      	ands	r3, r1
 800b744:	69b9      	ldr	r1, [r7, #24]
 800b746:	0148      	lsls	r0, r1, #5
 800b748:	69f9      	ldr	r1, [r7, #28]
 800b74a:	4401      	add	r1, r0
 800b74c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b750:	4313      	orrs	r3, r2
 800b752:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	015a      	lsls	r2, r3, #5
 800b758:	69fb      	ldr	r3, [r7, #28]
 800b75a:	4413      	add	r3, r2
 800b75c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b760:	691a      	ldr	r2, [r3, #16]
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	699b      	ldr	r3, [r3, #24]
 800b766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b76a:	69b9      	ldr	r1, [r7, #24]
 800b76c:	0148      	lsls	r0, r1, #5
 800b76e:	69f9      	ldr	r1, [r7, #28]
 800b770:	4401      	add	r1, r0
 800b772:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b776:	4313      	orrs	r3, r2
 800b778:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	791b      	ldrb	r3, [r3, #4]
 800b77e:	2b01      	cmp	r3, #1
 800b780:	d11f      	bne.n	800b7c2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b782:	69bb      	ldr	r3, [r7, #24]
 800b784:	015a      	lsls	r2, r3, #5
 800b786:	69fb      	ldr	r3, [r7, #28]
 800b788:	4413      	add	r3, r2
 800b78a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b78e:	691b      	ldr	r3, [r3, #16]
 800b790:	69ba      	ldr	r2, [r7, #24]
 800b792:	0151      	lsls	r1, r2, #5
 800b794:	69fa      	ldr	r2, [r7, #28]
 800b796:	440a      	add	r2, r1
 800b798:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b79c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b7a0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b7a2:	69bb      	ldr	r3, [r7, #24]
 800b7a4:	015a      	lsls	r2, r3, #5
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	4413      	add	r3, r2
 800b7aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	69ba      	ldr	r2, [r7, #24]
 800b7b2:	0151      	lsls	r1, r2, #5
 800b7b4:	69fa      	ldr	r2, [r7, #28]
 800b7b6:	440a      	add	r2, r1
 800b7b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b7c0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b7c2:	79fb      	ldrb	r3, [r7, #7]
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	d14b      	bne.n	800b860 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	695b      	ldr	r3, [r3, #20]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d009      	beq.n	800b7e4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	015a      	lsls	r2, r3, #5
 800b7d4:	69fb      	ldr	r3, [r7, #28]
 800b7d6:	4413      	add	r3, r2
 800b7d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7dc:	461a      	mov	r2, r3
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	695b      	ldr	r3, [r3, #20]
 800b7e2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	791b      	ldrb	r3, [r3, #4]
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d128      	bne.n	800b83e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b7ec:	69fb      	ldr	r3, [r7, #28]
 800b7ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7f2:	689b      	ldr	r3, [r3, #8]
 800b7f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d110      	bne.n	800b81e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b7fc:	69bb      	ldr	r3, [r7, #24]
 800b7fe:	015a      	lsls	r2, r3, #5
 800b800:	69fb      	ldr	r3, [r7, #28]
 800b802:	4413      	add	r3, r2
 800b804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	69ba      	ldr	r2, [r7, #24]
 800b80c:	0151      	lsls	r1, r2, #5
 800b80e:	69fa      	ldr	r2, [r7, #28]
 800b810:	440a      	add	r2, r1
 800b812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b816:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b81a:	6013      	str	r3, [r2, #0]
 800b81c:	e00f      	b.n	800b83e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b81e:	69bb      	ldr	r3, [r7, #24]
 800b820:	015a      	lsls	r2, r3, #5
 800b822:	69fb      	ldr	r3, [r7, #28]
 800b824:	4413      	add	r3, r2
 800b826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	69ba      	ldr	r2, [r7, #24]
 800b82e:	0151      	lsls	r1, r2, #5
 800b830:	69fa      	ldr	r2, [r7, #28]
 800b832:	440a      	add	r2, r1
 800b834:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b83c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b83e:	69bb      	ldr	r3, [r7, #24]
 800b840:	015a      	lsls	r2, r3, #5
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	4413      	add	r3, r2
 800b846:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	69ba      	ldr	r2, [r7, #24]
 800b84e:	0151      	lsls	r1, r2, #5
 800b850:	69fa      	ldr	r2, [r7, #28]
 800b852:	440a      	add	r2, r1
 800b854:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b858:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b85c:	6013      	str	r3, [r2, #0]
 800b85e:	e133      	b.n	800bac8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b860:	69bb      	ldr	r3, [r7, #24]
 800b862:	015a      	lsls	r2, r3, #5
 800b864:	69fb      	ldr	r3, [r7, #28]
 800b866:	4413      	add	r3, r2
 800b868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	69ba      	ldr	r2, [r7, #24]
 800b870:	0151      	lsls	r1, r2, #5
 800b872:	69fa      	ldr	r2, [r7, #28]
 800b874:	440a      	add	r2, r1
 800b876:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b87a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b87e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	791b      	ldrb	r3, [r3, #4]
 800b884:	2b01      	cmp	r3, #1
 800b886:	d015      	beq.n	800b8b4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	699b      	ldr	r3, [r3, #24]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	f000 811b 	beq.w	800bac8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	781b      	ldrb	r3, [r3, #0]
 800b89e:	f003 030f 	and.w	r3, r3, #15
 800b8a2:	2101      	movs	r1, #1
 800b8a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b8a8:	69f9      	ldr	r1, [r7, #28]
 800b8aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	634b      	str	r3, [r1, #52]	; 0x34
 800b8b2:	e109      	b.n	800bac8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ba:	689b      	ldr	r3, [r3, #8]
 800b8bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d110      	bne.n	800b8e6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	015a      	lsls	r2, r3, #5
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	69ba      	ldr	r2, [r7, #24]
 800b8d4:	0151      	lsls	r1, r2, #5
 800b8d6:	69fa      	ldr	r2, [r7, #28]
 800b8d8:	440a      	add	r2, r1
 800b8da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b8e2:	6013      	str	r3, [r2, #0]
 800b8e4:	e00f      	b.n	800b906 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b8e6:	69bb      	ldr	r3, [r7, #24]
 800b8e8:	015a      	lsls	r2, r3, #5
 800b8ea:	69fb      	ldr	r3, [r7, #28]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	69ba      	ldr	r2, [r7, #24]
 800b8f6:	0151      	lsls	r1, r2, #5
 800b8f8:	69fa      	ldr	r2, [r7, #28]
 800b8fa:	440a      	add	r2, r1
 800b8fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b904:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	6919      	ldr	r1, [r3, #16]
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	781a      	ldrb	r2, [r3, #0]
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	b298      	uxth	r0, r3
 800b914:	79fb      	ldrb	r3, [r7, #7]
 800b916:	9300      	str	r3, [sp, #0]
 800b918:	4603      	mov	r3, r0
 800b91a:	68f8      	ldr	r0, [r7, #12]
 800b91c:	f000 fade 	bl	800bedc <USB_WritePacket>
 800b920:	e0d2      	b.n	800bac8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b922:	69bb      	ldr	r3, [r7, #24]
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b92e:	691b      	ldr	r3, [r3, #16]
 800b930:	69ba      	ldr	r2, [r7, #24]
 800b932:	0151      	lsls	r1, r2, #5
 800b934:	69fa      	ldr	r2, [r7, #28]
 800b936:	440a      	add	r2, r1
 800b938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b93c:	0cdb      	lsrs	r3, r3, #19
 800b93e:	04db      	lsls	r3, r3, #19
 800b940:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b942:	69bb      	ldr	r3, [r7, #24]
 800b944:	015a      	lsls	r2, r3, #5
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	4413      	add	r3, r2
 800b94a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	69ba      	ldr	r2, [r7, #24]
 800b952:	0151      	lsls	r1, r2, #5
 800b954:	69fa      	ldr	r2, [r7, #28]
 800b956:	440a      	add	r2, r1
 800b958:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b95c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b960:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b964:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	699b      	ldr	r3, [r3, #24]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d126      	bne.n	800b9bc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	015a      	lsls	r2, r3, #5
 800b972:	69fb      	ldr	r3, [r7, #28]
 800b974:	4413      	add	r3, r2
 800b976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b97a:	691a      	ldr	r2, [r3, #16]
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b984:	69b9      	ldr	r1, [r7, #24]
 800b986:	0148      	lsls	r0, r1, #5
 800b988:	69f9      	ldr	r1, [r7, #28]
 800b98a:	4401      	add	r1, r0
 800b98c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b990:	4313      	orrs	r3, r2
 800b992:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b994:	69bb      	ldr	r3, [r7, #24]
 800b996:	015a      	lsls	r2, r3, #5
 800b998:	69fb      	ldr	r3, [r7, #28]
 800b99a:	4413      	add	r3, r2
 800b99c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9a0:	691b      	ldr	r3, [r3, #16]
 800b9a2:	69ba      	ldr	r2, [r7, #24]
 800b9a4:	0151      	lsls	r1, r2, #5
 800b9a6:	69fa      	ldr	r2, [r7, #28]
 800b9a8:	440a      	add	r2, r1
 800b9aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b9ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b9b2:	6113      	str	r3, [r2, #16]
 800b9b4:	e03a      	b.n	800ba2c <USB_EPStartXfer+0x3e4>
 800b9b6:	bf00      	nop
 800b9b8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	699a      	ldr	r2, [r3, #24]
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	1e5a      	subs	r2, r3, #1
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9d0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	68db      	ldr	r3, [r3, #12]
 800b9d6:	8afa      	ldrh	r2, [r7, #22]
 800b9d8:	fb03 f202 	mul.w	r2, r3, r2
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	015a      	lsls	r2, r3, #5
 800b9e4:	69fb      	ldr	r3, [r7, #28]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9ec:	691a      	ldr	r2, [r3, #16]
 800b9ee:	8afb      	ldrh	r3, [r7, #22]
 800b9f0:	04d9      	lsls	r1, r3, #19
 800b9f2:	4b38      	ldr	r3, [pc, #224]	; (800bad4 <USB_EPStartXfer+0x48c>)
 800b9f4:	400b      	ands	r3, r1
 800b9f6:	69b9      	ldr	r1, [r7, #24]
 800b9f8:	0148      	lsls	r0, r1, #5
 800b9fa:	69f9      	ldr	r1, [r7, #28]
 800b9fc:	4401      	add	r1, r0
 800b9fe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ba02:	4313      	orrs	r3, r2
 800ba04:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	015a      	lsls	r2, r3, #5
 800ba0a:	69fb      	ldr	r3, [r7, #28]
 800ba0c:	4413      	add	r3, r2
 800ba0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba12:	691a      	ldr	r2, [r3, #16]
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	69db      	ldr	r3, [r3, #28]
 800ba18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba1c:	69b9      	ldr	r1, [r7, #24]
 800ba1e:	0148      	lsls	r0, r1, #5
 800ba20:	69f9      	ldr	r1, [r7, #28]
 800ba22:	4401      	add	r1, r0
 800ba24:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ba2c:	79fb      	ldrb	r3, [r7, #7]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d10d      	bne.n	800ba4e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	691b      	ldr	r3, [r3, #16]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d009      	beq.n	800ba4e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	6919      	ldr	r1, [r3, #16]
 800ba3e:	69bb      	ldr	r3, [r7, #24]
 800ba40:	015a      	lsls	r2, r3, #5
 800ba42:	69fb      	ldr	r3, [r7, #28]
 800ba44:	4413      	add	r3, r2
 800ba46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba4a:	460a      	mov	r2, r1
 800ba4c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	791b      	ldrb	r3, [r3, #4]
 800ba52:	2b01      	cmp	r3, #1
 800ba54:	d128      	bne.n	800baa8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ba56:	69fb      	ldr	r3, [r7, #28]
 800ba58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d110      	bne.n	800ba88 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	69ba      	ldr	r2, [r7, #24]
 800ba76:	0151      	lsls	r1, r2, #5
 800ba78:	69fa      	ldr	r2, [r7, #28]
 800ba7a:	440a      	add	r2, r1
 800ba7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba80:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ba84:	6013      	str	r3, [r2, #0]
 800ba86:	e00f      	b.n	800baa8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ba88:	69bb      	ldr	r3, [r7, #24]
 800ba8a:	015a      	lsls	r2, r3, #5
 800ba8c:	69fb      	ldr	r3, [r7, #28]
 800ba8e:	4413      	add	r3, r2
 800ba90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	0151      	lsls	r1, r2, #5
 800ba9a:	69fa      	ldr	r2, [r7, #28]
 800ba9c:	440a      	add	r2, r1
 800ba9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800baa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800baa6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	015a      	lsls	r2, r3, #5
 800baac:	69fb      	ldr	r3, [r7, #28]
 800baae:	4413      	add	r3, r2
 800bab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	69ba      	ldr	r2, [r7, #24]
 800bab8:	0151      	lsls	r1, r2, #5
 800baba:	69fa      	ldr	r2, [r7, #28]
 800babc:	440a      	add	r2, r1
 800babe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bac2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bac6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bac8:	2300      	movs	r3, #0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3720      	adds	r7, #32
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	1ff80000 	.word	0x1ff80000

0800bad8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bad8:	b480      	push	{r7}
 800bada:	b087      	sub	sp, #28
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	4613      	mov	r3, r2
 800bae4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	785b      	ldrb	r3, [r3, #1]
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	f040 80ce 	bne.w	800bc96 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	699b      	ldr	r3, [r3, #24]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d132      	bne.n	800bb68 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	015a      	lsls	r2, r3, #5
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	4413      	add	r3, r2
 800bb0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb0e:	691b      	ldr	r3, [r3, #16]
 800bb10:	693a      	ldr	r2, [r7, #16]
 800bb12:	0151      	lsls	r1, r2, #5
 800bb14:	697a      	ldr	r2, [r7, #20]
 800bb16:	440a      	add	r2, r1
 800bb18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb1c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bb20:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bb24:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	015a      	lsls	r2, r3, #5
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	4413      	add	r3, r2
 800bb2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb32:	691b      	ldr	r3, [r3, #16]
 800bb34:	693a      	ldr	r2, [r7, #16]
 800bb36:	0151      	lsls	r1, r2, #5
 800bb38:	697a      	ldr	r2, [r7, #20]
 800bb3a:	440a      	add	r2, r1
 800bb3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bb44:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	015a      	lsls	r2, r3, #5
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb52:	691b      	ldr	r3, [r3, #16]
 800bb54:	693a      	ldr	r2, [r7, #16]
 800bb56:	0151      	lsls	r1, r2, #5
 800bb58:	697a      	ldr	r2, [r7, #20]
 800bb5a:	440a      	add	r2, r1
 800bb5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb60:	0cdb      	lsrs	r3, r3, #19
 800bb62:	04db      	lsls	r3, r3, #19
 800bb64:	6113      	str	r3, [r2, #16]
 800bb66:	e04e      	b.n	800bc06 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	015a      	lsls	r2, r3, #5
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	4413      	add	r3, r2
 800bb70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb74:	691b      	ldr	r3, [r3, #16]
 800bb76:	693a      	ldr	r2, [r7, #16]
 800bb78:	0151      	lsls	r1, r2, #5
 800bb7a:	697a      	ldr	r2, [r7, #20]
 800bb7c:	440a      	add	r2, r1
 800bb7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb82:	0cdb      	lsrs	r3, r3, #19
 800bb84:	04db      	lsls	r3, r3, #19
 800bb86:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	015a      	lsls	r2, r3, #5
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	4413      	add	r3, r2
 800bb90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb94:	691b      	ldr	r3, [r3, #16]
 800bb96:	693a      	ldr	r2, [r7, #16]
 800bb98:	0151      	lsls	r1, r2, #5
 800bb9a:	697a      	ldr	r2, [r7, #20]
 800bb9c:	440a      	add	r2, r1
 800bb9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bba2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bba6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bbaa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	699a      	ldr	r2, [r3, #24]
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	68db      	ldr	r3, [r3, #12]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d903      	bls.n	800bbc0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	68da      	ldr	r2, [r3, #12]
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	015a      	lsls	r2, r3, #5
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	4413      	add	r3, r2
 800bbc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbcc:	691b      	ldr	r3, [r3, #16]
 800bbce:	693a      	ldr	r2, [r7, #16]
 800bbd0:	0151      	lsls	r1, r2, #5
 800bbd2:	697a      	ldr	r2, [r7, #20]
 800bbd4:	440a      	add	r2, r1
 800bbd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bbda:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bbde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	015a      	lsls	r2, r3, #5
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	4413      	add	r3, r2
 800bbe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbec:	691a      	ldr	r2, [r3, #16]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	699b      	ldr	r3, [r3, #24]
 800bbf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbf6:	6939      	ldr	r1, [r7, #16]
 800bbf8:	0148      	lsls	r0, r1, #5
 800bbfa:	6979      	ldr	r1, [r7, #20]
 800bbfc:	4401      	add	r1, r0
 800bbfe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bc02:	4313      	orrs	r3, r2
 800bc04:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bc06:	79fb      	ldrb	r3, [r7, #7]
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d11e      	bne.n	800bc4a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	695b      	ldr	r3, [r3, #20]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d009      	beq.n	800bc28 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	015a      	lsls	r2, r3, #5
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	4413      	add	r3, r2
 800bc1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc20:	461a      	mov	r2, r3
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	695b      	ldr	r3, [r3, #20]
 800bc26:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	015a      	lsls	r2, r3, #5
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	4413      	add	r3, r2
 800bc30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	693a      	ldr	r2, [r7, #16]
 800bc38:	0151      	lsls	r1, r2, #5
 800bc3a:	697a      	ldr	r2, [r7, #20]
 800bc3c:	440a      	add	r2, r1
 800bc3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bc46:	6013      	str	r3, [r2, #0]
 800bc48:	e097      	b.n	800bd7a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc4a:	693b      	ldr	r3, [r7, #16]
 800bc4c:	015a      	lsls	r2, r3, #5
 800bc4e:	697b      	ldr	r3, [r7, #20]
 800bc50:	4413      	add	r3, r2
 800bc52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	693a      	ldr	r2, [r7, #16]
 800bc5a:	0151      	lsls	r1, r2, #5
 800bc5c:	697a      	ldr	r2, [r7, #20]
 800bc5e:	440a      	add	r2, r1
 800bc60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc64:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bc68:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	699b      	ldr	r3, [r3, #24]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f000 8083 	beq.w	800bd7a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	f003 030f 	and.w	r3, r3, #15
 800bc84:	2101      	movs	r1, #1
 800bc86:	fa01 f303 	lsl.w	r3, r1, r3
 800bc8a:	6979      	ldr	r1, [r7, #20]
 800bc8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc90:	4313      	orrs	r3, r2
 800bc92:	634b      	str	r3, [r1, #52]	; 0x34
 800bc94:	e071      	b.n	800bd7a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	015a      	lsls	r2, r3, #5
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bca2:	691b      	ldr	r3, [r3, #16]
 800bca4:	693a      	ldr	r2, [r7, #16]
 800bca6:	0151      	lsls	r1, r2, #5
 800bca8:	697a      	ldr	r2, [r7, #20]
 800bcaa:	440a      	add	r2, r1
 800bcac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcb0:	0cdb      	lsrs	r3, r3, #19
 800bcb2:	04db      	lsls	r3, r3, #19
 800bcb4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	015a      	lsls	r2, r3, #5
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcc2:	691b      	ldr	r3, [r3, #16]
 800bcc4:	693a      	ldr	r2, [r7, #16]
 800bcc6:	0151      	lsls	r1, r2, #5
 800bcc8:	697a      	ldr	r2, [r7, #20]
 800bcca:	440a      	add	r2, r1
 800bccc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcd0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bcd4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bcd8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	699b      	ldr	r3, [r3, #24]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d003      	beq.n	800bcea <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	68da      	ldr	r2, [r3, #12]
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800bcea:	68bb      	ldr	r3, [r7, #8]
 800bcec:	68da      	ldr	r2, [r3, #12]
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	015a      	lsls	r2, r3, #5
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	4413      	add	r3, r2
 800bcfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcfe:	691b      	ldr	r3, [r3, #16]
 800bd00:	693a      	ldr	r2, [r7, #16]
 800bd02:	0151      	lsls	r1, r2, #5
 800bd04:	697a      	ldr	r2, [r7, #20]
 800bd06:	440a      	add	r2, r1
 800bd08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bd10:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	015a      	lsls	r2, r3, #5
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	4413      	add	r3, r2
 800bd1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd1e:	691a      	ldr	r2, [r3, #16]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	69db      	ldr	r3, [r3, #28]
 800bd24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd28:	6939      	ldr	r1, [r7, #16]
 800bd2a:	0148      	lsls	r0, r1, #5
 800bd2c:	6979      	ldr	r1, [r7, #20]
 800bd2e:	4401      	add	r1, r0
 800bd30:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bd34:	4313      	orrs	r3, r2
 800bd36:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800bd38:	79fb      	ldrb	r3, [r7, #7]
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	d10d      	bne.n	800bd5a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	691b      	ldr	r3, [r3, #16]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d009      	beq.n	800bd5a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	6919      	ldr	r1, [r3, #16]
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	015a      	lsls	r2, r3, #5
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	4413      	add	r3, r2
 800bd52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd56:	460a      	mov	r2, r1
 800bd58:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bd5a:	693b      	ldr	r3, [r7, #16]
 800bd5c:	015a      	lsls	r2, r3, #5
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	4413      	add	r3, r2
 800bd62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	693a      	ldr	r2, [r7, #16]
 800bd6a:	0151      	lsls	r1, r2, #5
 800bd6c:	697a      	ldr	r2, [r7, #20]
 800bd6e:	440a      	add	r2, r1
 800bd70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd74:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bd78:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd7a:	2300      	movs	r3, #0
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	371c      	adds	r7, #28
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr

0800bd88 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bd88:	b480      	push	{r7}
 800bd8a:	b087      	sub	sp, #28
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bd92:	2300      	movs	r3, #0
 800bd94:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bd96:	2300      	movs	r3, #0
 800bd98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	785b      	ldrb	r3, [r3, #1]
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	d14a      	bne.n	800be3c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	015a      	lsls	r2, r3, #5
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	4413      	add	r3, r2
 800bdb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bdbe:	f040 8086 	bne.w	800bece <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	683a      	ldr	r2, [r7, #0]
 800bdd4:	7812      	ldrb	r2, [r2, #0]
 800bdd6:	0151      	lsls	r1, r2, #5
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	440a      	add	r2, r1
 800bddc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bde0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bde4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	015a      	lsls	r2, r3, #5
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	4413      	add	r3, r2
 800bdf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	683a      	ldr	r2, [r7, #0]
 800bdf8:	7812      	ldrb	r2, [r2, #0]
 800bdfa:	0151      	lsls	r1, r2, #5
 800bdfc:	693a      	ldr	r2, [r7, #16]
 800bdfe:	440a      	add	r2, r1
 800be00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800be08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	3301      	adds	r3, #1
 800be0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f242 7210 	movw	r2, #10000	; 0x2710
 800be16:	4293      	cmp	r3, r2
 800be18:	d902      	bls.n	800be20 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800be1a:	2301      	movs	r3, #1
 800be1c:	75fb      	strb	r3, [r7, #23]
          break;
 800be1e:	e056      	b.n	800bece <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	015a      	lsls	r2, r3, #5
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	4413      	add	r3, r2
 800be2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800be34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800be38:	d0e7      	beq.n	800be0a <USB_EPStopXfer+0x82>
 800be3a:	e048      	b.n	800bece <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	781b      	ldrb	r3, [r3, #0]
 800be40:	015a      	lsls	r2, r3, #5
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	4413      	add	r3, r2
 800be46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800be50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800be54:	d13b      	bne.n	800bece <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	015a      	lsls	r2, r3, #5
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	4413      	add	r3, r2
 800be60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	683a      	ldr	r2, [r7, #0]
 800be68:	7812      	ldrb	r2, [r2, #0]
 800be6a:	0151      	lsls	r1, r2, #5
 800be6c:	693a      	ldr	r2, [r7, #16]
 800be6e:	440a      	add	r2, r1
 800be70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800be78:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	015a      	lsls	r2, r3, #5
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	4413      	add	r3, r2
 800be84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	683a      	ldr	r2, [r7, #0]
 800be8c:	7812      	ldrb	r2, [r2, #0]
 800be8e:	0151      	lsls	r1, r2, #5
 800be90:	693a      	ldr	r2, [r7, #16]
 800be92:	440a      	add	r2, r1
 800be94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800be9c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	3301      	adds	r3, #1
 800bea2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	f242 7210 	movw	r2, #10000	; 0x2710
 800beaa:	4293      	cmp	r3, r2
 800beac:	d902      	bls.n	800beb4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800beae:	2301      	movs	r3, #1
 800beb0:	75fb      	strb	r3, [r7, #23]
          break;
 800beb2:	e00c      	b.n	800bece <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	015a      	lsls	r2, r3, #5
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	4413      	add	r3, r2
 800bebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bec8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800becc:	d0e7      	beq.n	800be9e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bece:	7dfb      	ldrb	r3, [r7, #23]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	371c      	adds	r7, #28
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bedc:	b480      	push	{r7}
 800bede:	b089      	sub	sp, #36	; 0x24
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	4611      	mov	r1, r2
 800bee8:	461a      	mov	r2, r3
 800beea:	460b      	mov	r3, r1
 800beec:	71fb      	strb	r3, [r7, #7]
 800beee:	4613      	mov	r3, r2
 800bef0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800befa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d123      	bne.n	800bf4a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bf02:	88bb      	ldrh	r3, [r7, #4]
 800bf04:	3303      	adds	r3, #3
 800bf06:	089b      	lsrs	r3, r3, #2
 800bf08:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	61bb      	str	r3, [r7, #24]
 800bf0e:	e018      	b.n	800bf42 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bf10:	79fb      	ldrb	r3, [r7, #7]
 800bf12:	031a      	lsls	r2, r3, #12
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	69fb      	ldr	r3, [r7, #28]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	3301      	adds	r3, #1
 800bf28:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf2a:	69fb      	ldr	r3, [r7, #28]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	3301      	adds	r3, #1
 800bf34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf36:	69fb      	ldr	r3, [r7, #28]
 800bf38:	3301      	adds	r3, #1
 800bf3a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bf3c:	69bb      	ldr	r3, [r7, #24]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	61bb      	str	r3, [r7, #24]
 800bf42:	69ba      	ldr	r2, [r7, #24]
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d3e2      	bcc.n	800bf10 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bf4a:	2300      	movs	r3, #0
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3724      	adds	r7, #36	; 0x24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b08b      	sub	sp, #44	; 0x2c
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4613      	mov	r3, r2
 800bf64:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bf6e:	88fb      	ldrh	r3, [r7, #6]
 800bf70:	089b      	lsrs	r3, r3, #2
 800bf72:	b29b      	uxth	r3, r3
 800bf74:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bf76:	88fb      	ldrh	r3, [r7, #6]
 800bf78:	f003 0303 	and.w	r3, r3, #3
 800bf7c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bf7e:	2300      	movs	r3, #0
 800bf80:	623b      	str	r3, [r7, #32]
 800bf82:	e014      	b.n	800bfae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8e:	601a      	str	r2, [r3, #0]
    pDest++;
 800bf90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf92:	3301      	adds	r3, #1
 800bf94:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bf96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf98:	3301      	adds	r3, #1
 800bf9a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bf9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bfa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800bfa8:	6a3b      	ldr	r3, [r7, #32]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	623b      	str	r3, [r7, #32]
 800bfae:	6a3a      	ldr	r2, [r7, #32]
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d3e6      	bcc.n	800bf84 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bfb6:	8bfb      	ldrh	r3, [r7, #30]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d01e      	beq.n	800bffa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	f107 0310 	add.w	r3, r7, #16
 800bfcc:	6812      	ldr	r2, [r2, #0]
 800bfce:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfd0:	693a      	ldr	r2, [r7, #16]
 800bfd2:	6a3b      	ldr	r3, [r7, #32]
 800bfd4:	b2db      	uxtb	r3, r3
 800bfd6:	00db      	lsls	r3, r3, #3
 800bfd8:	fa22 f303 	lsr.w	r3, r2, r3
 800bfdc:	b2da      	uxtb	r2, r3
 800bfde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfe0:	701a      	strb	r2, [r3, #0]
      i++;
 800bfe2:	6a3b      	ldr	r3, [r7, #32]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	623b      	str	r3, [r7, #32]
      pDest++;
 800bfe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfea:	3301      	adds	r3, #1
 800bfec:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800bfee:	8bfb      	ldrh	r3, [r7, #30]
 800bff0:	3b01      	subs	r3, #1
 800bff2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bff4:	8bfb      	ldrh	r3, [r7, #30]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d1ea      	bne.n	800bfd0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	372c      	adds	r7, #44	; 0x2c
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	781b      	ldrb	r3, [r3, #0]
 800c01a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	785b      	ldrb	r3, [r3, #1]
 800c020:	2b01      	cmp	r3, #1
 800c022:	d12c      	bne.n	800c07e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	015a      	lsls	r2, r3, #5
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	4413      	add	r3, r2
 800c02c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	2b00      	cmp	r3, #0
 800c034:	db12      	blt.n	800c05c <USB_EPSetStall+0x54>
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d00f      	beq.n	800c05c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	015a      	lsls	r2, r3, #5
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	4413      	add	r3, r2
 800c044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	68ba      	ldr	r2, [r7, #8]
 800c04c:	0151      	lsls	r1, r2, #5
 800c04e:	68fa      	ldr	r2, [r7, #12]
 800c050:	440a      	add	r2, r1
 800c052:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c056:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c05a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	015a      	lsls	r2, r3, #5
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	4413      	add	r3, r2
 800c064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	0151      	lsls	r1, r2, #5
 800c06e:	68fa      	ldr	r2, [r7, #12]
 800c070:	440a      	add	r2, r1
 800c072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c076:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c07a:	6013      	str	r3, [r2, #0]
 800c07c:	e02b      	b.n	800c0d6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	015a      	lsls	r2, r3, #5
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	4413      	add	r3, r2
 800c086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	db12      	blt.n	800c0b6 <USB_EPSetStall+0xae>
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d00f      	beq.n	800c0b6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	015a      	lsls	r2, r3, #5
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	4413      	add	r3, r2
 800c09e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	0151      	lsls	r1, r2, #5
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	440a      	add	r2, r1
 800c0ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c0b4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	015a      	lsls	r2, r3, #5
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	4413      	add	r3, r2
 800c0be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	68ba      	ldr	r2, [r7, #8]
 800c0c6:	0151      	lsls	r1, r2, #5
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	440a      	add	r2, r1
 800c0cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c0d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c0d6:	2300      	movs	r3, #0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3714      	adds	r7, #20
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b085      	sub	sp, #20
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	785b      	ldrb	r3, [r3, #1]
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d128      	bne.n	800c152 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	015a      	lsls	r2, r3, #5
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	4413      	add	r3, r2
 800c108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	68ba      	ldr	r2, [r7, #8]
 800c110:	0151      	lsls	r1, r2, #5
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	440a      	add	r2, r1
 800c116:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c11a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c11e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	791b      	ldrb	r3, [r3, #4]
 800c124:	2b03      	cmp	r3, #3
 800c126:	d003      	beq.n	800c130 <USB_EPClearStall+0x4c>
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	791b      	ldrb	r3, [r3, #4]
 800c12c:	2b02      	cmp	r3, #2
 800c12e:	d138      	bne.n	800c1a2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	015a      	lsls	r2, r3, #5
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	4413      	add	r3, r2
 800c138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	68ba      	ldr	r2, [r7, #8]
 800c140:	0151      	lsls	r1, r2, #5
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	440a      	add	r2, r1
 800c146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c14a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c14e:	6013      	str	r3, [r2, #0]
 800c150:	e027      	b.n	800c1a2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	015a      	lsls	r2, r3, #5
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	4413      	add	r3, r2
 800c15a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	68ba      	ldr	r2, [r7, #8]
 800c162:	0151      	lsls	r1, r2, #5
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	440a      	add	r2, r1
 800c168:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c16c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c170:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	791b      	ldrb	r3, [r3, #4]
 800c176:	2b03      	cmp	r3, #3
 800c178:	d003      	beq.n	800c182 <USB_EPClearStall+0x9e>
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	791b      	ldrb	r3, [r3, #4]
 800c17e:	2b02      	cmp	r3, #2
 800c180:	d10f      	bne.n	800c1a2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	015a      	lsls	r2, r3, #5
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	4413      	add	r3, r2
 800c18a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	68ba      	ldr	r2, [r7, #8]
 800c192:	0151      	lsls	r1, r2, #5
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	440a      	add	r2, r1
 800c198:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c19c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1a0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c1a2:	2300      	movs	r3, #0
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3714      	adds	r7, #20
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr

0800c1b0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	68fa      	ldr	r2, [r7, #12]
 800c1ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c1ce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c1d2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	78fb      	ldrb	r3, [r7, #3]
 800c1de:	011b      	lsls	r3, r3, #4
 800c1e0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c1e4:	68f9      	ldr	r1, [r7, #12]
 800c1e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c1ee:	2300      	movs	r3, #0
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3714      	adds	r7, #20
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fa:	4770      	bx	lr

0800c1fc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b085      	sub	sp, #20
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c216:	f023 0303 	bic.w	r3, r3, #3
 800c21a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c22a:	f023 0302 	bic.w	r3, r3, #2
 800c22e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c230:	2300      	movs	r3, #0
}
 800c232:	4618      	mov	r0, r3
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr

0800c23e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c23e:	b480      	push	{r7}
 800c240:	b085      	sub	sp, #20
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c258:	f023 0303 	bic.w	r3, r3, #3
 800c25c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c264:	685b      	ldr	r3, [r3, #4]
 800c266:	68fa      	ldr	r2, [r7, #12]
 800c268:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c26c:	f043 0302 	orr.w	r3, r3, #2
 800c270:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c272:	2300      	movs	r3, #0
}
 800c274:	4618      	mov	r0, r3
 800c276:	3714      	adds	r7, #20
 800c278:	46bd      	mov	sp, r7
 800c27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27e:	4770      	bx	lr

0800c280 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c280:	b480      	push	{r7}
 800c282:	b085      	sub	sp, #20
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	695b      	ldr	r3, [r3, #20]
 800c28c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	699b      	ldr	r3, [r3, #24]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	4013      	ands	r3, r2
 800c296:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c298:	68fb      	ldr	r3, [r7, #12]
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3714      	adds	r7, #20
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b085      	sub	sp, #20
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2b8:	699b      	ldr	r3, [r3, #24]
 800c2ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2c2:	69db      	ldr	r3, [r3, #28]
 800c2c4:	68ba      	ldr	r2, [r7, #8]
 800c2c6:	4013      	ands	r3, r2
 800c2c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	0c1b      	lsrs	r3, r3, #16
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3714      	adds	r7, #20
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr

0800c2da <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2da:	b480      	push	{r7}
 800c2dc:	b085      	sub	sp, #20
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2ec:	699b      	ldr	r3, [r3, #24]
 800c2ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2f6:	69db      	ldr	r3, [r3, #28]
 800c2f8:	68ba      	ldr	r2, [r7, #8]
 800c2fa:	4013      	ands	r3, r2
 800c2fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	b29b      	uxth	r3, r3
}
 800c302:	4618      	mov	r0, r3
 800c304:	3714      	adds	r7, #20
 800c306:	46bd      	mov	sp, r7
 800c308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30c:	4770      	bx	lr

0800c30e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c30e:	b480      	push	{r7}
 800c310:	b085      	sub	sp, #20
 800c312:	af00      	add	r7, sp, #0
 800c314:	6078      	str	r0, [r7, #4]
 800c316:	460b      	mov	r3, r1
 800c318:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c31e:	78fb      	ldrb	r3, [r7, #3]
 800c320:	015a      	lsls	r2, r3, #5
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	4413      	add	r3, r2
 800c326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c334:	695b      	ldr	r3, [r3, #20]
 800c336:	68ba      	ldr	r2, [r7, #8]
 800c338:	4013      	ands	r3, r2
 800c33a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c33c:	68bb      	ldr	r3, [r7, #8]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3714      	adds	r7, #20
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr

0800c34a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b087      	sub	sp, #28
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
 800c352:	460b      	mov	r3, r1
 800c354:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c364:	697b      	ldr	r3, [r7, #20]
 800c366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c36a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c36c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c36e:	78fb      	ldrb	r3, [r7, #3]
 800c370:	f003 030f 	and.w	r3, r3, #15
 800c374:	68fa      	ldr	r2, [r7, #12]
 800c376:	fa22 f303 	lsr.w	r3, r2, r3
 800c37a:	01db      	lsls	r3, r3, #7
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	4313      	orrs	r3, r2
 800c382:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c384:	78fb      	ldrb	r3, [r7, #3]
 800c386:	015a      	lsls	r2, r3, #5
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	4413      	add	r3, r2
 800c38c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c390:	689b      	ldr	r3, [r3, #8]
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	4013      	ands	r3, r2
 800c396:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c398:	68bb      	ldr	r3, [r7, #8]
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	371c      	adds	r7, #28
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr

0800c3a6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c3a6:	b480      	push	{r7}
 800c3a8:	b083      	sub	sp, #12
 800c3aa:	af00      	add	r7, sp, #0
 800c3ac:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	695b      	ldr	r3, [r3, #20]
 800c3b2:	f003 0301 	and.w	r3, r3, #1
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	370c      	adds	r7, #12
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr

0800c3c2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c3c2:	b480      	push	{r7}
 800c3c4:	b085      	sub	sp, #20
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c3e0:	f023 0307 	bic.w	r3, r3, #7
 800c3e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3ec:	685b      	ldr	r3, [r3, #4]
 800c3ee:	68fa      	ldr	r2, [r7, #12]
 800c3f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3fa:	2300      	movs	r3, #0
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	3714      	adds	r7, #20
 800c400:	46bd      	mov	sp, r7
 800c402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c406:	4770      	bx	lr

0800c408 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c408:	b480      	push	{r7}
 800c40a:	b087      	sub	sp, #28
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	60f8      	str	r0, [r7, #12]
 800c410:	460b      	mov	r3, r1
 800c412:	607a      	str	r2, [r7, #4]
 800c414:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	333c      	adds	r3, #60	; 0x3c
 800c41e:	3304      	adds	r3, #4
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	4a26      	ldr	r2, [pc, #152]	; (800c4c0 <USB_EP0_OutStart+0xb8>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d90a      	bls.n	800c442 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c42c:	697b      	ldr	r3, [r7, #20]
 800c42e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c438:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c43c:	d101      	bne.n	800c442 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c43e:	2300      	movs	r3, #0
 800c440:	e037      	b.n	800c4b2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c442:	697b      	ldr	r3, [r7, #20]
 800c444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c448:	461a      	mov	r2, r3
 800c44a:	2300      	movs	r3, #0
 800c44c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c454:	691b      	ldr	r3, [r3, #16]
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c45c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c460:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c468:	691b      	ldr	r3, [r3, #16]
 800c46a:	697a      	ldr	r2, [r7, #20]
 800c46c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c470:	f043 0318 	orr.w	r3, r3, #24
 800c474:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c47c:	691b      	ldr	r3, [r3, #16]
 800c47e:	697a      	ldr	r2, [r7, #20]
 800c480:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c484:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c488:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c48a:	7afb      	ldrb	r3, [r7, #11]
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d10f      	bne.n	800c4b0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c496:	461a      	mov	r2, r3
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4aa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c4ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4b0:	2300      	movs	r3, #0
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	371c      	adds	r7, #28
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	4f54300a 	.word	0x4f54300a

0800c4c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b085      	sub	sp, #20
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	4a13      	ldr	r2, [pc, #76]	; (800c528 <USB_CoreReset+0x64>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d901      	bls.n	800c4e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c4de:	2303      	movs	r3, #3
 800c4e0:	e01b      	b.n	800c51a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	691b      	ldr	r3, [r3, #16]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	daf2      	bge.n	800c4d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	691b      	ldr	r3, [r3, #16]
 800c4f2:	f043 0201 	orr.w	r2, r3, #1
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	4a09      	ldr	r2, [pc, #36]	; (800c528 <USB_CoreReset+0x64>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d901      	bls.n	800c50c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c508:	2303      	movs	r3, #3
 800c50a:	e006      	b.n	800c51a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	691b      	ldr	r3, [r3, #16]
 800c510:	f003 0301 	and.w	r3, r3, #1
 800c514:	2b01      	cmp	r3, #1
 800c516:	d0f0      	beq.n	800c4fa <USB_CoreReset+0x36>

  return HAL_OK;
 800c518:	2300      	movs	r3, #0
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3714      	adds	r7, #20
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr
 800c526:	bf00      	nop
 800c528:	00030d40 	.word	0x00030d40

0800c52c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
 800c534:	460b      	mov	r3, r1
 800c536:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c538:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c53c:	f002 fc94 	bl	800ee68 <USBD_static_malloc>
 800c540:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d109      	bne.n	800c55c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	32b0      	adds	r2, #176	; 0xb0
 800c552:	2100      	movs	r1, #0
 800c554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c558:	2302      	movs	r3, #2
 800c55a:	e0d4      	b.n	800c706 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c55c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c560:	2100      	movs	r1, #0
 800c562:	68f8      	ldr	r0, [r7, #12]
 800c564:	f003 fcce 	bl	800ff04 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	32b0      	adds	r2, #176	; 0xb0
 800c572:	68f9      	ldr	r1, [r7, #12]
 800c574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	32b0      	adds	r2, #176	; 0xb0
 800c582:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	7c1b      	ldrb	r3, [r3, #16]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d138      	bne.n	800c606 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c594:	4b5e      	ldr	r3, [pc, #376]	; (800c710 <USBD_CDC_Init+0x1e4>)
 800c596:	7819      	ldrb	r1, [r3, #0]
 800c598:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c59c:	2202      	movs	r2, #2
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f002 fb3f 	bl	800ec22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c5a4:	4b5a      	ldr	r3, [pc, #360]	; (800c710 <USBD_CDC_Init+0x1e4>)
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	f003 020f 	and.w	r2, r3, #15
 800c5ac:	6879      	ldr	r1, [r7, #4]
 800c5ae:	4613      	mov	r3, r2
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	4413      	add	r3, r2
 800c5b4:	009b      	lsls	r3, r3, #2
 800c5b6:	440b      	add	r3, r1
 800c5b8:	3324      	adds	r3, #36	; 0x24
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c5be:	4b55      	ldr	r3, [pc, #340]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c5c0:	7819      	ldrb	r1, [r3, #0]
 800c5c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c5c6:	2202      	movs	r2, #2
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f002 fb2a 	bl	800ec22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c5ce:	4b51      	ldr	r3, [pc, #324]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c5d0:	781b      	ldrb	r3, [r3, #0]
 800c5d2:	f003 020f 	and.w	r2, r3, #15
 800c5d6:	6879      	ldr	r1, [r7, #4]
 800c5d8:	4613      	mov	r3, r2
 800c5da:	009b      	lsls	r3, r3, #2
 800c5dc:	4413      	add	r3, r2
 800c5de:	009b      	lsls	r3, r3, #2
 800c5e0:	440b      	add	r3, r1
 800c5e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c5ea:	4b4b      	ldr	r3, [pc, #300]	; (800c718 <USBD_CDC_Init+0x1ec>)
 800c5ec:	781b      	ldrb	r3, [r3, #0]
 800c5ee:	f003 020f 	and.w	r2, r3, #15
 800c5f2:	6879      	ldr	r1, [r7, #4]
 800c5f4:	4613      	mov	r3, r2
 800c5f6:	009b      	lsls	r3, r3, #2
 800c5f8:	4413      	add	r3, r2
 800c5fa:	009b      	lsls	r3, r3, #2
 800c5fc:	440b      	add	r3, r1
 800c5fe:	3326      	adds	r3, #38	; 0x26
 800c600:	2210      	movs	r2, #16
 800c602:	801a      	strh	r2, [r3, #0]
 800c604:	e035      	b.n	800c672 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c606:	4b42      	ldr	r3, [pc, #264]	; (800c710 <USBD_CDC_Init+0x1e4>)
 800c608:	7819      	ldrb	r1, [r3, #0]
 800c60a:	2340      	movs	r3, #64	; 0x40
 800c60c:	2202      	movs	r2, #2
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f002 fb07 	bl	800ec22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c614:	4b3e      	ldr	r3, [pc, #248]	; (800c710 <USBD_CDC_Init+0x1e4>)
 800c616:	781b      	ldrb	r3, [r3, #0]
 800c618:	f003 020f 	and.w	r2, r3, #15
 800c61c:	6879      	ldr	r1, [r7, #4]
 800c61e:	4613      	mov	r3, r2
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	4413      	add	r3, r2
 800c624:	009b      	lsls	r3, r3, #2
 800c626:	440b      	add	r3, r1
 800c628:	3324      	adds	r3, #36	; 0x24
 800c62a:	2201      	movs	r2, #1
 800c62c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c62e:	4b39      	ldr	r3, [pc, #228]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c630:	7819      	ldrb	r1, [r3, #0]
 800c632:	2340      	movs	r3, #64	; 0x40
 800c634:	2202      	movs	r2, #2
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f002 faf3 	bl	800ec22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c63c:	4b35      	ldr	r3, [pc, #212]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	f003 020f 	and.w	r2, r3, #15
 800c644:	6879      	ldr	r1, [r7, #4]
 800c646:	4613      	mov	r3, r2
 800c648:	009b      	lsls	r3, r3, #2
 800c64a:	4413      	add	r3, r2
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	440b      	add	r3, r1
 800c650:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c654:	2201      	movs	r2, #1
 800c656:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c658:	4b2f      	ldr	r3, [pc, #188]	; (800c718 <USBD_CDC_Init+0x1ec>)
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	f003 020f 	and.w	r2, r3, #15
 800c660:	6879      	ldr	r1, [r7, #4]
 800c662:	4613      	mov	r3, r2
 800c664:	009b      	lsls	r3, r3, #2
 800c666:	4413      	add	r3, r2
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	440b      	add	r3, r1
 800c66c:	3326      	adds	r3, #38	; 0x26
 800c66e:	2210      	movs	r2, #16
 800c670:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c672:	4b29      	ldr	r3, [pc, #164]	; (800c718 <USBD_CDC_Init+0x1ec>)
 800c674:	7819      	ldrb	r1, [r3, #0]
 800c676:	2308      	movs	r3, #8
 800c678:	2203      	movs	r2, #3
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f002 fad1 	bl	800ec22 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c680:	4b25      	ldr	r3, [pc, #148]	; (800c718 <USBD_CDC_Init+0x1ec>)
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	f003 020f 	and.w	r2, r3, #15
 800c688:	6879      	ldr	r1, [r7, #4]
 800c68a:	4613      	mov	r3, r2
 800c68c:	009b      	lsls	r3, r3, #2
 800c68e:	4413      	add	r3, r2
 800c690:	009b      	lsls	r3, r3, #2
 800c692:	440b      	add	r3, r1
 800c694:	3324      	adds	r3, #36	; 0x24
 800c696:	2201      	movs	r2, #1
 800c698:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c6a8:	687a      	ldr	r2, [r7, #4]
 800c6aa:	33b0      	adds	r3, #176	; 0xb0
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4413      	add	r3, r2
 800c6b0:	685b      	ldr	r3, [r3, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d101      	bne.n	800c6d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c6d0:	2302      	movs	r3, #2
 800c6d2:	e018      	b.n	800c706 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	7c1b      	ldrb	r3, [r3, #16]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d10a      	bne.n	800c6f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c6dc:	4b0d      	ldr	r3, [pc, #52]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c6de:	7819      	ldrb	r1, [r3, #0]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c6e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f002 fb88 	bl	800ee00 <USBD_LL_PrepareReceive>
 800c6f0:	e008      	b.n	800c704 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c6f2:	4b08      	ldr	r3, [pc, #32]	; (800c714 <USBD_CDC_Init+0x1e8>)
 800c6f4:	7819      	ldrb	r1, [r3, #0]
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c6fc:	2340      	movs	r3, #64	; 0x40
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f002 fb7e 	bl	800ee00 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c704:	2300      	movs	r3, #0
}
 800c706:	4618      	mov	r0, r3
 800c708:	3710      	adds	r7, #16
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	2000009b 	.word	0x2000009b
 800c714:	2000009c 	.word	0x2000009c
 800c718:	2000009d 	.word	0x2000009d

0800c71c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	460b      	mov	r3, r1
 800c726:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c728:	4b3a      	ldr	r3, [pc, #232]	; (800c814 <USBD_CDC_DeInit+0xf8>)
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	4619      	mov	r1, r3
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f002 fa9d 	bl	800ec6e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c734:	4b37      	ldr	r3, [pc, #220]	; (800c814 <USBD_CDC_DeInit+0xf8>)
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	f003 020f 	and.w	r2, r3, #15
 800c73c:	6879      	ldr	r1, [r7, #4]
 800c73e:	4613      	mov	r3, r2
 800c740:	009b      	lsls	r3, r3, #2
 800c742:	4413      	add	r3, r2
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	440b      	add	r3, r1
 800c748:	3324      	adds	r3, #36	; 0x24
 800c74a:	2200      	movs	r2, #0
 800c74c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c74e:	4b32      	ldr	r3, [pc, #200]	; (800c818 <USBD_CDC_DeInit+0xfc>)
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	4619      	mov	r1, r3
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f002 fa8a 	bl	800ec6e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c75a:	4b2f      	ldr	r3, [pc, #188]	; (800c818 <USBD_CDC_DeInit+0xfc>)
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	f003 020f 	and.w	r2, r3, #15
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	4613      	mov	r3, r2
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	4413      	add	r3, r2
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	440b      	add	r3, r1
 800c76e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c772:	2200      	movs	r2, #0
 800c774:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c776:	4b29      	ldr	r3, [pc, #164]	; (800c81c <USBD_CDC_DeInit+0x100>)
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	4619      	mov	r1, r3
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f002 fa76 	bl	800ec6e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c782:	4b26      	ldr	r3, [pc, #152]	; (800c81c <USBD_CDC_DeInit+0x100>)
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	f003 020f 	and.w	r2, r3, #15
 800c78a:	6879      	ldr	r1, [r7, #4]
 800c78c:	4613      	mov	r3, r2
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	4413      	add	r3, r2
 800c792:	009b      	lsls	r3, r3, #2
 800c794:	440b      	add	r3, r1
 800c796:	3324      	adds	r3, #36	; 0x24
 800c798:	2200      	movs	r2, #0
 800c79a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c79c:	4b1f      	ldr	r3, [pc, #124]	; (800c81c <USBD_CDC_DeInit+0x100>)
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	f003 020f 	and.w	r2, r3, #15
 800c7a4:	6879      	ldr	r1, [r7, #4]
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	009b      	lsls	r3, r3, #2
 800c7aa:	4413      	add	r3, r2
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	440b      	add	r3, r1
 800c7b0:	3326      	adds	r3, #38	; 0x26
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	32b0      	adds	r2, #176	; 0xb0
 800c7c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d01f      	beq.n	800c808 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c7ce:	687a      	ldr	r2, [r7, #4]
 800c7d0:	33b0      	adds	r3, #176	; 0xb0
 800c7d2:	009b      	lsls	r3, r3, #2
 800c7d4:	4413      	add	r3, r2
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	685b      	ldr	r3, [r3, #4]
 800c7da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	32b0      	adds	r2, #176	; 0xb0
 800c7e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f002 fb4a 	bl	800ee84 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	32b0      	adds	r2, #176	; 0xb0
 800c7fa:	2100      	movs	r1, #0
 800c7fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c808:	2300      	movs	r3, #0
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3708      	adds	r7, #8
 800c80e:	46bd      	mov	sp, r7
 800c810:	bd80      	pop	{r7, pc}
 800c812:	bf00      	nop
 800c814:	2000009b 	.word	0x2000009b
 800c818:	2000009c 	.word	0x2000009c
 800c81c:	2000009d 	.word	0x2000009d

0800c820 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b086      	sub	sp, #24
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	32b0      	adds	r2, #176	; 0xb0
 800c834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c838:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c83a:	2300      	movs	r3, #0
 800c83c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c83e:	2300      	movs	r3, #0
 800c840:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c842:	2300      	movs	r3, #0
 800c844:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d101      	bne.n	800c850 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c84c:	2303      	movs	r3, #3
 800c84e:	e0bf      	b.n	800c9d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d050      	beq.n	800c8fe <USBD_CDC_Setup+0xde>
 800c85c:	2b20      	cmp	r3, #32
 800c85e:	f040 80af 	bne.w	800c9c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	88db      	ldrh	r3, [r3, #6]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d03a      	beq.n	800c8e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	b25b      	sxtb	r3, r3
 800c870:	2b00      	cmp	r3, #0
 800c872:	da1b      	bge.n	800c8ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	33b0      	adds	r3, #176	; 0xb0
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	4413      	add	r3, r2
 800c882:	685b      	ldr	r3, [r3, #4]
 800c884:	689b      	ldr	r3, [r3, #8]
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c88a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c88c:	683a      	ldr	r2, [r7, #0]
 800c88e:	88d2      	ldrh	r2, [r2, #6]
 800c890:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	88db      	ldrh	r3, [r3, #6]
 800c896:	2b07      	cmp	r3, #7
 800c898:	bf28      	it	cs
 800c89a:	2307      	movcs	r3, #7
 800c89c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	89fa      	ldrh	r2, [r7, #14]
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f001 fd89 	bl	800e3bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c8aa:	e090      	b.n	800c9ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	785a      	ldrb	r2, [r3, #1]
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	88db      	ldrh	r3, [r3, #6]
 800c8ba:	2b3f      	cmp	r3, #63	; 0x3f
 800c8bc:	d803      	bhi.n	800c8c6 <USBD_CDC_Setup+0xa6>
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	88db      	ldrh	r3, [r3, #6]
 800c8c2:	b2da      	uxtb	r2, r3
 800c8c4:	e000      	b.n	800c8c8 <USBD_CDC_Setup+0xa8>
 800c8c6:	2240      	movs	r2, #64	; 0x40
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c8ce:	6939      	ldr	r1, [r7, #16]
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	f001 fd9b 	bl	800e414 <USBD_CtlPrepareRx>
      break;
 800c8de:	e076      	b.n	800c9ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c8e6:	687a      	ldr	r2, [r7, #4]
 800c8e8:	33b0      	adds	r3, #176	; 0xb0
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	4413      	add	r3, r2
 800c8ee:	685b      	ldr	r3, [r3, #4]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	683a      	ldr	r2, [r7, #0]
 800c8f4:	7850      	ldrb	r0, [r2, #1]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	6839      	ldr	r1, [r7, #0]
 800c8fa:	4798      	blx	r3
      break;
 800c8fc:	e067      	b.n	800c9ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	785b      	ldrb	r3, [r3, #1]
 800c902:	2b0b      	cmp	r3, #11
 800c904:	d851      	bhi.n	800c9aa <USBD_CDC_Setup+0x18a>
 800c906:	a201      	add	r2, pc, #4	; (adr r2, 800c90c <USBD_CDC_Setup+0xec>)
 800c908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c90c:	0800c93d 	.word	0x0800c93d
 800c910:	0800c9b9 	.word	0x0800c9b9
 800c914:	0800c9ab 	.word	0x0800c9ab
 800c918:	0800c9ab 	.word	0x0800c9ab
 800c91c:	0800c9ab 	.word	0x0800c9ab
 800c920:	0800c9ab 	.word	0x0800c9ab
 800c924:	0800c9ab 	.word	0x0800c9ab
 800c928:	0800c9ab 	.word	0x0800c9ab
 800c92c:	0800c9ab 	.word	0x0800c9ab
 800c930:	0800c9ab 	.word	0x0800c9ab
 800c934:	0800c967 	.word	0x0800c967
 800c938:	0800c991 	.word	0x0800c991
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c942:	b2db      	uxtb	r3, r3
 800c944:	2b03      	cmp	r3, #3
 800c946:	d107      	bne.n	800c958 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c948:	f107 030a 	add.w	r3, r7, #10
 800c94c:	2202      	movs	r2, #2
 800c94e:	4619      	mov	r1, r3
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f001 fd33 	bl	800e3bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c956:	e032      	b.n	800c9be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c958:	6839      	ldr	r1, [r7, #0]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f001 fcbd 	bl	800e2da <USBD_CtlError>
            ret = USBD_FAIL;
 800c960:	2303      	movs	r3, #3
 800c962:	75fb      	strb	r3, [r7, #23]
          break;
 800c964:	e02b      	b.n	800c9be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	2b03      	cmp	r3, #3
 800c970:	d107      	bne.n	800c982 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c972:	f107 030d 	add.w	r3, r7, #13
 800c976:	2201      	movs	r2, #1
 800c978:	4619      	mov	r1, r3
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f001 fd1e 	bl	800e3bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c980:	e01d      	b.n	800c9be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c982:	6839      	ldr	r1, [r7, #0]
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f001 fca8 	bl	800e2da <USBD_CtlError>
            ret = USBD_FAIL;
 800c98a:	2303      	movs	r3, #3
 800c98c:	75fb      	strb	r3, [r7, #23]
          break;
 800c98e:	e016      	b.n	800c9be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c996:	b2db      	uxtb	r3, r3
 800c998:	2b03      	cmp	r3, #3
 800c99a:	d00f      	beq.n	800c9bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c99c:	6839      	ldr	r1, [r7, #0]
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f001 fc9b 	bl	800e2da <USBD_CtlError>
            ret = USBD_FAIL;
 800c9a4:	2303      	movs	r3, #3
 800c9a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c9a8:	e008      	b.n	800c9bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c9aa:	6839      	ldr	r1, [r7, #0]
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f001 fc94 	bl	800e2da <USBD_CtlError>
          ret = USBD_FAIL;
 800c9b2:	2303      	movs	r3, #3
 800c9b4:	75fb      	strb	r3, [r7, #23]
          break;
 800c9b6:	e002      	b.n	800c9be <USBD_CDC_Setup+0x19e>
          break;
 800c9b8:	bf00      	nop
 800c9ba:	e008      	b.n	800c9ce <USBD_CDC_Setup+0x1ae>
          break;
 800c9bc:	bf00      	nop
      }
      break;
 800c9be:	e006      	b.n	800c9ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c9c0:	6839      	ldr	r1, [r7, #0]
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f001 fc89 	bl	800e2da <USBD_CtlError>
      ret = USBD_FAIL;
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	75fb      	strb	r3, [r7, #23]
      break;
 800c9cc:	bf00      	nop
  }

  return (uint8_t)ret;
 800c9ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3718      	adds	r7, #24
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b084      	sub	sp, #16
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	460b      	mov	r3, r1
 800c9e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c9ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	32b0      	adds	r2, #176	; 0xb0
 800c9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d101      	bne.n	800ca02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c9fe:	2303      	movs	r3, #3
 800ca00:	e065      	b.n	800cace <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	32b0      	adds	r2, #176	; 0xb0
 800ca0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ca12:	78fb      	ldrb	r3, [r7, #3]
 800ca14:	f003 020f 	and.w	r2, r3, #15
 800ca18:	6879      	ldr	r1, [r7, #4]
 800ca1a:	4613      	mov	r3, r2
 800ca1c:	009b      	lsls	r3, r3, #2
 800ca1e:	4413      	add	r3, r2
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	440b      	add	r3, r1
 800ca24:	3318      	adds	r3, #24
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d02f      	beq.n	800ca8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ca2c:	78fb      	ldrb	r3, [r7, #3]
 800ca2e:	f003 020f 	and.w	r2, r3, #15
 800ca32:	6879      	ldr	r1, [r7, #4]
 800ca34:	4613      	mov	r3, r2
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	4413      	add	r3, r2
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	440b      	add	r3, r1
 800ca3e:	3318      	adds	r3, #24
 800ca40:	681a      	ldr	r2, [r3, #0]
 800ca42:	78fb      	ldrb	r3, [r7, #3]
 800ca44:	f003 010f 	and.w	r1, r3, #15
 800ca48:	68f8      	ldr	r0, [r7, #12]
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	00db      	lsls	r3, r3, #3
 800ca4e:	440b      	add	r3, r1
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	4403      	add	r3, r0
 800ca54:	3348      	adds	r3, #72	; 0x48
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	fbb2 f1f3 	udiv	r1, r2, r3
 800ca5c:	fb01 f303 	mul.w	r3, r1, r3
 800ca60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d112      	bne.n	800ca8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ca66:	78fb      	ldrb	r3, [r7, #3]
 800ca68:	f003 020f 	and.w	r2, r3, #15
 800ca6c:	6879      	ldr	r1, [r7, #4]
 800ca6e:	4613      	mov	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	4413      	add	r3, r2
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	440b      	add	r3, r1
 800ca78:	3318      	adds	r3, #24
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ca7e:	78f9      	ldrb	r1, [r7, #3]
 800ca80:	2300      	movs	r3, #0
 800ca82:	2200      	movs	r2, #0
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f002 f99a 	bl	800edbe <USBD_LL_Transmit>
 800ca8a:	e01f      	b.n	800cacc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	33b0      	adds	r3, #176	; 0xb0
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4413      	add	r3, r2
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	691b      	ldr	r3, [r3, #16]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d010      	beq.n	800cacc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	33b0      	adds	r3, #176	; 0xb0
 800cab4:	009b      	lsls	r3, r3, #2
 800cab6:	4413      	add	r3, r2
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	691b      	ldr	r3, [r3, #16]
 800cabc:	68ba      	ldr	r2, [r7, #8]
 800cabe:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800cac2:	68ba      	ldr	r2, [r7, #8]
 800cac4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800cac8:	78fa      	ldrb	r2, [r7, #3]
 800caca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3710      	adds	r7, #16
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b084      	sub	sp, #16
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
 800cade:	460b      	mov	r3, r1
 800cae0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	32b0      	adds	r2, #176	; 0xb0
 800caec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caf0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	32b0      	adds	r2, #176	; 0xb0
 800cafc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800cb04:	2303      	movs	r3, #3
 800cb06:	e01a      	b.n	800cb3e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cb08:	78fb      	ldrb	r3, [r7, #3]
 800cb0a:	4619      	mov	r1, r3
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f002 f998 	bl	800ee42 <USBD_LL_GetRxDataSize>
 800cb12:	4602      	mov	r2, r0
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cb20:	687a      	ldr	r2, [r7, #4]
 800cb22:	33b0      	adds	r3, #176	; 0xb0
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	4413      	add	r3, r2
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	68db      	ldr	r3, [r3, #12]
 800cb2c:	68fa      	ldr	r2, [r7, #12]
 800cb2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800cb38:	4611      	mov	r1, r2
 800cb3a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cb3c:	2300      	movs	r3, #0
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}

0800cb46 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cb46:	b580      	push	{r7, lr}
 800cb48:	b084      	sub	sp, #16
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	32b0      	adds	r2, #176	; 0xb0
 800cb58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d101      	bne.n	800cb68 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cb64:	2303      	movs	r3, #3
 800cb66:	e025      	b.n	800cbb4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cb6e:	687a      	ldr	r2, [r7, #4]
 800cb70:	33b0      	adds	r3, #176	; 0xb0
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	4413      	add	r3, r2
 800cb76:	685b      	ldr	r3, [r3, #4]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d01a      	beq.n	800cbb2 <USBD_CDC_EP0_RxReady+0x6c>
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800cb82:	2bff      	cmp	r3, #255	; 0xff
 800cb84:	d015      	beq.n	800cbb2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	33b0      	adds	r3, #176	; 0xb0
 800cb90:	009b      	lsls	r3, r3, #2
 800cb92:	4413      	add	r3, r2
 800cb94:	685b      	ldr	r3, [r3, #4]
 800cb96:	689b      	ldr	r3, [r3, #8]
 800cb98:	68fa      	ldr	r2, [r7, #12]
 800cb9a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800cb9e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800cba0:	68fa      	ldr	r2, [r7, #12]
 800cba2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cba6:	b292      	uxth	r2, r2
 800cba8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	22ff      	movs	r2, #255	; 0xff
 800cbae:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800cbb2:	2300      	movs	r3, #0
}
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	3710      	adds	r7, #16
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bd80      	pop	{r7, pc}

0800cbbc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b086      	sub	sp, #24
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cbc4:	2182      	movs	r1, #130	; 0x82
 800cbc6:	4818      	ldr	r0, [pc, #96]	; (800cc28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cbc8:	f000 fd4f 	bl	800d66a <USBD_GetEpDesc>
 800cbcc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cbce:	2101      	movs	r1, #1
 800cbd0:	4815      	ldr	r0, [pc, #84]	; (800cc28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cbd2:	f000 fd4a 	bl	800d66a <USBD_GetEpDesc>
 800cbd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cbd8:	2181      	movs	r1, #129	; 0x81
 800cbda:	4813      	ldr	r0, [pc, #76]	; (800cc28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cbdc:	f000 fd45 	bl	800d66a <USBD_GetEpDesc>
 800cbe0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d002      	beq.n	800cbee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800cbe8:	697b      	ldr	r3, [r7, #20]
 800cbea:	2210      	movs	r2, #16
 800cbec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d006      	beq.n	800cc02 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cbfc:	711a      	strb	r2, [r3, #4]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d006      	beq.n	800cc16 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc10:	711a      	strb	r2, [r3, #4]
 800cc12:	2200      	movs	r2, #0
 800cc14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2243      	movs	r2, #67	; 0x43
 800cc1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cc1c:	4b02      	ldr	r3, [pc, #8]	; (800cc28 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3718      	adds	r7, #24
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	bf00      	nop
 800cc28:	20000058 	.word	0x20000058

0800cc2c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b086      	sub	sp, #24
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cc34:	2182      	movs	r1, #130	; 0x82
 800cc36:	4818      	ldr	r0, [pc, #96]	; (800cc98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cc38:	f000 fd17 	bl	800d66a <USBD_GetEpDesc>
 800cc3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cc3e:	2101      	movs	r1, #1
 800cc40:	4815      	ldr	r0, [pc, #84]	; (800cc98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cc42:	f000 fd12 	bl	800d66a <USBD_GetEpDesc>
 800cc46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cc48:	2181      	movs	r1, #129	; 0x81
 800cc4a:	4813      	ldr	r0, [pc, #76]	; (800cc98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cc4c:	f000 fd0d 	bl	800d66a <USBD_GetEpDesc>
 800cc50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d002      	beq.n	800cc5e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	2210      	movs	r2, #16
 800cc5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d006      	beq.n	800cc72 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	2200      	movs	r2, #0
 800cc68:	711a      	strb	r2, [r3, #4]
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f042 0202 	orr.w	r2, r2, #2
 800cc70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d006      	beq.n	800cc86 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	711a      	strb	r2, [r3, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	f042 0202 	orr.w	r2, r2, #2
 800cc84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2243      	movs	r2, #67	; 0x43
 800cc8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cc8c:	4b02      	ldr	r3, [pc, #8]	; (800cc98 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3718      	adds	r7, #24
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop
 800cc98:	20000058 	.word	0x20000058

0800cc9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b086      	sub	sp, #24
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cca4:	2182      	movs	r1, #130	; 0x82
 800cca6:	4818      	ldr	r0, [pc, #96]	; (800cd08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cca8:	f000 fcdf 	bl	800d66a <USBD_GetEpDesc>
 800ccac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ccae:	2101      	movs	r1, #1
 800ccb0:	4815      	ldr	r0, [pc, #84]	; (800cd08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ccb2:	f000 fcda 	bl	800d66a <USBD_GetEpDesc>
 800ccb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ccb8:	2181      	movs	r1, #129	; 0x81
 800ccba:	4813      	ldr	r0, [pc, #76]	; (800cd08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ccbc:	f000 fcd5 	bl	800d66a <USBD_GetEpDesc>
 800ccc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d002      	beq.n	800ccce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	2210      	movs	r2, #16
 800cccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d006      	beq.n	800cce2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ccdc:	711a      	strb	r2, [r3, #4]
 800ccde:	2200      	movs	r2, #0
 800cce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d006      	beq.n	800ccf6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	2200      	movs	r2, #0
 800ccec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ccf0:	711a      	strb	r2, [r3, #4]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2243      	movs	r2, #67	; 0x43
 800ccfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ccfc:	4b02      	ldr	r3, [pc, #8]	; (800cd08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ccfe:	4618      	mov	r0, r3
 800cd00:	3718      	adds	r7, #24
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}
 800cd06:	bf00      	nop
 800cd08:	20000058 	.word	0x20000058

0800cd0c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b083      	sub	sp, #12
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	220a      	movs	r2, #10
 800cd18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cd1a:	4b03      	ldr	r3, [pc, #12]	; (800cd28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	370c      	adds	r7, #12
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	20000014 	.word	0x20000014

0800cd2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b083      	sub	sp, #12
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
 800cd34:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d101      	bne.n	800cd40 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e009      	b.n	800cd54 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cd46:	687a      	ldr	r2, [r7, #4]
 800cd48:	33b0      	adds	r3, #176	; 0xb0
 800cd4a:	009b      	lsls	r3, r3, #2
 800cd4c:	4413      	add	r3, r2
 800cd4e:	683a      	ldr	r2, [r7, #0]
 800cd50:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800cd52:	2300      	movs	r3, #0
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	370c      	adds	r7, #12
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b087      	sub	sp, #28
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	32b0      	adds	r2, #176	; 0xb0
 800cd76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd7a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d101      	bne.n	800cd86 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cd82:	2303      	movs	r3, #3
 800cd84:	e008      	b.n	800cd98 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	68ba      	ldr	r2, [r7, #8]
 800cd8a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	687a      	ldr	r2, [r7, #4]
 800cd92:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800cd96:	2300      	movs	r3, #0
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	371c      	adds	r7, #28
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr

0800cda4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cda4:	b480      	push	{r7}
 800cda6:	b085      	sub	sp, #20
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	32b0      	adds	r2, #176	; 0xb0
 800cdb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdbc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d101      	bne.n	800cdc8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800cdc4:	2303      	movs	r3, #3
 800cdc6:	e004      	b.n	800cdd2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	683a      	ldr	r2, [r7, #0]
 800cdcc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800cdd0:	2300      	movs	r3, #0
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3714      	adds	r7, #20
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr
	...

0800cde0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b084      	sub	sp, #16
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	32b0      	adds	r2, #176	; 0xb0
 800cdf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdf6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	32b0      	adds	r2, #176	; 0xb0
 800ce06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d101      	bne.n	800ce12 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ce0e:	2303      	movs	r3, #3
 800ce10:	e025      	b.n	800ce5e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d11f      	bne.n	800ce5c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ce24:	4b10      	ldr	r3, [pc, #64]	; (800ce68 <USBD_CDC_TransmitPacket+0x88>)
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	f003 020f 	and.w	r2, r3, #15
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	4613      	mov	r3, r2
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4413      	add	r3, r2
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	4403      	add	r3, r0
 800ce3e:	3318      	adds	r3, #24
 800ce40:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ce42:	4b09      	ldr	r3, [pc, #36]	; (800ce68 <USBD_CDC_TransmitPacket+0x88>)
 800ce44:	7819      	ldrb	r1, [r3, #0]
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f001 ffb3 	bl	800edbe <USBD_LL_Transmit>

    ret = USBD_OK;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ce5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3710      	adds	r7, #16
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
 800ce66:	bf00      	nop
 800ce68:	2000009b 	.word	0x2000009b

0800ce6c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b084      	sub	sp, #16
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	32b0      	adds	r2, #176	; 0xb0
 800ce7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce82:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	32b0      	adds	r2, #176	; 0xb0
 800ce8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d101      	bne.n	800ce9a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ce96:	2303      	movs	r3, #3
 800ce98:	e018      	b.n	800cecc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	7c1b      	ldrb	r3, [r3, #16]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d10a      	bne.n	800ceb8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cea2:	4b0c      	ldr	r3, [pc, #48]	; (800ced4 <USBD_CDC_ReceivePacket+0x68>)
 800cea4:	7819      	ldrb	r1, [r3, #0]
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ceac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f001 ffa5 	bl	800ee00 <USBD_LL_PrepareReceive>
 800ceb6:	e008      	b.n	800ceca <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ceb8:	4b06      	ldr	r3, [pc, #24]	; (800ced4 <USBD_CDC_ReceivePacket+0x68>)
 800ceba:	7819      	ldrb	r1, [r3, #0]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cec2:	2340      	movs	r3, #64	; 0x40
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f001 ff9b 	bl	800ee00 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3710      	adds	r7, #16
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	2000009c 	.word	0x2000009c

0800ced8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b086      	sub	sp, #24
 800cedc:	af00      	add	r7, sp, #0
 800cede:	60f8      	str	r0, [r7, #12]
 800cee0:	60b9      	str	r1, [r7, #8]
 800cee2:	4613      	mov	r3, r2
 800cee4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d101      	bne.n	800cef0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ceec:	2303      	movs	r3, #3
 800ceee:	e01f      	b.n	800cf30 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	2200      	movs	r2, #0
 800cef4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2200      	movs	r2, #0
 800cefc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	2200      	movs	r2, #0
 800cf04:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d003      	beq.n	800cf16 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2201      	movs	r2, #1
 800cf1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	79fa      	ldrb	r2, [r7, #7]
 800cf22:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cf24:	68f8      	ldr	r0, [r7, #12]
 800cf26:	f001 fe15 	bl	800eb54 <USBD_LL_Init>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cf2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3718      	adds	r7, #24
 800cf34:	46bd      	mov	sp, r7
 800cf36:	bd80      	pop	{r7, pc}

0800cf38 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
 800cf40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cf42:	2300      	movs	r3, #0
 800cf44:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d101      	bne.n	800cf50 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cf4c:	2303      	movs	r3, #3
 800cf4e:	e025      	b.n	800cf9c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	683a      	ldr	r2, [r7, #0]
 800cf54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	32ae      	adds	r2, #174	; 0xae
 800cf62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d00f      	beq.n	800cf8c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	32ae      	adds	r2, #174	; 0xae
 800cf76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf7c:	f107 020e 	add.w	r2, r7, #14
 800cf80:	4610      	mov	r0, r2
 800cf82:	4798      	blx	r3
 800cf84:	4602      	mov	r2, r0
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800cf92:	1c5a      	adds	r2, r3, #1
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800cf9a:	2300      	movs	r3, #0
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	3710      	adds	r7, #16
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd80      	pop	{r7, pc}

0800cfa4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b082      	sub	sp, #8
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f001 fe1d 	bl	800ebec <USBD_LL_Start>
 800cfb2:	4603      	mov	r3, r0
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3708      	adds	r7, #8
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cfc4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	370c      	adds	r7, #12
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr

0800cfd2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cfd2:	b580      	push	{r7, lr}
 800cfd4:	b084      	sub	sp, #16
 800cfd6:	af00      	add	r7, sp, #0
 800cfd8:	6078      	str	r0, [r7, #4]
 800cfda:	460b      	mov	r3, r1
 800cfdc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cfde:	2300      	movs	r3, #0
 800cfe0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d009      	beq.n	800d000 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	78fa      	ldrb	r2, [r7, #3]
 800cff6:	4611      	mov	r1, r2
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	4798      	blx	r3
 800cffc:	4603      	mov	r3, r0
 800cffe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d000:	7bfb      	ldrb	r3, [r7, #15]
}
 800d002:	4618      	mov	r0, r3
 800d004:	3710      	adds	r7, #16
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d00a:	b580      	push	{r7, lr}
 800d00c:	b084      	sub	sp, #16
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
 800d012:	460b      	mov	r3, r1
 800d014:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d016:	2300      	movs	r3, #0
 800d018:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d020:	685b      	ldr	r3, [r3, #4]
 800d022:	78fa      	ldrb	r2, [r7, #3]
 800d024:	4611      	mov	r1, r2
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	4798      	blx	r3
 800d02a:	4603      	mov	r3, r0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d001      	beq.n	800d034 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d030:	2303      	movs	r3, #3
 800d032:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d034:	7bfb      	ldrb	r3, [r7, #15]
}
 800d036:	4618      	mov	r0, r3
 800d038:	3710      	adds	r7, #16
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}

0800d03e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d03e:	b580      	push	{r7, lr}
 800d040:	b084      	sub	sp, #16
 800d042:	af00      	add	r7, sp, #0
 800d044:	6078      	str	r0, [r7, #4]
 800d046:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d04e:	6839      	ldr	r1, [r7, #0]
 800d050:	4618      	mov	r0, r3
 800d052:	f001 f908 	bl	800e266 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2201      	movs	r2, #1
 800d05a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d064:	461a      	mov	r2, r3
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d072:	f003 031f 	and.w	r3, r3, #31
 800d076:	2b02      	cmp	r3, #2
 800d078:	d01a      	beq.n	800d0b0 <USBD_LL_SetupStage+0x72>
 800d07a:	2b02      	cmp	r3, #2
 800d07c:	d822      	bhi.n	800d0c4 <USBD_LL_SetupStage+0x86>
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d002      	beq.n	800d088 <USBD_LL_SetupStage+0x4a>
 800d082:	2b01      	cmp	r3, #1
 800d084:	d00a      	beq.n	800d09c <USBD_LL_SetupStage+0x5e>
 800d086:	e01d      	b.n	800d0c4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d08e:	4619      	mov	r1, r3
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f000 fb5f 	bl	800d754 <USBD_StdDevReq>
 800d096:	4603      	mov	r3, r0
 800d098:	73fb      	strb	r3, [r7, #15]
      break;
 800d09a:	e020      	b.n	800d0de <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d0a2:	4619      	mov	r1, r3
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f000 fbc7 	bl	800d838 <USBD_StdItfReq>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	73fb      	strb	r3, [r7, #15]
      break;
 800d0ae:	e016      	b.n	800d0de <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 fc29 	bl	800d910 <USBD_StdEPReq>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	73fb      	strb	r3, [r7, #15]
      break;
 800d0c2:	e00c      	b.n	800d0de <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d0ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d0ce:	b2db      	uxtb	r3, r3
 800d0d0:	4619      	mov	r1, r3
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f001 fdea 	bl	800ecac <USBD_LL_StallEP>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	73fb      	strb	r3, [r7, #15]
      break;
 800d0dc:	bf00      	nop
  }

  return ret;
 800d0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3710      	adds	r7, #16
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b086      	sub	sp, #24
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	460b      	mov	r3, r1
 800d0f2:	607a      	str	r2, [r7, #4]
 800d0f4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d0fa:	7afb      	ldrb	r3, [r7, #11]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d16e      	bne.n	800d1de <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d106:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d10e:	2b03      	cmp	r3, #3
 800d110:	f040 8098 	bne.w	800d244 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d114:	693b      	ldr	r3, [r7, #16]
 800d116:	689a      	ldr	r2, [r3, #8]
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d913      	bls.n	800d148 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	689a      	ldr	r2, [r3, #8]
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	1ad2      	subs	r2, r2, r3
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	68da      	ldr	r2, [r3, #12]
 800d132:	693b      	ldr	r3, [r7, #16]
 800d134:	689b      	ldr	r3, [r3, #8]
 800d136:	4293      	cmp	r3, r2
 800d138:	bf28      	it	cs
 800d13a:	4613      	movcs	r3, r2
 800d13c:	461a      	mov	r2, r3
 800d13e:	6879      	ldr	r1, [r7, #4]
 800d140:	68f8      	ldr	r0, [r7, #12]
 800d142:	f001 f984 	bl	800e44e <USBD_CtlContinueRx>
 800d146:	e07d      	b.n	800d244 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d14e:	f003 031f 	and.w	r3, r3, #31
 800d152:	2b02      	cmp	r3, #2
 800d154:	d014      	beq.n	800d180 <USBD_LL_DataOutStage+0x98>
 800d156:	2b02      	cmp	r3, #2
 800d158:	d81d      	bhi.n	800d196 <USBD_LL_DataOutStage+0xae>
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d002      	beq.n	800d164 <USBD_LL_DataOutStage+0x7c>
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d003      	beq.n	800d16a <USBD_LL_DataOutStage+0x82>
 800d162:	e018      	b.n	800d196 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d164:	2300      	movs	r3, #0
 800d166:	75bb      	strb	r3, [r7, #22]
            break;
 800d168:	e018      	b.n	800d19c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d170:	b2db      	uxtb	r3, r3
 800d172:	4619      	mov	r1, r3
 800d174:	68f8      	ldr	r0, [r7, #12]
 800d176:	f000 fa5e 	bl	800d636 <USBD_CoreFindIF>
 800d17a:	4603      	mov	r3, r0
 800d17c:	75bb      	strb	r3, [r7, #22]
            break;
 800d17e:	e00d      	b.n	800d19c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d186:	b2db      	uxtb	r3, r3
 800d188:	4619      	mov	r1, r3
 800d18a:	68f8      	ldr	r0, [r7, #12]
 800d18c:	f000 fa60 	bl	800d650 <USBD_CoreFindEP>
 800d190:	4603      	mov	r3, r0
 800d192:	75bb      	strb	r3, [r7, #22]
            break;
 800d194:	e002      	b.n	800d19c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d196:	2300      	movs	r3, #0
 800d198:	75bb      	strb	r3, [r7, #22]
            break;
 800d19a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d19c:	7dbb      	ldrb	r3, [r7, #22]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d119      	bne.n	800d1d6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1a8:	b2db      	uxtb	r3, r3
 800d1aa:	2b03      	cmp	r3, #3
 800d1ac:	d113      	bne.n	800d1d6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d1ae:	7dba      	ldrb	r2, [r7, #22]
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	32ae      	adds	r2, #174	; 0xae
 800d1b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1b8:	691b      	ldr	r3, [r3, #16]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00b      	beq.n	800d1d6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d1be:	7dba      	ldrb	r2, [r7, #22]
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d1c6:	7dba      	ldrb	r2, [r7, #22]
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	32ae      	adds	r2, #174	; 0xae
 800d1cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1d0:	691b      	ldr	r3, [r3, #16]
 800d1d2:	68f8      	ldr	r0, [r7, #12]
 800d1d4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d1d6:	68f8      	ldr	r0, [r7, #12]
 800d1d8:	f001 f94a 	bl	800e470 <USBD_CtlSendStatus>
 800d1dc:	e032      	b.n	800d244 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d1de:	7afb      	ldrb	r3, [r7, #11]
 800d1e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1e4:	b2db      	uxtb	r3, r3
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	68f8      	ldr	r0, [r7, #12]
 800d1ea:	f000 fa31 	bl	800d650 <USBD_CoreFindEP>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d1f2:	7dbb      	ldrb	r3, [r7, #22]
 800d1f4:	2bff      	cmp	r3, #255	; 0xff
 800d1f6:	d025      	beq.n	800d244 <USBD_LL_DataOutStage+0x15c>
 800d1f8:	7dbb      	ldrb	r3, [r7, #22]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d122      	bne.n	800d244 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d204:	b2db      	uxtb	r3, r3
 800d206:	2b03      	cmp	r3, #3
 800d208:	d117      	bne.n	800d23a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d20a:	7dba      	ldrb	r2, [r7, #22]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	32ae      	adds	r2, #174	; 0xae
 800d210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d214:	699b      	ldr	r3, [r3, #24]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d00f      	beq.n	800d23a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d21a:	7dba      	ldrb	r2, [r7, #22]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d222:	7dba      	ldrb	r2, [r7, #22]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	32ae      	adds	r2, #174	; 0xae
 800d228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d22c:	699b      	ldr	r3, [r3, #24]
 800d22e:	7afa      	ldrb	r2, [r7, #11]
 800d230:	4611      	mov	r1, r2
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	4798      	blx	r3
 800d236:	4603      	mov	r3, r0
 800d238:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d001      	beq.n	800d244 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d240:	7dfb      	ldrb	r3, [r7, #23]
 800d242:	e000      	b.n	800d246 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d244:	2300      	movs	r3, #0
}
 800d246:	4618      	mov	r0, r3
 800d248:	3718      	adds	r7, #24
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}

0800d24e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d24e:	b580      	push	{r7, lr}
 800d250:	b086      	sub	sp, #24
 800d252:	af00      	add	r7, sp, #0
 800d254:	60f8      	str	r0, [r7, #12]
 800d256:	460b      	mov	r3, r1
 800d258:	607a      	str	r2, [r7, #4]
 800d25a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d25c:	7afb      	ldrb	r3, [r7, #11]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d16f      	bne.n	800d342 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	3314      	adds	r3, #20
 800d266:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d26e:	2b02      	cmp	r3, #2
 800d270:	d15a      	bne.n	800d328 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d272:	693b      	ldr	r3, [r7, #16]
 800d274:	689a      	ldr	r2, [r3, #8]
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	68db      	ldr	r3, [r3, #12]
 800d27a:	429a      	cmp	r2, r3
 800d27c:	d914      	bls.n	800d2a8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	689a      	ldr	r2, [r3, #8]
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	68db      	ldr	r3, [r3, #12]
 800d286:	1ad2      	subs	r2, r2, r3
 800d288:	693b      	ldr	r3, [r7, #16]
 800d28a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	461a      	mov	r2, r3
 800d292:	6879      	ldr	r1, [r7, #4]
 800d294:	68f8      	ldr	r0, [r7, #12]
 800d296:	f001 f8ac 	bl	800e3f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d29a:	2300      	movs	r3, #0
 800d29c:	2200      	movs	r2, #0
 800d29e:	2100      	movs	r1, #0
 800d2a0:	68f8      	ldr	r0, [r7, #12]
 800d2a2:	f001 fdad 	bl	800ee00 <USBD_LL_PrepareReceive>
 800d2a6:	e03f      	b.n	800d328 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	68da      	ldr	r2, [r3, #12]
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	689b      	ldr	r3, [r3, #8]
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d11c      	bne.n	800d2ee <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	685a      	ldr	r2, [r3, #4]
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d316      	bcc.n	800d2ee <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	685a      	ldr	r2, [r3, #4]
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d20f      	bcs.n	800d2ee <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	2100      	movs	r1, #0
 800d2d2:	68f8      	ldr	r0, [r7, #12]
 800d2d4:	f001 f88d 	bl	800e3f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	2100      	movs	r1, #0
 800d2e6:	68f8      	ldr	r0, [r7, #12]
 800d2e8:	f001 fd8a 	bl	800ee00 <USBD_LL_PrepareReceive>
 800d2ec:	e01c      	b.n	800d328 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b03      	cmp	r3, #3
 800d2f8:	d10f      	bne.n	800d31a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d300:	68db      	ldr	r3, [r3, #12]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d009      	beq.n	800d31a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	2200      	movs	r2, #0
 800d30a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d314:	68db      	ldr	r3, [r3, #12]
 800d316:	68f8      	ldr	r0, [r7, #12]
 800d318:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d31a:	2180      	movs	r1, #128	; 0x80
 800d31c:	68f8      	ldr	r0, [r7, #12]
 800d31e:	f001 fcc5 	bl	800ecac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d322:	68f8      	ldr	r0, [r7, #12]
 800d324:	f001 f8b7 	bl	800e496 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d03a      	beq.n	800d3a8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f7ff fe42 	bl	800cfbc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	2200      	movs	r2, #0
 800d33c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d340:	e032      	b.n	800d3a8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d342:	7afb      	ldrb	r3, [r7, #11]
 800d344:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d348:	b2db      	uxtb	r3, r3
 800d34a:	4619      	mov	r1, r3
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f000 f97f 	bl	800d650 <USBD_CoreFindEP>
 800d352:	4603      	mov	r3, r0
 800d354:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d356:	7dfb      	ldrb	r3, [r7, #23]
 800d358:	2bff      	cmp	r3, #255	; 0xff
 800d35a:	d025      	beq.n	800d3a8 <USBD_LL_DataInStage+0x15a>
 800d35c:	7dfb      	ldrb	r3, [r7, #23]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d122      	bne.n	800d3a8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	2b03      	cmp	r3, #3
 800d36c:	d11c      	bne.n	800d3a8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d36e:	7dfa      	ldrb	r2, [r7, #23]
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	32ae      	adds	r2, #174	; 0xae
 800d374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d378:	695b      	ldr	r3, [r3, #20]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d014      	beq.n	800d3a8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d37e:	7dfa      	ldrb	r2, [r7, #23]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d386:	7dfa      	ldrb	r2, [r7, #23]
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	32ae      	adds	r2, #174	; 0xae
 800d38c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d390:	695b      	ldr	r3, [r3, #20]
 800d392:	7afa      	ldrb	r2, [r7, #11]
 800d394:	4611      	mov	r1, r2
 800d396:	68f8      	ldr	r0, [r7, #12]
 800d398:	4798      	blx	r3
 800d39a:	4603      	mov	r3, r0
 800d39c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d39e:	7dbb      	ldrb	r3, [r7, #22]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d001      	beq.n	800d3a8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d3a4:	7dbb      	ldrb	r3, [r7, #22]
 800d3a6:	e000      	b.n	800d3aa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d3a8:	2300      	movs	r3, #0
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	3718      	adds	r7, #24
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}

0800d3b2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d3b2:	b580      	push	{r7, lr}
 800d3b4:	b084      	sub	sp, #16
 800d3b6:	af00      	add	r7, sp, #0
 800d3b8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2200      	movs	r2, #0
 800d3e0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d014      	beq.n	800d418 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3f4:	685b      	ldr	r3, [r3, #4]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d00e      	beq.n	800d418 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	687a      	ldr	r2, [r7, #4]
 800d404:	6852      	ldr	r2, [r2, #4]
 800d406:	b2d2      	uxtb	r2, r2
 800d408:	4611      	mov	r1, r2
 800d40a:	6878      	ldr	r0, [r7, #4]
 800d40c:	4798      	blx	r3
 800d40e:	4603      	mov	r3, r0
 800d410:	2b00      	cmp	r3, #0
 800d412:	d001      	beq.n	800d418 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d414:	2303      	movs	r3, #3
 800d416:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d418:	2340      	movs	r3, #64	; 0x40
 800d41a:	2200      	movs	r2, #0
 800d41c:	2100      	movs	r1, #0
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	f001 fbff 	bl	800ec22 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2240      	movs	r2, #64	; 0x40
 800d430:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d434:	2340      	movs	r3, #64	; 0x40
 800d436:	2200      	movs	r2, #0
 800d438:	2180      	movs	r1, #128	; 0x80
 800d43a:	6878      	ldr	r0, [r7, #4]
 800d43c:	f001 fbf1 	bl	800ec22 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2201      	movs	r2, #1
 800d444:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2240      	movs	r2, #64	; 0x40
 800d44a:	621a      	str	r2, [r3, #32]

  return ret;
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3710      	adds	r7, #16
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}

0800d456 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d456:	b480      	push	{r7}
 800d458:	b083      	sub	sp, #12
 800d45a:	af00      	add	r7, sp, #0
 800d45c:	6078      	str	r0, [r7, #4]
 800d45e:	460b      	mov	r3, r1
 800d460:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	78fa      	ldrb	r2, [r7, #3]
 800d466:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d468:	2300      	movs	r3, #0
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	370c      	adds	r7, #12
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr

0800d476 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d476:	b480      	push	{r7}
 800d478:	b083      	sub	sp, #12
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d484:	b2da      	uxtb	r2, r3
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2204      	movs	r2, #4
 800d490:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d494:	2300      	movs	r3, #0
}
 800d496:	4618      	mov	r0, r3
 800d498:	370c      	adds	r7, #12
 800d49a:	46bd      	mov	sp, r7
 800d49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a0:	4770      	bx	lr

0800d4a2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d4a2:	b480      	push	{r7}
 800d4a4:	b083      	sub	sp, #12
 800d4a6:	af00      	add	r7, sp, #0
 800d4a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	2b04      	cmp	r3, #4
 800d4b4:	d106      	bne.n	800d4c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d4bc:	b2da      	uxtb	r2, r3
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d4c4:	2300      	movs	r3, #0
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	370c      	adds	r7, #12
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d0:	4770      	bx	lr

0800d4d2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d4d2:	b580      	push	{r7, lr}
 800d4d4:	b082      	sub	sp, #8
 800d4d6:	af00      	add	r7, sp, #0
 800d4d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	2b03      	cmp	r3, #3
 800d4e4:	d110      	bne.n	800d508 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d00b      	beq.n	800d508 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4f6:	69db      	ldr	r3, [r3, #28]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d005      	beq.n	800d508 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d502:	69db      	ldr	r3, [r3, #28]
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d508:	2300      	movs	r3, #0
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3708      	adds	r7, #8
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}

0800d512 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d512:	b580      	push	{r7, lr}
 800d514:	b082      	sub	sp, #8
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	460b      	mov	r3, r1
 800d51c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	32ae      	adds	r2, #174	; 0xae
 800d528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d101      	bne.n	800d534 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d530:	2303      	movs	r3, #3
 800d532:	e01c      	b.n	800d56e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d53a:	b2db      	uxtb	r3, r3
 800d53c:	2b03      	cmp	r3, #3
 800d53e:	d115      	bne.n	800d56c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	32ae      	adds	r2, #174	; 0xae
 800d54a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d54e:	6a1b      	ldr	r3, [r3, #32]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00b      	beq.n	800d56c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	32ae      	adds	r2, #174	; 0xae
 800d55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d562:	6a1b      	ldr	r3, [r3, #32]
 800d564:	78fa      	ldrb	r2, [r7, #3]
 800d566:	4611      	mov	r1, r2
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d56c:	2300      	movs	r3, #0
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3708      	adds	r7, #8
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}

0800d576 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d576:	b580      	push	{r7, lr}
 800d578:	b082      	sub	sp, #8
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	6078      	str	r0, [r7, #4]
 800d57e:	460b      	mov	r3, r1
 800d580:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	32ae      	adds	r2, #174	; 0xae
 800d58c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d101      	bne.n	800d598 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d594:	2303      	movs	r3, #3
 800d596:	e01c      	b.n	800d5d2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d59e:	b2db      	uxtb	r3, r3
 800d5a0:	2b03      	cmp	r3, #3
 800d5a2:	d115      	bne.n	800d5d0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	32ae      	adds	r2, #174	; 0xae
 800d5ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d00b      	beq.n	800d5d0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	32ae      	adds	r2, #174	; 0xae
 800d5c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5c8:	78fa      	ldrb	r2, [r7, #3]
 800d5ca:	4611      	mov	r1, r2
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d5d0:	2300      	movs	r3, #0
}
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	3708      	adds	r7, #8
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}

0800d5da <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d5da:	b480      	push	{r7}
 800d5dc:	b083      	sub	sp, #12
 800d5de:	af00      	add	r7, sp, #0
 800d5e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d5e2:	2300      	movs	r3, #0
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	370c      	adds	r7, #12
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ee:	4770      	bx	lr

0800d5f0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b084      	sub	sp, #16
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2201      	movs	r2, #1
 800d600:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d00e      	beq.n	800d62c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d614:	685b      	ldr	r3, [r3, #4]
 800d616:	687a      	ldr	r2, [r7, #4]
 800d618:	6852      	ldr	r2, [r2, #4]
 800d61a:	b2d2      	uxtb	r2, r2
 800d61c:	4611      	mov	r1, r2
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	4798      	blx	r3
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d001      	beq.n	800d62c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d628:	2303      	movs	r3, #3
 800d62a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d62e:	4618      	mov	r0, r3
 800d630:	3710      	adds	r7, #16
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}

0800d636 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d636:	b480      	push	{r7}
 800d638:	b083      	sub	sp, #12
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	6078      	str	r0, [r7, #4]
 800d63e:	460b      	mov	r3, r1
 800d640:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d642:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d644:	4618      	mov	r0, r3
 800d646:	370c      	adds	r7, #12
 800d648:	46bd      	mov	sp, r7
 800d64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64e:	4770      	bx	lr

0800d650 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d650:	b480      	push	{r7}
 800d652:	b083      	sub	sp, #12
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	460b      	mov	r3, r1
 800d65a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d65c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d65e:	4618      	mov	r0, r3
 800d660:	370c      	adds	r7, #12
 800d662:	46bd      	mov	sp, r7
 800d664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d668:	4770      	bx	lr

0800d66a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d66a:	b580      	push	{r7, lr}
 800d66c:	b086      	sub	sp, #24
 800d66e:	af00      	add	r7, sp, #0
 800d670:	6078      	str	r0, [r7, #4]
 800d672:	460b      	mov	r3, r1
 800d674:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d67e:	2300      	movs	r3, #0
 800d680:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	885b      	ldrh	r3, [r3, #2]
 800d686:	b29a      	uxth	r2, r3
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	b29b      	uxth	r3, r3
 800d68e:	429a      	cmp	r2, r3
 800d690:	d920      	bls.n	800d6d4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	b29b      	uxth	r3, r3
 800d698:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d69a:	e013      	b.n	800d6c4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d69c:	f107 030a 	add.w	r3, r7, #10
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	6978      	ldr	r0, [r7, #20]
 800d6a4:	f000 f81b 	bl	800d6de <USBD_GetNextDesc>
 800d6a8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	785b      	ldrb	r3, [r3, #1]
 800d6ae:	2b05      	cmp	r3, #5
 800d6b0:	d108      	bne.n	800d6c4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d6b2:	697b      	ldr	r3, [r7, #20]
 800d6b4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	789b      	ldrb	r3, [r3, #2]
 800d6ba:	78fa      	ldrb	r2, [r7, #3]
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d008      	beq.n	800d6d2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	885b      	ldrh	r3, [r3, #2]
 800d6c8:	b29a      	uxth	r2, r3
 800d6ca:	897b      	ldrh	r3, [r7, #10]
 800d6cc:	429a      	cmp	r2, r3
 800d6ce:	d8e5      	bhi.n	800d69c <USBD_GetEpDesc+0x32>
 800d6d0:	e000      	b.n	800d6d4 <USBD_GetEpDesc+0x6a>
          break;
 800d6d2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d6d4:	693b      	ldr	r3, [r7, #16]
}
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	3718      	adds	r7, #24
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	bd80      	pop	{r7, pc}

0800d6de <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d6de:	b480      	push	{r7}
 800d6e0:	b085      	sub	sp, #20
 800d6e2:	af00      	add	r7, sp, #0
 800d6e4:	6078      	str	r0, [r7, #4]
 800d6e6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	881a      	ldrh	r2, [r3, #0]
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	781b      	ldrb	r3, [r3, #0]
 800d6f4:	b29b      	uxth	r3, r3
 800d6f6:	4413      	add	r3, r2
 800d6f8:	b29a      	uxth	r2, r3
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	461a      	mov	r2, r3
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	4413      	add	r3, r2
 800d708:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d70a:	68fb      	ldr	r3, [r7, #12]
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3714      	adds	r7, #20
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr

0800d718 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d718:	b480      	push	{r7}
 800d71a:	b087      	sub	sp, #28
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	781b      	ldrb	r3, [r3, #0]
 800d728:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	3301      	adds	r3, #1
 800d72e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d736:	8a3b      	ldrh	r3, [r7, #16]
 800d738:	021b      	lsls	r3, r3, #8
 800d73a:	b21a      	sxth	r2, r3
 800d73c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d740:	4313      	orrs	r3, r2
 800d742:	b21b      	sxth	r3, r3
 800d744:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d746:	89fb      	ldrh	r3, [r7, #14]
}
 800d748:	4618      	mov	r0, r3
 800d74a:	371c      	adds	r7, #28
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b084      	sub	sp, #16
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d75e:	2300      	movs	r3, #0
 800d760:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d76a:	2b40      	cmp	r3, #64	; 0x40
 800d76c:	d005      	beq.n	800d77a <USBD_StdDevReq+0x26>
 800d76e:	2b40      	cmp	r3, #64	; 0x40
 800d770:	d857      	bhi.n	800d822 <USBD_StdDevReq+0xce>
 800d772:	2b00      	cmp	r3, #0
 800d774:	d00f      	beq.n	800d796 <USBD_StdDevReq+0x42>
 800d776:	2b20      	cmp	r3, #32
 800d778:	d153      	bne.n	800d822 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	32ae      	adds	r2, #174	; 0xae
 800d784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d788:	689b      	ldr	r3, [r3, #8]
 800d78a:	6839      	ldr	r1, [r7, #0]
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	4798      	blx	r3
 800d790:	4603      	mov	r3, r0
 800d792:	73fb      	strb	r3, [r7, #15]
      break;
 800d794:	e04a      	b.n	800d82c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	785b      	ldrb	r3, [r3, #1]
 800d79a:	2b09      	cmp	r3, #9
 800d79c:	d83b      	bhi.n	800d816 <USBD_StdDevReq+0xc2>
 800d79e:	a201      	add	r2, pc, #4	; (adr r2, 800d7a4 <USBD_StdDevReq+0x50>)
 800d7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7a4:	0800d7f9 	.word	0x0800d7f9
 800d7a8:	0800d80d 	.word	0x0800d80d
 800d7ac:	0800d817 	.word	0x0800d817
 800d7b0:	0800d803 	.word	0x0800d803
 800d7b4:	0800d817 	.word	0x0800d817
 800d7b8:	0800d7d7 	.word	0x0800d7d7
 800d7bc:	0800d7cd 	.word	0x0800d7cd
 800d7c0:	0800d817 	.word	0x0800d817
 800d7c4:	0800d7ef 	.word	0x0800d7ef
 800d7c8:	0800d7e1 	.word	0x0800d7e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d7cc:	6839      	ldr	r1, [r7, #0]
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 fa3c 	bl	800dc4c <USBD_GetDescriptor>
          break;
 800d7d4:	e024      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d7d6:	6839      	ldr	r1, [r7, #0]
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f000 fba1 	bl	800df20 <USBD_SetAddress>
          break;
 800d7de:	e01f      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d7e0:	6839      	ldr	r1, [r7, #0]
 800d7e2:	6878      	ldr	r0, [r7, #4]
 800d7e4:	f000 fbe0 	bl	800dfa8 <USBD_SetConfig>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	73fb      	strb	r3, [r7, #15]
          break;
 800d7ec:	e018      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d7ee:	6839      	ldr	r1, [r7, #0]
 800d7f0:	6878      	ldr	r0, [r7, #4]
 800d7f2:	f000 fc83 	bl	800e0fc <USBD_GetConfig>
          break;
 800d7f6:	e013      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d7f8:	6839      	ldr	r1, [r7, #0]
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 fcb4 	bl	800e168 <USBD_GetStatus>
          break;
 800d800:	e00e      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d802:	6839      	ldr	r1, [r7, #0]
 800d804:	6878      	ldr	r0, [r7, #4]
 800d806:	f000 fce3 	bl	800e1d0 <USBD_SetFeature>
          break;
 800d80a:	e009      	b.n	800d820 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d80c:	6839      	ldr	r1, [r7, #0]
 800d80e:	6878      	ldr	r0, [r7, #4]
 800d810:	f000 fd07 	bl	800e222 <USBD_ClrFeature>
          break;
 800d814:	e004      	b.n	800d820 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d816:	6839      	ldr	r1, [r7, #0]
 800d818:	6878      	ldr	r0, [r7, #4]
 800d81a:	f000 fd5e 	bl	800e2da <USBD_CtlError>
          break;
 800d81e:	bf00      	nop
      }
      break;
 800d820:	e004      	b.n	800d82c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d822:	6839      	ldr	r1, [r7, #0]
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f000 fd58 	bl	800e2da <USBD_CtlError>
      break;
 800d82a:	bf00      	nop
  }

  return ret;
 800d82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d82e:	4618      	mov	r0, r3
 800d830:	3710      	adds	r7, #16
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}
 800d836:	bf00      	nop

0800d838 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b084      	sub	sp, #16
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d842:	2300      	movs	r3, #0
 800d844:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	781b      	ldrb	r3, [r3, #0]
 800d84a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d84e:	2b40      	cmp	r3, #64	; 0x40
 800d850:	d005      	beq.n	800d85e <USBD_StdItfReq+0x26>
 800d852:	2b40      	cmp	r3, #64	; 0x40
 800d854:	d852      	bhi.n	800d8fc <USBD_StdItfReq+0xc4>
 800d856:	2b00      	cmp	r3, #0
 800d858:	d001      	beq.n	800d85e <USBD_StdItfReq+0x26>
 800d85a:	2b20      	cmp	r3, #32
 800d85c:	d14e      	bne.n	800d8fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d864:	b2db      	uxtb	r3, r3
 800d866:	3b01      	subs	r3, #1
 800d868:	2b02      	cmp	r3, #2
 800d86a:	d840      	bhi.n	800d8ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	889b      	ldrh	r3, [r3, #4]
 800d870:	b2db      	uxtb	r3, r3
 800d872:	2b01      	cmp	r3, #1
 800d874:	d836      	bhi.n	800d8e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	889b      	ldrh	r3, [r3, #4]
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	4619      	mov	r1, r3
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f7ff fed9 	bl	800d636 <USBD_CoreFindIF>
 800d884:	4603      	mov	r3, r0
 800d886:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d888:	7bbb      	ldrb	r3, [r7, #14]
 800d88a:	2bff      	cmp	r3, #255	; 0xff
 800d88c:	d01d      	beq.n	800d8ca <USBD_StdItfReq+0x92>
 800d88e:	7bbb      	ldrb	r3, [r7, #14]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d11a      	bne.n	800d8ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d894:	7bba      	ldrb	r2, [r7, #14]
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	32ae      	adds	r2, #174	; 0xae
 800d89a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d89e:	689b      	ldr	r3, [r3, #8]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d00f      	beq.n	800d8c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d8a4:	7bba      	ldrb	r2, [r7, #14]
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d8ac:	7bba      	ldrb	r2, [r7, #14]
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	32ae      	adds	r2, #174	; 0xae
 800d8b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8b6:	689b      	ldr	r3, [r3, #8]
 800d8b8:	6839      	ldr	r1, [r7, #0]
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	4798      	blx	r3
 800d8be:	4603      	mov	r3, r0
 800d8c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d8c2:	e004      	b.n	800d8ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d8c4:	2303      	movs	r3, #3
 800d8c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d8c8:	e001      	b.n	800d8ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d8ca:	2303      	movs	r3, #3
 800d8cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	88db      	ldrh	r3, [r3, #6]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d110      	bne.n	800d8f8 <USBD_StdItfReq+0xc0>
 800d8d6:	7bfb      	ldrb	r3, [r7, #15]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d10d      	bne.n	800d8f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f000 fdc7 	bl	800e470 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d8e2:	e009      	b.n	800d8f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d8e4:	6839      	ldr	r1, [r7, #0]
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f000 fcf7 	bl	800e2da <USBD_CtlError>
          break;
 800d8ec:	e004      	b.n	800d8f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d8ee:	6839      	ldr	r1, [r7, #0]
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f000 fcf2 	bl	800e2da <USBD_CtlError>
          break;
 800d8f6:	e000      	b.n	800d8fa <USBD_StdItfReq+0xc2>
          break;
 800d8f8:	bf00      	nop
      }
      break;
 800d8fa:	e004      	b.n	800d906 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d8fc:	6839      	ldr	r1, [r7, #0]
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 fceb 	bl	800e2da <USBD_CtlError>
      break;
 800d904:	bf00      	nop
  }

  return ret;
 800d906:	7bfb      	ldrb	r3, [r7, #15]
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b084      	sub	sp, #16
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
 800d918:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d91a:	2300      	movs	r3, #0
 800d91c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	889b      	ldrh	r3, [r3, #4]
 800d922:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d92c:	2b40      	cmp	r3, #64	; 0x40
 800d92e:	d007      	beq.n	800d940 <USBD_StdEPReq+0x30>
 800d930:	2b40      	cmp	r3, #64	; 0x40
 800d932:	f200 817f 	bhi.w	800dc34 <USBD_StdEPReq+0x324>
 800d936:	2b00      	cmp	r3, #0
 800d938:	d02a      	beq.n	800d990 <USBD_StdEPReq+0x80>
 800d93a:	2b20      	cmp	r3, #32
 800d93c:	f040 817a 	bne.w	800dc34 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d940:	7bbb      	ldrb	r3, [r7, #14]
 800d942:	4619      	mov	r1, r3
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f7ff fe83 	bl	800d650 <USBD_CoreFindEP>
 800d94a:	4603      	mov	r3, r0
 800d94c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d94e:	7b7b      	ldrb	r3, [r7, #13]
 800d950:	2bff      	cmp	r3, #255	; 0xff
 800d952:	f000 8174 	beq.w	800dc3e <USBD_StdEPReq+0x32e>
 800d956:	7b7b      	ldrb	r3, [r7, #13]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	f040 8170 	bne.w	800dc3e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d95e:	7b7a      	ldrb	r2, [r7, #13]
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d966:	7b7a      	ldrb	r2, [r7, #13]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	32ae      	adds	r2, #174	; 0xae
 800d96c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d970:	689b      	ldr	r3, [r3, #8]
 800d972:	2b00      	cmp	r3, #0
 800d974:	f000 8163 	beq.w	800dc3e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d978:	7b7a      	ldrb	r2, [r7, #13]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	32ae      	adds	r2, #174	; 0xae
 800d97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	6839      	ldr	r1, [r7, #0]
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	4798      	blx	r3
 800d98a:	4603      	mov	r3, r0
 800d98c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d98e:	e156      	b.n	800dc3e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	785b      	ldrb	r3, [r3, #1]
 800d994:	2b03      	cmp	r3, #3
 800d996:	d008      	beq.n	800d9aa <USBD_StdEPReq+0x9a>
 800d998:	2b03      	cmp	r3, #3
 800d99a:	f300 8145 	bgt.w	800dc28 <USBD_StdEPReq+0x318>
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	f000 809b 	beq.w	800dada <USBD_StdEPReq+0x1ca>
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	d03c      	beq.n	800da22 <USBD_StdEPReq+0x112>
 800d9a8:	e13e      	b.n	800dc28 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	2b02      	cmp	r3, #2
 800d9b4:	d002      	beq.n	800d9bc <USBD_StdEPReq+0xac>
 800d9b6:	2b03      	cmp	r3, #3
 800d9b8:	d016      	beq.n	800d9e8 <USBD_StdEPReq+0xd8>
 800d9ba:	e02c      	b.n	800da16 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d9bc:	7bbb      	ldrb	r3, [r7, #14]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d00d      	beq.n	800d9de <USBD_StdEPReq+0xce>
 800d9c2:	7bbb      	ldrb	r3, [r7, #14]
 800d9c4:	2b80      	cmp	r3, #128	; 0x80
 800d9c6:	d00a      	beq.n	800d9de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d9c8:	7bbb      	ldrb	r3, [r7, #14]
 800d9ca:	4619      	mov	r1, r3
 800d9cc:	6878      	ldr	r0, [r7, #4]
 800d9ce:	f001 f96d 	bl	800ecac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d9d2:	2180      	movs	r1, #128	; 0x80
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f001 f969 	bl	800ecac <USBD_LL_StallEP>
 800d9da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d9dc:	e020      	b.n	800da20 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d9de:	6839      	ldr	r1, [r7, #0]
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 fc7a 	bl	800e2da <USBD_CtlError>
              break;
 800d9e6:	e01b      	b.n	800da20 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	885b      	ldrh	r3, [r3, #2]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d10e      	bne.n	800da0e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d9f0:	7bbb      	ldrb	r3, [r7, #14]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d00b      	beq.n	800da0e <USBD_StdEPReq+0xfe>
 800d9f6:	7bbb      	ldrb	r3, [r7, #14]
 800d9f8:	2b80      	cmp	r3, #128	; 0x80
 800d9fa:	d008      	beq.n	800da0e <USBD_StdEPReq+0xfe>
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	88db      	ldrh	r3, [r3, #6]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d104      	bne.n	800da0e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800da04:	7bbb      	ldrb	r3, [r7, #14]
 800da06:	4619      	mov	r1, r3
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f001 f94f 	bl	800ecac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f000 fd2e 	bl	800e470 <USBD_CtlSendStatus>

              break;
 800da14:	e004      	b.n	800da20 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800da16:	6839      	ldr	r1, [r7, #0]
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	f000 fc5e 	bl	800e2da <USBD_CtlError>
              break;
 800da1e:	bf00      	nop
          }
          break;
 800da20:	e107      	b.n	800dc32 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	2b02      	cmp	r3, #2
 800da2c:	d002      	beq.n	800da34 <USBD_StdEPReq+0x124>
 800da2e:	2b03      	cmp	r3, #3
 800da30:	d016      	beq.n	800da60 <USBD_StdEPReq+0x150>
 800da32:	e04b      	b.n	800dacc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800da34:	7bbb      	ldrb	r3, [r7, #14]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d00d      	beq.n	800da56 <USBD_StdEPReq+0x146>
 800da3a:	7bbb      	ldrb	r3, [r7, #14]
 800da3c:	2b80      	cmp	r3, #128	; 0x80
 800da3e:	d00a      	beq.n	800da56 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800da40:	7bbb      	ldrb	r3, [r7, #14]
 800da42:	4619      	mov	r1, r3
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f001 f931 	bl	800ecac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800da4a:	2180      	movs	r1, #128	; 0x80
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f001 f92d 	bl	800ecac <USBD_LL_StallEP>
 800da52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800da54:	e040      	b.n	800dad8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800da56:	6839      	ldr	r1, [r7, #0]
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f000 fc3e 	bl	800e2da <USBD_CtlError>
              break;
 800da5e:	e03b      	b.n	800dad8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	885b      	ldrh	r3, [r3, #2]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d136      	bne.n	800dad6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800da68:	7bbb      	ldrb	r3, [r7, #14]
 800da6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d004      	beq.n	800da7c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800da72:	7bbb      	ldrb	r3, [r7, #14]
 800da74:	4619      	mov	r1, r3
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f001 f937 	bl	800ecea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f000 fcf7 	bl	800e470 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800da82:	7bbb      	ldrb	r3, [r7, #14]
 800da84:	4619      	mov	r1, r3
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f7ff fde2 	bl	800d650 <USBD_CoreFindEP>
 800da8c:	4603      	mov	r3, r0
 800da8e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800da90:	7b7b      	ldrb	r3, [r7, #13]
 800da92:	2bff      	cmp	r3, #255	; 0xff
 800da94:	d01f      	beq.n	800dad6 <USBD_StdEPReq+0x1c6>
 800da96:	7b7b      	ldrb	r3, [r7, #13]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d11c      	bne.n	800dad6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800da9c:	7b7a      	ldrb	r2, [r7, #13]
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800daa4:	7b7a      	ldrb	r2, [r7, #13]
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	32ae      	adds	r2, #174	; 0xae
 800daaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daae:	689b      	ldr	r3, [r3, #8]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d010      	beq.n	800dad6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dab4:	7b7a      	ldrb	r2, [r7, #13]
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	32ae      	adds	r2, #174	; 0xae
 800daba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	6839      	ldr	r1, [r7, #0]
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	4798      	blx	r3
 800dac6:	4603      	mov	r3, r0
 800dac8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800daca:	e004      	b.n	800dad6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800dacc:	6839      	ldr	r1, [r7, #0]
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f000 fc03 	bl	800e2da <USBD_CtlError>
              break;
 800dad4:	e000      	b.n	800dad8 <USBD_StdEPReq+0x1c8>
              break;
 800dad6:	bf00      	nop
          }
          break;
 800dad8:	e0ab      	b.n	800dc32 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dae0:	b2db      	uxtb	r3, r3
 800dae2:	2b02      	cmp	r3, #2
 800dae4:	d002      	beq.n	800daec <USBD_StdEPReq+0x1dc>
 800dae6:	2b03      	cmp	r3, #3
 800dae8:	d032      	beq.n	800db50 <USBD_StdEPReq+0x240>
 800daea:	e097      	b.n	800dc1c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800daec:	7bbb      	ldrb	r3, [r7, #14]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d007      	beq.n	800db02 <USBD_StdEPReq+0x1f2>
 800daf2:	7bbb      	ldrb	r3, [r7, #14]
 800daf4:	2b80      	cmp	r3, #128	; 0x80
 800daf6:	d004      	beq.n	800db02 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800daf8:	6839      	ldr	r1, [r7, #0]
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f000 fbed 	bl	800e2da <USBD_CtlError>
                break;
 800db00:	e091      	b.n	800dc26 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db06:	2b00      	cmp	r3, #0
 800db08:	da0b      	bge.n	800db22 <USBD_StdEPReq+0x212>
 800db0a:	7bbb      	ldrb	r3, [r7, #14]
 800db0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db10:	4613      	mov	r3, r2
 800db12:	009b      	lsls	r3, r3, #2
 800db14:	4413      	add	r3, r2
 800db16:	009b      	lsls	r3, r3, #2
 800db18:	3310      	adds	r3, #16
 800db1a:	687a      	ldr	r2, [r7, #4]
 800db1c:	4413      	add	r3, r2
 800db1e:	3304      	adds	r3, #4
 800db20:	e00b      	b.n	800db3a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800db22:	7bbb      	ldrb	r3, [r7, #14]
 800db24:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db28:	4613      	mov	r3, r2
 800db2a:	009b      	lsls	r3, r3, #2
 800db2c:	4413      	add	r3, r2
 800db2e:	009b      	lsls	r3, r3, #2
 800db30:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800db34:	687a      	ldr	r2, [r7, #4]
 800db36:	4413      	add	r3, r2
 800db38:	3304      	adds	r3, #4
 800db3a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	2200      	movs	r2, #0
 800db40:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	2202      	movs	r2, #2
 800db46:	4619      	mov	r1, r3
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f000 fc37 	bl	800e3bc <USBD_CtlSendData>
              break;
 800db4e:	e06a      	b.n	800dc26 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800db50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db54:	2b00      	cmp	r3, #0
 800db56:	da11      	bge.n	800db7c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800db58:	7bbb      	ldrb	r3, [r7, #14]
 800db5a:	f003 020f 	and.w	r2, r3, #15
 800db5e:	6879      	ldr	r1, [r7, #4]
 800db60:	4613      	mov	r3, r2
 800db62:	009b      	lsls	r3, r3, #2
 800db64:	4413      	add	r3, r2
 800db66:	009b      	lsls	r3, r3, #2
 800db68:	440b      	add	r3, r1
 800db6a:	3324      	adds	r3, #36	; 0x24
 800db6c:	881b      	ldrh	r3, [r3, #0]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d117      	bne.n	800dba2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800db72:	6839      	ldr	r1, [r7, #0]
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f000 fbb0 	bl	800e2da <USBD_CtlError>
                  break;
 800db7a:	e054      	b.n	800dc26 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800db7c:	7bbb      	ldrb	r3, [r7, #14]
 800db7e:	f003 020f 	and.w	r2, r3, #15
 800db82:	6879      	ldr	r1, [r7, #4]
 800db84:	4613      	mov	r3, r2
 800db86:	009b      	lsls	r3, r3, #2
 800db88:	4413      	add	r3, r2
 800db8a:	009b      	lsls	r3, r3, #2
 800db8c:	440b      	add	r3, r1
 800db8e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800db92:	881b      	ldrh	r3, [r3, #0]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d104      	bne.n	800dba2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800db98:	6839      	ldr	r1, [r7, #0]
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 fb9d 	bl	800e2da <USBD_CtlError>
                  break;
 800dba0:	e041      	b.n	800dc26 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dba2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	da0b      	bge.n	800dbc2 <USBD_StdEPReq+0x2b2>
 800dbaa:	7bbb      	ldrb	r3, [r7, #14]
 800dbac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dbb0:	4613      	mov	r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	4413      	add	r3, r2
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	3310      	adds	r3, #16
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	4413      	add	r3, r2
 800dbbe:	3304      	adds	r3, #4
 800dbc0:	e00b      	b.n	800dbda <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dbc2:	7bbb      	ldrb	r3, [r7, #14]
 800dbc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dbc8:	4613      	mov	r3, r2
 800dbca:	009b      	lsls	r3, r3, #2
 800dbcc:	4413      	add	r3, r2
 800dbce:	009b      	lsls	r3, r3, #2
 800dbd0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dbd4:	687a      	ldr	r2, [r7, #4]
 800dbd6:	4413      	add	r3, r2
 800dbd8:	3304      	adds	r3, #4
 800dbda:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dbdc:	7bbb      	ldrb	r3, [r7, #14]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d002      	beq.n	800dbe8 <USBD_StdEPReq+0x2d8>
 800dbe2:	7bbb      	ldrb	r3, [r7, #14]
 800dbe4:	2b80      	cmp	r3, #128	; 0x80
 800dbe6:	d103      	bne.n	800dbf0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	2200      	movs	r2, #0
 800dbec:	601a      	str	r2, [r3, #0]
 800dbee:	e00e      	b.n	800dc0e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dbf0:	7bbb      	ldrb	r3, [r7, #14]
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f001 f897 	bl	800ed28 <USBD_LL_IsStallEP>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d003      	beq.n	800dc08 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	2201      	movs	r2, #1
 800dc04:	601a      	str	r2, [r3, #0]
 800dc06:	e002      	b.n	800dc0e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	2202      	movs	r2, #2
 800dc12:	4619      	mov	r1, r3
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f000 fbd1 	bl	800e3bc <USBD_CtlSendData>
              break;
 800dc1a:	e004      	b.n	800dc26 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800dc1c:	6839      	ldr	r1, [r7, #0]
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f000 fb5b 	bl	800e2da <USBD_CtlError>
              break;
 800dc24:	bf00      	nop
          }
          break;
 800dc26:	e004      	b.n	800dc32 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800dc28:	6839      	ldr	r1, [r7, #0]
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f000 fb55 	bl	800e2da <USBD_CtlError>
          break;
 800dc30:	bf00      	nop
      }
      break;
 800dc32:	e005      	b.n	800dc40 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800dc34:	6839      	ldr	r1, [r7, #0]
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 fb4f 	bl	800e2da <USBD_CtlError>
      break;
 800dc3c:	e000      	b.n	800dc40 <USBD_StdEPReq+0x330>
      break;
 800dc3e:	bf00      	nop
  }

  return ret;
 800dc40:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc42:	4618      	mov	r0, r3
 800dc44:	3710      	adds	r7, #16
 800dc46:	46bd      	mov	sp, r7
 800dc48:	bd80      	pop	{r7, pc}
	...

0800dc4c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b084      	sub	sp, #16
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
 800dc54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dc56:	2300      	movs	r3, #0
 800dc58:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	885b      	ldrh	r3, [r3, #2]
 800dc66:	0a1b      	lsrs	r3, r3, #8
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	3b01      	subs	r3, #1
 800dc6c:	2b06      	cmp	r3, #6
 800dc6e:	f200 8128 	bhi.w	800dec2 <USBD_GetDescriptor+0x276>
 800dc72:	a201      	add	r2, pc, #4	; (adr r2, 800dc78 <USBD_GetDescriptor+0x2c>)
 800dc74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc78:	0800dc95 	.word	0x0800dc95
 800dc7c:	0800dcad 	.word	0x0800dcad
 800dc80:	0800dced 	.word	0x0800dced
 800dc84:	0800dec3 	.word	0x0800dec3
 800dc88:	0800dec3 	.word	0x0800dec3
 800dc8c:	0800de63 	.word	0x0800de63
 800dc90:	0800de8f 	.word	0x0800de8f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	687a      	ldr	r2, [r7, #4]
 800dc9e:	7c12      	ldrb	r2, [r2, #16]
 800dca0:	f107 0108 	add.w	r1, r7, #8
 800dca4:	4610      	mov	r0, r2
 800dca6:	4798      	blx	r3
 800dca8:	60f8      	str	r0, [r7, #12]
      break;
 800dcaa:	e112      	b.n	800ded2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	7c1b      	ldrb	r3, [r3, #16]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d10d      	bne.n	800dcd0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcbc:	f107 0208 	add.w	r2, r7, #8
 800dcc0:	4610      	mov	r0, r2
 800dcc2:	4798      	blx	r3
 800dcc4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	3301      	adds	r3, #1
 800dcca:	2202      	movs	r2, #2
 800dccc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dcce:	e100      	b.n	800ded2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcd8:	f107 0208 	add.w	r2, r7, #8
 800dcdc:	4610      	mov	r0, r2
 800dcde:	4798      	blx	r3
 800dce0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	3301      	adds	r3, #1
 800dce6:	2202      	movs	r2, #2
 800dce8:	701a      	strb	r2, [r3, #0]
      break;
 800dcea:	e0f2      	b.n	800ded2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	885b      	ldrh	r3, [r3, #2]
 800dcf0:	b2db      	uxtb	r3, r3
 800dcf2:	2b05      	cmp	r3, #5
 800dcf4:	f200 80ac 	bhi.w	800de50 <USBD_GetDescriptor+0x204>
 800dcf8:	a201      	add	r2, pc, #4	; (adr r2, 800dd00 <USBD_GetDescriptor+0xb4>)
 800dcfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcfe:	bf00      	nop
 800dd00:	0800dd19 	.word	0x0800dd19
 800dd04:	0800dd4d 	.word	0x0800dd4d
 800dd08:	0800dd81 	.word	0x0800dd81
 800dd0c:	0800ddb5 	.word	0x0800ddb5
 800dd10:	0800dde9 	.word	0x0800dde9
 800dd14:	0800de1d 	.word	0x0800de1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd1e:	685b      	ldr	r3, [r3, #4]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00b      	beq.n	800dd3c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd2a:	685b      	ldr	r3, [r3, #4]
 800dd2c:	687a      	ldr	r2, [r7, #4]
 800dd2e:	7c12      	ldrb	r2, [r2, #16]
 800dd30:	f107 0108 	add.w	r1, r7, #8
 800dd34:	4610      	mov	r0, r2
 800dd36:	4798      	blx	r3
 800dd38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd3a:	e091      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800dd3c:	6839      	ldr	r1, [r7, #0]
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 facb 	bl	800e2da <USBD_CtlError>
            err++;
 800dd44:	7afb      	ldrb	r3, [r7, #11]
 800dd46:	3301      	adds	r3, #1
 800dd48:	72fb      	strb	r3, [r7, #11]
          break;
 800dd4a:	e089      	b.n	800de60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd52:	689b      	ldr	r3, [r3, #8]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d00b      	beq.n	800dd70 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd5e:	689b      	ldr	r3, [r3, #8]
 800dd60:	687a      	ldr	r2, [r7, #4]
 800dd62:	7c12      	ldrb	r2, [r2, #16]
 800dd64:	f107 0108 	add.w	r1, r7, #8
 800dd68:	4610      	mov	r0, r2
 800dd6a:	4798      	blx	r3
 800dd6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd6e:	e077      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800dd70:	6839      	ldr	r1, [r7, #0]
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 fab1 	bl	800e2da <USBD_CtlError>
            err++;
 800dd78:	7afb      	ldrb	r3, [r7, #11]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	72fb      	strb	r3, [r7, #11]
          break;
 800dd7e:	e06f      	b.n	800de60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd86:	68db      	ldr	r3, [r3, #12]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d00b      	beq.n	800dda4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd92:	68db      	ldr	r3, [r3, #12]
 800dd94:	687a      	ldr	r2, [r7, #4]
 800dd96:	7c12      	ldrb	r2, [r2, #16]
 800dd98:	f107 0108 	add.w	r1, r7, #8
 800dd9c:	4610      	mov	r0, r2
 800dd9e:	4798      	blx	r3
 800dda0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dda2:	e05d      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800dda4:	6839      	ldr	r1, [r7, #0]
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f000 fa97 	bl	800e2da <USBD_CtlError>
            err++;
 800ddac:	7afb      	ldrb	r3, [r7, #11]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	72fb      	strb	r3, [r7, #11]
          break;
 800ddb2:	e055      	b.n	800de60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddba:	691b      	ldr	r3, [r3, #16]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d00b      	beq.n	800ddd8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddc6:	691b      	ldr	r3, [r3, #16]
 800ddc8:	687a      	ldr	r2, [r7, #4]
 800ddca:	7c12      	ldrb	r2, [r2, #16]
 800ddcc:	f107 0108 	add.w	r1, r7, #8
 800ddd0:	4610      	mov	r0, r2
 800ddd2:	4798      	blx	r3
 800ddd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddd6:	e043      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ddd8:	6839      	ldr	r1, [r7, #0]
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f000 fa7d 	bl	800e2da <USBD_CtlError>
            err++;
 800dde0:	7afb      	ldrb	r3, [r7, #11]
 800dde2:	3301      	adds	r3, #1
 800dde4:	72fb      	strb	r3, [r7, #11]
          break;
 800dde6:	e03b      	b.n	800de60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddee:	695b      	ldr	r3, [r3, #20]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d00b      	beq.n	800de0c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddfa:	695b      	ldr	r3, [r3, #20]
 800ddfc:	687a      	ldr	r2, [r7, #4]
 800ddfe:	7c12      	ldrb	r2, [r2, #16]
 800de00:	f107 0108 	add.w	r1, r7, #8
 800de04:	4610      	mov	r0, r2
 800de06:	4798      	blx	r3
 800de08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de0a:	e029      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800de0c:	6839      	ldr	r1, [r7, #0]
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fa63 	bl	800e2da <USBD_CtlError>
            err++;
 800de14:	7afb      	ldrb	r3, [r7, #11]
 800de16:	3301      	adds	r3, #1
 800de18:	72fb      	strb	r3, [r7, #11]
          break;
 800de1a:	e021      	b.n	800de60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de22:	699b      	ldr	r3, [r3, #24]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d00b      	beq.n	800de40 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de2e:	699b      	ldr	r3, [r3, #24]
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	7c12      	ldrb	r2, [r2, #16]
 800de34:	f107 0108 	add.w	r1, r7, #8
 800de38:	4610      	mov	r0, r2
 800de3a:	4798      	blx	r3
 800de3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de3e:	e00f      	b.n	800de60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800de40:	6839      	ldr	r1, [r7, #0]
 800de42:	6878      	ldr	r0, [r7, #4]
 800de44:	f000 fa49 	bl	800e2da <USBD_CtlError>
            err++;
 800de48:	7afb      	ldrb	r3, [r7, #11]
 800de4a:	3301      	adds	r3, #1
 800de4c:	72fb      	strb	r3, [r7, #11]
          break;
 800de4e:	e007      	b.n	800de60 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800de50:	6839      	ldr	r1, [r7, #0]
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f000 fa41 	bl	800e2da <USBD_CtlError>
          err++;
 800de58:	7afb      	ldrb	r3, [r7, #11]
 800de5a:	3301      	adds	r3, #1
 800de5c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800de5e:	bf00      	nop
      }
      break;
 800de60:	e037      	b.n	800ded2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	7c1b      	ldrb	r3, [r3, #16]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d109      	bne.n	800de7e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de72:	f107 0208 	add.w	r2, r7, #8
 800de76:	4610      	mov	r0, r2
 800de78:	4798      	blx	r3
 800de7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800de7c:	e029      	b.n	800ded2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800de7e:	6839      	ldr	r1, [r7, #0]
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 fa2a 	bl	800e2da <USBD_CtlError>
        err++;
 800de86:	7afb      	ldrb	r3, [r7, #11]
 800de88:	3301      	adds	r3, #1
 800de8a:	72fb      	strb	r3, [r7, #11]
      break;
 800de8c:	e021      	b.n	800ded2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	7c1b      	ldrb	r3, [r3, #16]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d10d      	bne.n	800deb2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de9e:	f107 0208 	add.w	r2, r7, #8
 800dea2:	4610      	mov	r0, r2
 800dea4:	4798      	blx	r3
 800dea6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	3301      	adds	r3, #1
 800deac:	2207      	movs	r2, #7
 800deae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800deb0:	e00f      	b.n	800ded2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800deb2:	6839      	ldr	r1, [r7, #0]
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f000 fa10 	bl	800e2da <USBD_CtlError>
        err++;
 800deba:	7afb      	ldrb	r3, [r7, #11]
 800debc:	3301      	adds	r3, #1
 800debe:	72fb      	strb	r3, [r7, #11]
      break;
 800dec0:	e007      	b.n	800ded2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800dec2:	6839      	ldr	r1, [r7, #0]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 fa08 	bl	800e2da <USBD_CtlError>
      err++;
 800deca:	7afb      	ldrb	r3, [r7, #11]
 800decc:	3301      	adds	r3, #1
 800dece:	72fb      	strb	r3, [r7, #11]
      break;
 800ded0:	bf00      	nop
  }

  if (err != 0U)
 800ded2:	7afb      	ldrb	r3, [r7, #11]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d11e      	bne.n	800df16 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	88db      	ldrh	r3, [r3, #6]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d016      	beq.n	800df0e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800dee0:	893b      	ldrh	r3, [r7, #8]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d00e      	beq.n	800df04 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	88da      	ldrh	r2, [r3, #6]
 800deea:	893b      	ldrh	r3, [r7, #8]
 800deec:	4293      	cmp	r3, r2
 800deee:	bf28      	it	cs
 800def0:	4613      	movcs	r3, r2
 800def2:	b29b      	uxth	r3, r3
 800def4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800def6:	893b      	ldrh	r3, [r7, #8]
 800def8:	461a      	mov	r2, r3
 800defa:	68f9      	ldr	r1, [r7, #12]
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f000 fa5d 	bl	800e3bc <USBD_CtlSendData>
 800df02:	e009      	b.n	800df18 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800df04:	6839      	ldr	r1, [r7, #0]
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f000 f9e7 	bl	800e2da <USBD_CtlError>
 800df0c:	e004      	b.n	800df18 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f000 faae 	bl	800e470 <USBD_CtlSendStatus>
 800df14:	e000      	b.n	800df18 <USBD_GetDescriptor+0x2cc>
    return;
 800df16:	bf00      	nop
  }
}
 800df18:	3710      	adds	r7, #16
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}
 800df1e:	bf00      	nop

0800df20 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b084      	sub	sp, #16
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
 800df28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	889b      	ldrh	r3, [r3, #4]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d131      	bne.n	800df96 <USBD_SetAddress+0x76>
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	88db      	ldrh	r3, [r3, #6]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d12d      	bne.n	800df96 <USBD_SetAddress+0x76>
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	885b      	ldrh	r3, [r3, #2]
 800df3e:	2b7f      	cmp	r3, #127	; 0x7f
 800df40:	d829      	bhi.n	800df96 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	885b      	ldrh	r3, [r3, #2]
 800df46:	b2db      	uxtb	r3, r3
 800df48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df54:	b2db      	uxtb	r3, r3
 800df56:	2b03      	cmp	r3, #3
 800df58:	d104      	bne.n	800df64 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800df5a:	6839      	ldr	r1, [r7, #0]
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 f9bc 	bl	800e2da <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df62:	e01d      	b.n	800dfa0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	7bfa      	ldrb	r2, [r7, #15]
 800df68:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800df6c:	7bfb      	ldrb	r3, [r7, #15]
 800df6e:	4619      	mov	r1, r3
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f000 ff05 	bl	800ed80 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800df76:	6878      	ldr	r0, [r7, #4]
 800df78:	f000 fa7a 	bl	800e470 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800df7c:	7bfb      	ldrb	r3, [r7, #15]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d004      	beq.n	800df8c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2202      	movs	r2, #2
 800df86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df8a:	e009      	b.n	800dfa0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	2201      	movs	r2, #1
 800df90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df94:	e004      	b.n	800dfa0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800df96:	6839      	ldr	r1, [r7, #0]
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f000 f99e 	bl	800e2da <USBD_CtlError>
  }
}
 800df9e:	bf00      	nop
 800dfa0:	bf00      	nop
 800dfa2:	3710      	adds	r7, #16
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	885b      	ldrh	r3, [r3, #2]
 800dfba:	b2da      	uxtb	r2, r3
 800dfbc:	4b4e      	ldr	r3, [pc, #312]	; (800e0f8 <USBD_SetConfig+0x150>)
 800dfbe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dfc0:	4b4d      	ldr	r3, [pc, #308]	; (800e0f8 <USBD_SetConfig+0x150>)
 800dfc2:	781b      	ldrb	r3, [r3, #0]
 800dfc4:	2b01      	cmp	r3, #1
 800dfc6:	d905      	bls.n	800dfd4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dfc8:	6839      	ldr	r1, [r7, #0]
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 f985 	bl	800e2da <USBD_CtlError>
    return USBD_FAIL;
 800dfd0:	2303      	movs	r3, #3
 800dfd2:	e08c      	b.n	800e0ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	d002      	beq.n	800dfe6 <USBD_SetConfig+0x3e>
 800dfe0:	2b03      	cmp	r3, #3
 800dfe2:	d029      	beq.n	800e038 <USBD_SetConfig+0x90>
 800dfe4:	e075      	b.n	800e0d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dfe6:	4b44      	ldr	r3, [pc, #272]	; (800e0f8 <USBD_SetConfig+0x150>)
 800dfe8:	781b      	ldrb	r3, [r3, #0]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d020      	beq.n	800e030 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dfee:	4b42      	ldr	r3, [pc, #264]	; (800e0f8 <USBD_SetConfig+0x150>)
 800dff0:	781b      	ldrb	r3, [r3, #0]
 800dff2:	461a      	mov	r2, r3
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dff8:	4b3f      	ldr	r3, [pc, #252]	; (800e0f8 <USBD_SetConfig+0x150>)
 800dffa:	781b      	ldrb	r3, [r3, #0]
 800dffc:	4619      	mov	r1, r3
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f7fe ffe7 	bl	800cfd2 <USBD_SetClassConfig>
 800e004:	4603      	mov	r3, r0
 800e006:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e008:	7bfb      	ldrb	r3, [r7, #15]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d008      	beq.n	800e020 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e00e:	6839      	ldr	r1, [r7, #0]
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f000 f962 	bl	800e2da <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2202      	movs	r2, #2
 800e01a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e01e:	e065      	b.n	800e0ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f000 fa25 	bl	800e470 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2203      	movs	r2, #3
 800e02a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e02e:	e05d      	b.n	800e0ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f000 fa1d 	bl	800e470 <USBD_CtlSendStatus>
      break;
 800e036:	e059      	b.n	800e0ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e038:	4b2f      	ldr	r3, [pc, #188]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d112      	bne.n	800e066 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2202      	movs	r2, #2
 800e044:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e048:	4b2b      	ldr	r3, [pc, #172]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	461a      	mov	r2, r3
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e052:	4b29      	ldr	r3, [pc, #164]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e054:	781b      	ldrb	r3, [r3, #0]
 800e056:	4619      	mov	r1, r3
 800e058:	6878      	ldr	r0, [r7, #4]
 800e05a:	f7fe ffd6 	bl	800d00a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f000 fa06 	bl	800e470 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e064:	e042      	b.n	800e0ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e066:	4b24      	ldr	r3, [pc, #144]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	461a      	mov	r2, r3
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	685b      	ldr	r3, [r3, #4]
 800e070:	429a      	cmp	r2, r3
 800e072:	d02a      	beq.n	800e0ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	685b      	ldr	r3, [r3, #4]
 800e078:	b2db      	uxtb	r3, r3
 800e07a:	4619      	mov	r1, r3
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f7fe ffc4 	bl	800d00a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e082:	4b1d      	ldr	r3, [pc, #116]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	461a      	mov	r2, r3
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e08c:	4b1a      	ldr	r3, [pc, #104]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	4619      	mov	r1, r3
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f7fe ff9d 	bl	800cfd2 <USBD_SetClassConfig>
 800e098:	4603      	mov	r3, r0
 800e09a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e09c:	7bfb      	ldrb	r3, [r7, #15]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d00f      	beq.n	800e0c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e0a2:	6839      	ldr	r1, [r7, #0]
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f000 f918 	bl	800e2da <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	b2db      	uxtb	r3, r3
 800e0b0:	4619      	mov	r1, r3
 800e0b2:	6878      	ldr	r0, [r7, #4]
 800e0b4:	f7fe ffa9 	bl	800d00a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2202      	movs	r2, #2
 800e0bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e0c0:	e014      	b.n	800e0ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f000 f9d4 	bl	800e470 <USBD_CtlSendStatus>
      break;
 800e0c8:	e010      	b.n	800e0ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f000 f9d0 	bl	800e470 <USBD_CtlSendStatus>
      break;
 800e0d0:	e00c      	b.n	800e0ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e0d2:	6839      	ldr	r1, [r7, #0]
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 f900 	bl	800e2da <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e0da:	4b07      	ldr	r3, [pc, #28]	; (800e0f8 <USBD_SetConfig+0x150>)
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	4619      	mov	r1, r3
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f7fe ff92 	bl	800d00a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e0e6:	2303      	movs	r3, #3
 800e0e8:	73fb      	strb	r3, [r7, #15]
      break;
 800e0ea:	bf00      	nop
  }

  return ret;
 800e0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	3710      	adds	r7, #16
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	bf00      	nop
 800e0f8:	20010810 	.word	0x20010810

0800e0fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b082      	sub	sp, #8
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	88db      	ldrh	r3, [r3, #6]
 800e10a:	2b01      	cmp	r3, #1
 800e10c:	d004      	beq.n	800e118 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e10e:	6839      	ldr	r1, [r7, #0]
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f000 f8e2 	bl	800e2da <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e116:	e023      	b.n	800e160 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	2b02      	cmp	r3, #2
 800e122:	dc02      	bgt.n	800e12a <USBD_GetConfig+0x2e>
 800e124:	2b00      	cmp	r3, #0
 800e126:	dc03      	bgt.n	800e130 <USBD_GetConfig+0x34>
 800e128:	e015      	b.n	800e156 <USBD_GetConfig+0x5a>
 800e12a:	2b03      	cmp	r3, #3
 800e12c:	d00b      	beq.n	800e146 <USBD_GetConfig+0x4a>
 800e12e:	e012      	b.n	800e156 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2200      	movs	r2, #0
 800e134:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	3308      	adds	r3, #8
 800e13a:	2201      	movs	r2, #1
 800e13c:	4619      	mov	r1, r3
 800e13e:	6878      	ldr	r0, [r7, #4]
 800e140:	f000 f93c 	bl	800e3bc <USBD_CtlSendData>
        break;
 800e144:	e00c      	b.n	800e160 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	3304      	adds	r3, #4
 800e14a:	2201      	movs	r2, #1
 800e14c:	4619      	mov	r1, r3
 800e14e:	6878      	ldr	r0, [r7, #4]
 800e150:	f000 f934 	bl	800e3bc <USBD_CtlSendData>
        break;
 800e154:	e004      	b.n	800e160 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e156:	6839      	ldr	r1, [r7, #0]
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f000 f8be 	bl	800e2da <USBD_CtlError>
        break;
 800e15e:	bf00      	nop
}
 800e160:	bf00      	nop
 800e162:	3708      	adds	r7, #8
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e178:	b2db      	uxtb	r3, r3
 800e17a:	3b01      	subs	r3, #1
 800e17c:	2b02      	cmp	r3, #2
 800e17e:	d81e      	bhi.n	800e1be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	88db      	ldrh	r3, [r3, #6]
 800e184:	2b02      	cmp	r3, #2
 800e186:	d004      	beq.n	800e192 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e188:	6839      	ldr	r1, [r7, #0]
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f000 f8a5 	bl	800e2da <USBD_CtlError>
        break;
 800e190:	e01a      	b.n	800e1c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2201      	movs	r2, #1
 800e196:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d005      	beq.n	800e1ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	68db      	ldr	r3, [r3, #12]
 800e1a6:	f043 0202 	orr.w	r2, r3, #2
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	330c      	adds	r3, #12
 800e1b2:	2202      	movs	r2, #2
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f000 f900 	bl	800e3bc <USBD_CtlSendData>
      break;
 800e1bc:	e004      	b.n	800e1c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e1be:	6839      	ldr	r1, [r7, #0]
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 f88a 	bl	800e2da <USBD_CtlError>
      break;
 800e1c6:	bf00      	nop
  }
}
 800e1c8:	bf00      	nop
 800e1ca:	3708      	adds	r7, #8
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
 800e1d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	885b      	ldrh	r3, [r3, #2]
 800e1de:	2b01      	cmp	r3, #1
 800e1e0:	d107      	bne.n	800e1f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 f940 	bl	800e470 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e1f0:	e013      	b.n	800e21a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	885b      	ldrh	r3, [r3, #2]
 800e1f6:	2b02      	cmp	r3, #2
 800e1f8:	d10b      	bne.n	800e212 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	889b      	ldrh	r3, [r3, #4]
 800e1fe:	0a1b      	lsrs	r3, r3, #8
 800e200:	b29b      	uxth	r3, r3
 800e202:	b2da      	uxtb	r2, r3
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f000 f930 	bl	800e470 <USBD_CtlSendStatus>
}
 800e210:	e003      	b.n	800e21a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e212:	6839      	ldr	r1, [r7, #0]
 800e214:	6878      	ldr	r0, [r7, #4]
 800e216:	f000 f860 	bl	800e2da <USBD_CtlError>
}
 800e21a:	bf00      	nop
 800e21c:	3708      	adds	r7, #8
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}

0800e222 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e222:	b580      	push	{r7, lr}
 800e224:	b082      	sub	sp, #8
 800e226:	af00      	add	r7, sp, #0
 800e228:	6078      	str	r0, [r7, #4]
 800e22a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e232:	b2db      	uxtb	r3, r3
 800e234:	3b01      	subs	r3, #1
 800e236:	2b02      	cmp	r3, #2
 800e238:	d80b      	bhi.n	800e252 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	885b      	ldrh	r3, [r3, #2]
 800e23e:	2b01      	cmp	r3, #1
 800e240:	d10c      	bne.n	800e25c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2200      	movs	r2, #0
 800e246:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f000 f910 	bl	800e470 <USBD_CtlSendStatus>
      }
      break;
 800e250:	e004      	b.n	800e25c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e252:	6839      	ldr	r1, [r7, #0]
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 f840 	bl	800e2da <USBD_CtlError>
      break;
 800e25a:	e000      	b.n	800e25e <USBD_ClrFeature+0x3c>
      break;
 800e25c:	bf00      	nop
  }
}
 800e25e:	bf00      	nop
 800e260:	3708      	adds	r7, #8
 800e262:	46bd      	mov	sp, r7
 800e264:	bd80      	pop	{r7, pc}

0800e266 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e266:	b580      	push	{r7, lr}
 800e268:	b084      	sub	sp, #16
 800e26a:	af00      	add	r7, sp, #0
 800e26c:	6078      	str	r0, [r7, #4]
 800e26e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	781a      	ldrb	r2, [r3, #0]
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	3301      	adds	r3, #1
 800e280:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	781a      	ldrb	r2, [r3, #0]
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	3301      	adds	r3, #1
 800e28e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e290:	68f8      	ldr	r0, [r7, #12]
 800e292:	f7ff fa41 	bl	800d718 <SWAPBYTE>
 800e296:	4603      	mov	r3, r0
 800e298:	461a      	mov	r2, r3
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	3301      	adds	r3, #1
 800e2a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	3301      	adds	r3, #1
 800e2a8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e2aa:	68f8      	ldr	r0, [r7, #12]
 800e2ac:	f7ff fa34 	bl	800d718 <SWAPBYTE>
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	3301      	adds	r3, #1
 800e2bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	3301      	adds	r3, #1
 800e2c2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f7ff fa27 	bl	800d718 <SWAPBYTE>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	80da      	strh	r2, [r3, #6]
}
 800e2d2:	bf00      	nop
 800e2d4:	3710      	adds	r7, #16
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd80      	pop	{r7, pc}

0800e2da <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2da:	b580      	push	{r7, lr}
 800e2dc:	b082      	sub	sp, #8
 800e2de:	af00      	add	r7, sp, #0
 800e2e0:	6078      	str	r0, [r7, #4]
 800e2e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e2e4:	2180      	movs	r1, #128	; 0x80
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 fce0 	bl	800ecac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e2ec:	2100      	movs	r1, #0
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fcdc 	bl	800ecac <USBD_LL_StallEP>
}
 800e2f4:	bf00      	nop
 800e2f6:	3708      	adds	r7, #8
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}

0800e2fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b086      	sub	sp, #24
 800e300:	af00      	add	r7, sp, #0
 800e302:	60f8      	str	r0, [r7, #12]
 800e304:	60b9      	str	r1, [r7, #8]
 800e306:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e308:	2300      	movs	r3, #0
 800e30a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d036      	beq.n	800e380 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e316:	6938      	ldr	r0, [r7, #16]
 800e318:	f000 f836 	bl	800e388 <USBD_GetLen>
 800e31c:	4603      	mov	r3, r0
 800e31e:	3301      	adds	r3, #1
 800e320:	b29b      	uxth	r3, r3
 800e322:	005b      	lsls	r3, r3, #1
 800e324:	b29a      	uxth	r2, r3
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e32a:	7dfb      	ldrb	r3, [r7, #23]
 800e32c:	68ba      	ldr	r2, [r7, #8]
 800e32e:	4413      	add	r3, r2
 800e330:	687a      	ldr	r2, [r7, #4]
 800e332:	7812      	ldrb	r2, [r2, #0]
 800e334:	701a      	strb	r2, [r3, #0]
  idx++;
 800e336:	7dfb      	ldrb	r3, [r7, #23]
 800e338:	3301      	adds	r3, #1
 800e33a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e33c:	7dfb      	ldrb	r3, [r7, #23]
 800e33e:	68ba      	ldr	r2, [r7, #8]
 800e340:	4413      	add	r3, r2
 800e342:	2203      	movs	r2, #3
 800e344:	701a      	strb	r2, [r3, #0]
  idx++;
 800e346:	7dfb      	ldrb	r3, [r7, #23]
 800e348:	3301      	adds	r3, #1
 800e34a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e34c:	e013      	b.n	800e376 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e34e:	7dfb      	ldrb	r3, [r7, #23]
 800e350:	68ba      	ldr	r2, [r7, #8]
 800e352:	4413      	add	r3, r2
 800e354:	693a      	ldr	r2, [r7, #16]
 800e356:	7812      	ldrb	r2, [r2, #0]
 800e358:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e35a:	693b      	ldr	r3, [r7, #16]
 800e35c:	3301      	adds	r3, #1
 800e35e:	613b      	str	r3, [r7, #16]
    idx++;
 800e360:	7dfb      	ldrb	r3, [r7, #23]
 800e362:	3301      	adds	r3, #1
 800e364:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e366:	7dfb      	ldrb	r3, [r7, #23]
 800e368:	68ba      	ldr	r2, [r7, #8]
 800e36a:	4413      	add	r3, r2
 800e36c:	2200      	movs	r2, #0
 800e36e:	701a      	strb	r2, [r3, #0]
    idx++;
 800e370:	7dfb      	ldrb	r3, [r7, #23]
 800e372:	3301      	adds	r3, #1
 800e374:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	781b      	ldrb	r3, [r3, #0]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d1e7      	bne.n	800e34e <USBD_GetString+0x52>
 800e37e:	e000      	b.n	800e382 <USBD_GetString+0x86>
    return;
 800e380:	bf00      	nop
  }
}
 800e382:	3718      	adds	r7, #24
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e388:	b480      	push	{r7}
 800e38a:	b085      	sub	sp, #20
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e390:	2300      	movs	r3, #0
 800e392:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e398:	e005      	b.n	800e3a6 <USBD_GetLen+0x1e>
  {
    len++;
 800e39a:	7bfb      	ldrb	r3, [r7, #15]
 800e39c:	3301      	adds	r3, #1
 800e39e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	781b      	ldrb	r3, [r3, #0]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d1f5      	bne.n	800e39a <USBD_GetLen+0x12>
  }

  return len;
 800e3ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	3714      	adds	r7, #20
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr

0800e3bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b084      	sub	sp, #16
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	60f8      	str	r0, [r7, #12]
 800e3c4:	60b9      	str	r1, [r7, #8]
 800e3c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	2202      	movs	r2, #2
 800e3cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	687a      	ldr	r2, [r7, #4]
 800e3d4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	68ba      	ldr	r2, [r7, #8]
 800e3e0:	2100      	movs	r1, #0
 800e3e2:	68f8      	ldr	r0, [r7, #12]
 800e3e4:	f000 fceb 	bl	800edbe <USBD_LL_Transmit>

  return USBD_OK;
 800e3e8:	2300      	movs	r3, #0
}
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	3710      	adds	r7, #16
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}

0800e3f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e3f2:	b580      	push	{r7, lr}
 800e3f4:	b084      	sub	sp, #16
 800e3f6:	af00      	add	r7, sp, #0
 800e3f8:	60f8      	str	r0, [r7, #12]
 800e3fa:	60b9      	str	r1, [r7, #8]
 800e3fc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	68ba      	ldr	r2, [r7, #8]
 800e402:	2100      	movs	r1, #0
 800e404:	68f8      	ldr	r0, [r7, #12]
 800e406:	f000 fcda 	bl	800edbe <USBD_LL_Transmit>

  return USBD_OK;
 800e40a:	2300      	movs	r3, #0
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	3710      	adds	r7, #16
 800e410:	46bd      	mov	sp, r7
 800e412:	bd80      	pop	{r7, pc}

0800e414 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b084      	sub	sp, #16
 800e418:	af00      	add	r7, sp, #0
 800e41a:	60f8      	str	r0, [r7, #12]
 800e41c:	60b9      	str	r1, [r7, #8]
 800e41e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2203      	movs	r2, #3
 800e424:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	687a      	ldr	r2, [r7, #4]
 800e434:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	68ba      	ldr	r2, [r7, #8]
 800e43c:	2100      	movs	r1, #0
 800e43e:	68f8      	ldr	r0, [r7, #12]
 800e440:	f000 fcde 	bl	800ee00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e444:	2300      	movs	r3, #0
}
 800e446:	4618      	mov	r0, r3
 800e448:	3710      	adds	r7, #16
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}

0800e44e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e44e:	b580      	push	{r7, lr}
 800e450:	b084      	sub	sp, #16
 800e452:	af00      	add	r7, sp, #0
 800e454:	60f8      	str	r0, [r7, #12]
 800e456:	60b9      	str	r1, [r7, #8]
 800e458:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	68ba      	ldr	r2, [r7, #8]
 800e45e:	2100      	movs	r1, #0
 800e460:	68f8      	ldr	r0, [r7, #12]
 800e462:	f000 fccd 	bl	800ee00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e466:	2300      	movs	r3, #0
}
 800e468:	4618      	mov	r0, r3
 800e46a:	3710      	adds	r7, #16
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}

0800e470 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b082      	sub	sp, #8
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2204      	movs	r2, #4
 800e47c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e480:	2300      	movs	r3, #0
 800e482:	2200      	movs	r2, #0
 800e484:	2100      	movs	r1, #0
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	f000 fc99 	bl	800edbe <USBD_LL_Transmit>

  return USBD_OK;
 800e48c:	2300      	movs	r3, #0
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3708      	adds	r7, #8
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}

0800e496 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e496:	b580      	push	{r7, lr}
 800e498:	b082      	sub	sp, #8
 800e49a:	af00      	add	r7, sp, #0
 800e49c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	2205      	movs	r2, #5
 800e4a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	2100      	movs	r1, #0
 800e4ac:	6878      	ldr	r0, [r7, #4]
 800e4ae:	f000 fca7 	bl	800ee00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4b2:	2300      	movs	r3, #0
}
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	3708      	adds	r7, #8
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	bd80      	pop	{r7, pc}

0800e4bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	4912      	ldr	r1, [pc, #72]	; (800e50c <MX_USB_DEVICE_Init+0x50>)
 800e4c4:	4812      	ldr	r0, [pc, #72]	; (800e510 <MX_USB_DEVICE_Init+0x54>)
 800e4c6:	f7fe fd07 	bl	800ced8 <USBD_Init>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d001      	beq.n	800e4d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e4d0:	f7f4 f97e 	bl	80027d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e4d4:	490f      	ldr	r1, [pc, #60]	; (800e514 <MX_USB_DEVICE_Init+0x58>)
 800e4d6:	480e      	ldr	r0, [pc, #56]	; (800e510 <MX_USB_DEVICE_Init+0x54>)
 800e4d8:	f7fe fd2e 	bl	800cf38 <USBD_RegisterClass>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d001      	beq.n	800e4e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e4e2:	f7f4 f975 	bl	80027d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e4e6:	490c      	ldr	r1, [pc, #48]	; (800e518 <MX_USB_DEVICE_Init+0x5c>)
 800e4e8:	4809      	ldr	r0, [pc, #36]	; (800e510 <MX_USB_DEVICE_Init+0x54>)
 800e4ea:	f7fe fc1f 	bl	800cd2c <USBD_CDC_RegisterInterface>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d001      	beq.n	800e4f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e4f4:	f7f4 f96c 	bl	80027d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e4f8:	4805      	ldr	r0, [pc, #20]	; (800e510 <MX_USB_DEVICE_Init+0x54>)
 800e4fa:	f7fe fd53 	bl	800cfa4 <USBD_Start>
 800e4fe:	4603      	mov	r3, r0
 800e500:	2b00      	cmp	r3, #0
 800e502:	d001      	beq.n	800e508 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e504:	f7f4 f964 	bl	80027d0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e508:	bf00      	nop
 800e50a:	bd80      	pop	{r7, pc}
 800e50c:	200000b4 	.word	0x200000b4
 800e510:	20010814 	.word	0x20010814
 800e514:	20000020 	.word	0x20000020
 800e518:	200000a0 	.word	0x200000a0

0800e51c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e520:	2200      	movs	r2, #0
 800e522:	4905      	ldr	r1, [pc, #20]	; (800e538 <CDC_Init_FS+0x1c>)
 800e524:	4805      	ldr	r0, [pc, #20]	; (800e53c <CDC_Init_FS+0x20>)
 800e526:	f7fe fc1b 	bl	800cd60 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e52a:	4905      	ldr	r1, [pc, #20]	; (800e540 <CDC_Init_FS+0x24>)
 800e52c:	4803      	ldr	r0, [pc, #12]	; (800e53c <CDC_Init_FS+0x20>)
 800e52e:	f7fe fc39 	bl	800cda4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e532:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e534:	4618      	mov	r0, r3
 800e536:	bd80      	pop	{r7, pc}
 800e538:	200112f0 	.word	0x200112f0
 800e53c:	20010814 	.word	0x20010814
 800e540:	20010af0 	.word	0x20010af0

0800e544 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e544:	b480      	push	{r7}
 800e546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e548:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	46bd      	mov	sp, r7
 800e54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e552:	4770      	bx	lr

0800e554 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e554:	b480      	push	{r7}
 800e556:	b083      	sub	sp, #12
 800e558:	af00      	add	r7, sp, #0
 800e55a:	4603      	mov	r3, r0
 800e55c:	6039      	str	r1, [r7, #0]
 800e55e:	71fb      	strb	r3, [r7, #7]
 800e560:	4613      	mov	r3, r2
 800e562:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e564:	79fb      	ldrb	r3, [r7, #7]
 800e566:	2b23      	cmp	r3, #35	; 0x23
 800e568:	d84a      	bhi.n	800e600 <CDC_Control_FS+0xac>
 800e56a:	a201      	add	r2, pc, #4	; (adr r2, 800e570 <CDC_Control_FS+0x1c>)
 800e56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e570:	0800e601 	.word	0x0800e601
 800e574:	0800e601 	.word	0x0800e601
 800e578:	0800e601 	.word	0x0800e601
 800e57c:	0800e601 	.word	0x0800e601
 800e580:	0800e601 	.word	0x0800e601
 800e584:	0800e601 	.word	0x0800e601
 800e588:	0800e601 	.word	0x0800e601
 800e58c:	0800e601 	.word	0x0800e601
 800e590:	0800e601 	.word	0x0800e601
 800e594:	0800e601 	.word	0x0800e601
 800e598:	0800e601 	.word	0x0800e601
 800e59c:	0800e601 	.word	0x0800e601
 800e5a0:	0800e601 	.word	0x0800e601
 800e5a4:	0800e601 	.word	0x0800e601
 800e5a8:	0800e601 	.word	0x0800e601
 800e5ac:	0800e601 	.word	0x0800e601
 800e5b0:	0800e601 	.word	0x0800e601
 800e5b4:	0800e601 	.word	0x0800e601
 800e5b8:	0800e601 	.word	0x0800e601
 800e5bc:	0800e601 	.word	0x0800e601
 800e5c0:	0800e601 	.word	0x0800e601
 800e5c4:	0800e601 	.word	0x0800e601
 800e5c8:	0800e601 	.word	0x0800e601
 800e5cc:	0800e601 	.word	0x0800e601
 800e5d0:	0800e601 	.word	0x0800e601
 800e5d4:	0800e601 	.word	0x0800e601
 800e5d8:	0800e601 	.word	0x0800e601
 800e5dc:	0800e601 	.word	0x0800e601
 800e5e0:	0800e601 	.word	0x0800e601
 800e5e4:	0800e601 	.word	0x0800e601
 800e5e8:	0800e601 	.word	0x0800e601
 800e5ec:	0800e601 	.word	0x0800e601
 800e5f0:	0800e601 	.word	0x0800e601
 800e5f4:	0800e601 	.word	0x0800e601
 800e5f8:	0800e601 	.word	0x0800e601
 800e5fc:	0800e601 	.word	0x0800e601
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e600:	bf00      	nop
  }

  return (USBD_OK);
 800e602:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e604:	4618      	mov	r0, r3
 800e606:	370c      	adds	r7, #12
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr

0800e610 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b082      	sub	sp, #8
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
 800e618:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e61a:	6879      	ldr	r1, [r7, #4]
 800e61c:	4805      	ldr	r0, [pc, #20]	; (800e634 <CDC_Receive_FS+0x24>)
 800e61e:	f7fe fbc1 	bl	800cda4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e622:	4804      	ldr	r0, [pc, #16]	; (800e634 <CDC_Receive_FS+0x24>)
 800e624:	f7fe fc22 	bl	800ce6c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e628:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3708      	adds	r7, #8
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}
 800e632:	bf00      	nop
 800e634:	20010814 	.word	0x20010814

0800e638 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b084      	sub	sp, #16
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	460b      	mov	r3, r1
 800e642:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e644:	2300      	movs	r3, #0
 800e646:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e648:	4b0d      	ldr	r3, [pc, #52]	; (800e680 <CDC_Transmit_FS+0x48>)
 800e64a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e64e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e656:	2b00      	cmp	r3, #0
 800e658:	d001      	beq.n	800e65e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e65a:	2301      	movs	r3, #1
 800e65c:	e00b      	b.n	800e676 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e65e:	887b      	ldrh	r3, [r7, #2]
 800e660:	461a      	mov	r2, r3
 800e662:	6879      	ldr	r1, [r7, #4]
 800e664:	4806      	ldr	r0, [pc, #24]	; (800e680 <CDC_Transmit_FS+0x48>)
 800e666:	f7fe fb7b 	bl	800cd60 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e66a:	4805      	ldr	r0, [pc, #20]	; (800e680 <CDC_Transmit_FS+0x48>)
 800e66c:	f7fe fbb8 	bl	800cde0 <USBD_CDC_TransmitPacket>
 800e670:	4603      	mov	r3, r0
 800e672:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e674:	7bfb      	ldrb	r3, [r7, #15]
}
 800e676:	4618      	mov	r0, r3
 800e678:	3710      	adds	r7, #16
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}
 800e67e:	bf00      	nop
 800e680:	20010814 	.word	0x20010814

0800e684 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e684:	b480      	push	{r7}
 800e686:	b087      	sub	sp, #28
 800e688:	af00      	add	r7, sp, #0
 800e68a:	60f8      	str	r0, [r7, #12]
 800e68c:	60b9      	str	r1, [r7, #8]
 800e68e:	4613      	mov	r3, r2
 800e690:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e692:	2300      	movs	r3, #0
 800e694:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e696:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	371c      	adds	r7, #28
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a4:	4770      	bx	lr
	...

0800e6a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6a8:	b480      	push	{r7}
 800e6aa:	b083      	sub	sp, #12
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	6039      	str	r1, [r7, #0]
 800e6b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	2212      	movs	r2, #18
 800e6b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e6ba:	4b03      	ldr	r3, [pc, #12]	; (800e6c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	370c      	adds	r7, #12
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c6:	4770      	bx	lr
 800e6c8:	200000d0 	.word	0x200000d0

0800e6cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	b083      	sub	sp, #12
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	6039      	str	r1, [r7, #0]
 800e6d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	2204      	movs	r2, #4
 800e6dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e6de:	4b03      	ldr	r3, [pc, #12]	; (800e6ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	370c      	adds	r7, #12
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ea:	4770      	bx	lr
 800e6ec:	200000e4 	.word	0x200000e4

0800e6f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b082      	sub	sp, #8
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	6039      	str	r1, [r7, #0]
 800e6fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e6fc:	79fb      	ldrb	r3, [r7, #7]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d105      	bne.n	800e70e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e702:	683a      	ldr	r2, [r7, #0]
 800e704:	4907      	ldr	r1, [pc, #28]	; (800e724 <USBD_FS_ProductStrDescriptor+0x34>)
 800e706:	4808      	ldr	r0, [pc, #32]	; (800e728 <USBD_FS_ProductStrDescriptor+0x38>)
 800e708:	f7ff fdf8 	bl	800e2fc <USBD_GetString>
 800e70c:	e004      	b.n	800e718 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e70e:	683a      	ldr	r2, [r7, #0]
 800e710:	4904      	ldr	r1, [pc, #16]	; (800e724 <USBD_FS_ProductStrDescriptor+0x34>)
 800e712:	4805      	ldr	r0, [pc, #20]	; (800e728 <USBD_FS_ProductStrDescriptor+0x38>)
 800e714:	f7ff fdf2 	bl	800e2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e718:	4b02      	ldr	r3, [pc, #8]	; (800e724 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	3708      	adds	r7, #8
 800e71e:	46bd      	mov	sp, r7
 800e720:	bd80      	pop	{r7, pc}
 800e722:	bf00      	nop
 800e724:	20011af0 	.word	0x20011af0
 800e728:	08012eb0 	.word	0x08012eb0

0800e72c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b082      	sub	sp, #8
 800e730:	af00      	add	r7, sp, #0
 800e732:	4603      	mov	r3, r0
 800e734:	6039      	str	r1, [r7, #0]
 800e736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e738:	683a      	ldr	r2, [r7, #0]
 800e73a:	4904      	ldr	r1, [pc, #16]	; (800e74c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e73c:	4804      	ldr	r0, [pc, #16]	; (800e750 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e73e:	f7ff fddd 	bl	800e2fc <USBD_GetString>
  return USBD_StrDesc;
 800e742:	4b02      	ldr	r3, [pc, #8]	; (800e74c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e744:	4618      	mov	r0, r3
 800e746:	3708      	adds	r7, #8
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	20011af0 	.word	0x20011af0
 800e750:	08012ec8 	.word	0x08012ec8

0800e754 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b082      	sub	sp, #8
 800e758:	af00      	add	r7, sp, #0
 800e75a:	4603      	mov	r3, r0
 800e75c:	6039      	str	r1, [r7, #0]
 800e75e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	221a      	movs	r2, #26
 800e764:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e766:	f000 f843 	bl	800e7f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e76a:	4b02      	ldr	r3, [pc, #8]	; (800e774 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	3708      	adds	r7, #8
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}
 800e774:	200000e8 	.word	0x200000e8

0800e778 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	4603      	mov	r3, r0
 800e780:	6039      	str	r1, [r7, #0]
 800e782:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e784:	79fb      	ldrb	r3, [r7, #7]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d105      	bne.n	800e796 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e78a:	683a      	ldr	r2, [r7, #0]
 800e78c:	4907      	ldr	r1, [pc, #28]	; (800e7ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800e78e:	4808      	ldr	r0, [pc, #32]	; (800e7b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e790:	f7ff fdb4 	bl	800e2fc <USBD_GetString>
 800e794:	e004      	b.n	800e7a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e796:	683a      	ldr	r2, [r7, #0]
 800e798:	4904      	ldr	r1, [pc, #16]	; (800e7ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800e79a:	4805      	ldr	r0, [pc, #20]	; (800e7b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e79c:	f7ff fdae 	bl	800e2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7a0:	4b02      	ldr	r3, [pc, #8]	; (800e7ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3708      	adds	r7, #8
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop
 800e7ac:	20011af0 	.word	0x20011af0
 800e7b0:	08012edc 	.word	0x08012edc

0800e7b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	6039      	str	r1, [r7, #0]
 800e7be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e7c0:	79fb      	ldrb	r3, [r7, #7]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d105      	bne.n	800e7d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7c6:	683a      	ldr	r2, [r7, #0]
 800e7c8:	4907      	ldr	r1, [pc, #28]	; (800e7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7ca:	4808      	ldr	r0, [pc, #32]	; (800e7ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7cc:	f7ff fd96 	bl	800e2fc <USBD_GetString>
 800e7d0:	e004      	b.n	800e7dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7d2:	683a      	ldr	r2, [r7, #0]
 800e7d4:	4904      	ldr	r1, [pc, #16]	; (800e7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7d6:	4805      	ldr	r0, [pc, #20]	; (800e7ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7d8:	f7ff fd90 	bl	800e2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7dc:	4b02      	ldr	r3, [pc, #8]	; (800e7e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3708      	adds	r7, #8
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}
 800e7e6:	bf00      	nop
 800e7e8:	20011af0 	.word	0x20011af0
 800e7ec:	08012ee8 	.word	0x08012ee8

0800e7f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b084      	sub	sp, #16
 800e7f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e7f6:	4b0f      	ldr	r3, [pc, #60]	; (800e834 <Get_SerialNum+0x44>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e7fc:	4b0e      	ldr	r3, [pc, #56]	; (800e838 <Get_SerialNum+0x48>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e802:	4b0e      	ldr	r3, [pc, #56]	; (800e83c <Get_SerialNum+0x4c>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e808:	68fa      	ldr	r2, [r7, #12]
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	4413      	add	r3, r2
 800e80e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d009      	beq.n	800e82a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e816:	2208      	movs	r2, #8
 800e818:	4909      	ldr	r1, [pc, #36]	; (800e840 <Get_SerialNum+0x50>)
 800e81a:	68f8      	ldr	r0, [r7, #12]
 800e81c:	f000 f814 	bl	800e848 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e820:	2204      	movs	r2, #4
 800e822:	4908      	ldr	r1, [pc, #32]	; (800e844 <Get_SerialNum+0x54>)
 800e824:	68b8      	ldr	r0, [r7, #8]
 800e826:	f000 f80f 	bl	800e848 <IntToUnicode>
  }
}
 800e82a:	bf00      	nop
 800e82c:	3710      	adds	r7, #16
 800e82e:	46bd      	mov	sp, r7
 800e830:	bd80      	pop	{r7, pc}
 800e832:	bf00      	nop
 800e834:	1fff7a10 	.word	0x1fff7a10
 800e838:	1fff7a14 	.word	0x1fff7a14
 800e83c:	1fff7a18 	.word	0x1fff7a18
 800e840:	200000ea 	.word	0x200000ea
 800e844:	200000fa 	.word	0x200000fa

0800e848 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e848:	b480      	push	{r7}
 800e84a:	b087      	sub	sp, #28
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	60f8      	str	r0, [r7, #12]
 800e850:	60b9      	str	r1, [r7, #8]
 800e852:	4613      	mov	r3, r2
 800e854:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e856:	2300      	movs	r3, #0
 800e858:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e85a:	2300      	movs	r3, #0
 800e85c:	75fb      	strb	r3, [r7, #23]
 800e85e:	e027      	b.n	800e8b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	0f1b      	lsrs	r3, r3, #28
 800e864:	2b09      	cmp	r3, #9
 800e866:	d80b      	bhi.n	800e880 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	0f1b      	lsrs	r3, r3, #28
 800e86c:	b2da      	uxtb	r2, r3
 800e86e:	7dfb      	ldrb	r3, [r7, #23]
 800e870:	005b      	lsls	r3, r3, #1
 800e872:	4619      	mov	r1, r3
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	440b      	add	r3, r1
 800e878:	3230      	adds	r2, #48	; 0x30
 800e87a:	b2d2      	uxtb	r2, r2
 800e87c:	701a      	strb	r2, [r3, #0]
 800e87e:	e00a      	b.n	800e896 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	0f1b      	lsrs	r3, r3, #28
 800e884:	b2da      	uxtb	r2, r3
 800e886:	7dfb      	ldrb	r3, [r7, #23]
 800e888:	005b      	lsls	r3, r3, #1
 800e88a:	4619      	mov	r1, r3
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	440b      	add	r3, r1
 800e890:	3237      	adds	r2, #55	; 0x37
 800e892:	b2d2      	uxtb	r2, r2
 800e894:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	011b      	lsls	r3, r3, #4
 800e89a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e89c:	7dfb      	ldrb	r3, [r7, #23]
 800e89e:	005b      	lsls	r3, r3, #1
 800e8a0:	3301      	adds	r3, #1
 800e8a2:	68ba      	ldr	r2, [r7, #8]
 800e8a4:	4413      	add	r3, r2
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e8aa:	7dfb      	ldrb	r3, [r7, #23]
 800e8ac:	3301      	adds	r3, #1
 800e8ae:	75fb      	strb	r3, [r7, #23]
 800e8b0:	7dfa      	ldrb	r2, [r7, #23]
 800e8b2:	79fb      	ldrb	r3, [r7, #7]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d3d3      	bcc.n	800e860 <IntToUnicode+0x18>
  }
}
 800e8b8:	bf00      	nop
 800e8ba:	bf00      	nop
 800e8bc:	371c      	adds	r7, #28
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr
	...

0800e8c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b08a      	sub	sp, #40	; 0x28
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e8d0:	f107 0314 	add.w	r3, r7, #20
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	601a      	str	r2, [r3, #0]
 800e8d8:	605a      	str	r2, [r3, #4]
 800e8da:	609a      	str	r2, [r3, #8]
 800e8dc:	60da      	str	r2, [r3, #12]
 800e8de:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e8e8:	d13a      	bne.n	800e960 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	613b      	str	r3, [r7, #16]
 800e8ee:	4b1e      	ldr	r3, [pc, #120]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e8f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8f2:	4a1d      	ldr	r2, [pc, #116]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e8f4:	f043 0301 	orr.w	r3, r3, #1
 800e8f8:	6313      	str	r3, [r2, #48]	; 0x30
 800e8fa:	4b1b      	ldr	r3, [pc, #108]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8fe:	f003 0301 	and.w	r3, r3, #1
 800e902:	613b      	str	r3, [r7, #16]
 800e904:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e906:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e90a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e90c:	2302      	movs	r3, #2
 800e90e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e910:	2300      	movs	r3, #0
 800e912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e914:	2303      	movs	r3, #3
 800e916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e918:	230a      	movs	r3, #10
 800e91a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e91c:	f107 0314 	add.w	r3, r7, #20
 800e920:	4619      	mov	r1, r3
 800e922:	4812      	ldr	r0, [pc, #72]	; (800e96c <HAL_PCD_MspInit+0xa4>)
 800e924:	f7f6 f8ea 	bl	8004afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e928:	4b0f      	ldr	r3, [pc, #60]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e92a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e92c:	4a0e      	ldr	r2, [pc, #56]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e92e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e932:	6353      	str	r3, [r2, #52]	; 0x34
 800e934:	2300      	movs	r3, #0
 800e936:	60fb      	str	r3, [r7, #12]
 800e938:	4b0b      	ldr	r3, [pc, #44]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e93a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e93c:	4a0a      	ldr	r2, [pc, #40]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e93e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e942:	6453      	str	r3, [r2, #68]	; 0x44
 800e944:	4b08      	ldr	r3, [pc, #32]	; (800e968 <HAL_PCD_MspInit+0xa0>)
 800e946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e94c:	60fb      	str	r3, [r7, #12]
 800e94e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e950:	2200      	movs	r2, #0
 800e952:	2100      	movs	r1, #0
 800e954:	2043      	movs	r0, #67	; 0x43
 800e956:	f7f5 fc8a 	bl	800426e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e95a:	2043      	movs	r0, #67	; 0x43
 800e95c:	f7f5 fca3 	bl	80042a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e960:	bf00      	nop
 800e962:	3728      	adds	r7, #40	; 0x28
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}
 800e968:	40023800 	.word	0x40023800
 800e96c:	40020000 	.word	0x40020000

0800e970 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b082      	sub	sp, #8
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e984:	4619      	mov	r1, r3
 800e986:	4610      	mov	r0, r2
 800e988:	f7fe fb59 	bl	800d03e <USBD_LL_SetupStage>
}
 800e98c:	bf00      	nop
 800e98e:	3708      	adds	r7, #8
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}

0800e994 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b082      	sub	sp, #8
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
 800e99c:	460b      	mov	r3, r1
 800e99e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e9a6:	78fa      	ldrb	r2, [r7, #3]
 800e9a8:	6879      	ldr	r1, [r7, #4]
 800e9aa:	4613      	mov	r3, r2
 800e9ac:	00db      	lsls	r3, r3, #3
 800e9ae:	4413      	add	r3, r2
 800e9b0:	009b      	lsls	r3, r3, #2
 800e9b2:	440b      	add	r3, r1
 800e9b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e9b8:	681a      	ldr	r2, [r3, #0]
 800e9ba:	78fb      	ldrb	r3, [r7, #3]
 800e9bc:	4619      	mov	r1, r3
 800e9be:	f7fe fb93 	bl	800d0e8 <USBD_LL_DataOutStage>
}
 800e9c2:	bf00      	nop
 800e9c4:	3708      	adds	r7, #8
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}

0800e9ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9ca:	b580      	push	{r7, lr}
 800e9cc:	b082      	sub	sp, #8
 800e9ce:	af00      	add	r7, sp, #0
 800e9d0:	6078      	str	r0, [r7, #4]
 800e9d2:	460b      	mov	r3, r1
 800e9d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e9dc:	78fa      	ldrb	r2, [r7, #3]
 800e9de:	6879      	ldr	r1, [r7, #4]
 800e9e0:	4613      	mov	r3, r2
 800e9e2:	00db      	lsls	r3, r3, #3
 800e9e4:	4413      	add	r3, r2
 800e9e6:	009b      	lsls	r3, r3, #2
 800e9e8:	440b      	add	r3, r1
 800e9ea:	334c      	adds	r3, #76	; 0x4c
 800e9ec:	681a      	ldr	r2, [r3, #0]
 800e9ee:	78fb      	ldrb	r3, [r7, #3]
 800e9f0:	4619      	mov	r1, r3
 800e9f2:	f7fe fc2c 	bl	800d24e <USBD_LL_DataInStage>
}
 800e9f6:	bf00      	nop
 800e9f8:	3708      	adds	r7, #8
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}

0800e9fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9fe:	b580      	push	{r7, lr}
 800ea00:	b082      	sub	sp, #8
 800ea02:	af00      	add	r7, sp, #0
 800ea04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f7fe fd60 	bl	800d4d2 <USBD_LL_SOF>
}
 800ea12:	bf00      	nop
 800ea14:	3708      	adds	r7, #8
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}

0800ea1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b084      	sub	sp, #16
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ea22:	2301      	movs	r3, #1
 800ea24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	68db      	ldr	r3, [r3, #12]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d102      	bne.n	800ea34 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ea2e:	2300      	movs	r3, #0
 800ea30:	73fb      	strb	r3, [r7, #15]
 800ea32:	e008      	b.n	800ea46 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	68db      	ldr	r3, [r3, #12]
 800ea38:	2b02      	cmp	r3, #2
 800ea3a:	d102      	bne.n	800ea42 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ea3c:	2301      	movs	r3, #1
 800ea3e:	73fb      	strb	r3, [r7, #15]
 800ea40:	e001      	b.n	800ea46 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ea42:	f7f3 fec5 	bl	80027d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ea4c:	7bfa      	ldrb	r2, [r7, #15]
 800ea4e:	4611      	mov	r1, r2
 800ea50:	4618      	mov	r0, r3
 800ea52:	f7fe fd00 	bl	800d456 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f7fe fca8 	bl	800d3b2 <USBD_LL_Reset>
}
 800ea62:	bf00      	nop
 800ea64:	3710      	adds	r7, #16
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}
	...

0800ea6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b082      	sub	sp, #8
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	f7fe fcfb 	bl	800d476 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	687a      	ldr	r2, [r7, #4]
 800ea8c:	6812      	ldr	r2, [r2, #0]
 800ea8e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ea92:	f043 0301 	orr.w	r3, r3, #1
 800ea96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	6a1b      	ldr	r3, [r3, #32]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d005      	beq.n	800eaac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eaa0:	4b04      	ldr	r3, [pc, #16]	; (800eab4 <HAL_PCD_SuspendCallback+0x48>)
 800eaa2:	691b      	ldr	r3, [r3, #16]
 800eaa4:	4a03      	ldr	r2, [pc, #12]	; (800eab4 <HAL_PCD_SuspendCallback+0x48>)
 800eaa6:	f043 0306 	orr.w	r3, r3, #6
 800eaaa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800eaac:	bf00      	nop
 800eaae:	3708      	adds	r7, #8
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}
 800eab4:	e000ed00 	.word	0xe000ed00

0800eab8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b082      	sub	sp, #8
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eac6:	4618      	mov	r0, r3
 800eac8:	f7fe fceb 	bl	800d4a2 <USBD_LL_Resume>
}
 800eacc:	bf00      	nop
 800eace:	3708      	adds	r7, #8
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b082      	sub	sp, #8
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	460b      	mov	r3, r1
 800eade:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eae6:	78fa      	ldrb	r2, [r7, #3]
 800eae8:	4611      	mov	r1, r2
 800eaea:	4618      	mov	r0, r3
 800eaec:	f7fe fd43 	bl	800d576 <USBD_LL_IsoOUTIncomplete>
}
 800eaf0:	bf00      	nop
 800eaf2:	3708      	adds	r7, #8
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}

0800eaf8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b082      	sub	sp, #8
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
 800eb00:	460b      	mov	r3, r1
 800eb02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eb0a:	78fa      	ldrb	r2, [r7, #3]
 800eb0c:	4611      	mov	r1, r2
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f7fe fcff 	bl	800d512 <USBD_LL_IsoINIncomplete>
}
 800eb14:	bf00      	nop
 800eb16:	3708      	adds	r7, #8
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b082      	sub	sp, #8
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f7fe fd55 	bl	800d5da <USBD_LL_DevConnected>
}
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7fe fd52 	bl	800d5f0 <USBD_LL_DevDisconnected>
}
 800eb4c:	bf00      	nop
 800eb4e:	3708      	adds	r7, #8
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b082      	sub	sp, #8
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	781b      	ldrb	r3, [r3, #0]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d13c      	bne.n	800ebde <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800eb64:	4a20      	ldr	r2, [pc, #128]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	4a1e      	ldr	r2, [pc, #120]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb70:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800eb74:	4b1c      	ldr	r3, [pc, #112]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb76:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800eb7a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800eb7c:	4b1a      	ldr	r3, [pc, #104]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb7e:	2204      	movs	r2, #4
 800eb80:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800eb82:	4b19      	ldr	r3, [pc, #100]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb84:	2202      	movs	r2, #2
 800eb86:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800eb88:	4b17      	ldr	r3, [pc, #92]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800eb8e:	4b16      	ldr	r3, [pc, #88]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb90:	2202      	movs	r2, #2
 800eb92:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800eb94:	4b14      	ldr	r3, [pc, #80]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb96:	2200      	movs	r2, #0
 800eb98:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800eb9a:	4b13      	ldr	r3, [pc, #76]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800eba0:	4b11      	ldr	r3, [pc, #68]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eba2:	2200      	movs	r2, #0
 800eba4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800eba6:	4b10      	ldr	r3, [pc, #64]	; (800ebe8 <USBD_LL_Init+0x94>)
 800eba8:	2200      	movs	r2, #0
 800ebaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ebac:	4b0e      	ldr	r3, [pc, #56]	; (800ebe8 <USBD_LL_Init+0x94>)
 800ebae:	2200      	movs	r2, #0
 800ebb0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ebb2:	480d      	ldr	r0, [pc, #52]	; (800ebe8 <USBD_LL_Init+0x94>)
 800ebb4:	f7f8 f968 	bl	8006e88 <HAL_PCD_Init>
 800ebb8:	4603      	mov	r3, r0
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d001      	beq.n	800ebc2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ebbe:	f7f3 fe07 	bl	80027d0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ebc2:	2180      	movs	r1, #128	; 0x80
 800ebc4:	4808      	ldr	r0, [pc, #32]	; (800ebe8 <USBD_LL_Init+0x94>)
 800ebc6:	f7f9 fbc0 	bl	800834a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ebca:	2240      	movs	r2, #64	; 0x40
 800ebcc:	2100      	movs	r1, #0
 800ebce:	4806      	ldr	r0, [pc, #24]	; (800ebe8 <USBD_LL_Init+0x94>)
 800ebd0:	f7f9 fb74 	bl	80082bc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ebd4:	2280      	movs	r2, #128	; 0x80
 800ebd6:	2101      	movs	r1, #1
 800ebd8:	4803      	ldr	r0, [pc, #12]	; (800ebe8 <USBD_LL_Init+0x94>)
 800ebda:	f7f9 fb6f 	bl	80082bc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ebde:	2300      	movs	r3, #0
}
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	3708      	adds	r7, #8
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	bd80      	pop	{r7, pc}
 800ebe8:	20011cf0 	.word	0x20011cf0

0800ebec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b084      	sub	sp, #16
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ec02:	4618      	mov	r0, r3
 800ec04:	f7f8 fa5d 	bl	80070c2 <HAL_PCD_Start>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec0c:	7bfb      	ldrb	r3, [r7, #15]
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f000 f942 	bl	800ee98 <USBD_Get_USB_Status>
 800ec14:	4603      	mov	r3, r0
 800ec16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec18:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	3710      	adds	r7, #16
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b084      	sub	sp, #16
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
 800ec2a:	4608      	mov	r0, r1
 800ec2c:	4611      	mov	r1, r2
 800ec2e:	461a      	mov	r2, r3
 800ec30:	4603      	mov	r3, r0
 800ec32:	70fb      	strb	r3, [r7, #3]
 800ec34:	460b      	mov	r3, r1
 800ec36:	70bb      	strb	r3, [r7, #2]
 800ec38:	4613      	mov	r3, r2
 800ec3a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec40:	2300      	movs	r3, #0
 800ec42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ec4a:	78bb      	ldrb	r3, [r7, #2]
 800ec4c:	883a      	ldrh	r2, [r7, #0]
 800ec4e:	78f9      	ldrb	r1, [r7, #3]
 800ec50:	f7f8 ff2e 	bl	8007ab0 <HAL_PCD_EP_Open>
 800ec54:	4603      	mov	r3, r0
 800ec56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec58:	7bfb      	ldrb	r3, [r7, #15]
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f000 f91c 	bl	800ee98 <USBD_Get_USB_Status>
 800ec60:	4603      	mov	r3, r0
 800ec62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec64:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec66:	4618      	mov	r0, r3
 800ec68:	3710      	adds	r7, #16
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}

0800ec6e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec6e:	b580      	push	{r7, lr}
 800ec70:	b084      	sub	sp, #16
 800ec72:	af00      	add	r7, sp, #0
 800ec74:	6078      	str	r0, [r7, #4]
 800ec76:	460b      	mov	r3, r1
 800ec78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ec88:	78fa      	ldrb	r2, [r7, #3]
 800ec8a:	4611      	mov	r1, r2
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	f7f8 ff77 	bl	8007b80 <HAL_PCD_EP_Close>
 800ec92:	4603      	mov	r3, r0
 800ec94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec96:	7bfb      	ldrb	r3, [r7, #15]
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f000 f8fd 	bl	800ee98 <USBD_Get_USB_Status>
 800ec9e:	4603      	mov	r3, r0
 800eca0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eca2:	7bbb      	ldrb	r3, [r7, #14]
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3710      	adds	r7, #16
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b084      	sub	sp, #16
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
 800ecb4:	460b      	mov	r3, r1
 800ecb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ecc6:	78fa      	ldrb	r2, [r7, #3]
 800ecc8:	4611      	mov	r1, r2
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7f9 f84f 	bl	8007d6e <HAL_PCD_EP_SetStall>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecd4:	7bfb      	ldrb	r3, [r7, #15]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f000 f8de 	bl	800ee98 <USBD_Get_USB_Status>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ece0:	7bbb      	ldrb	r3, [r7, #14]
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3710      	adds	r7, #16
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd80      	pop	{r7, pc}

0800ecea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecea:	b580      	push	{r7, lr}
 800ecec:	b084      	sub	sp, #16
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	6078      	str	r0, [r7, #4]
 800ecf2:	460b      	mov	r3, r1
 800ecf4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ed04:	78fa      	ldrb	r2, [r7, #3]
 800ed06:	4611      	mov	r1, r2
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f7f9 f894 	bl	8007e36 <HAL_PCD_EP_ClrStall>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed12:	7bfb      	ldrb	r3, [r7, #15]
 800ed14:	4618      	mov	r0, r3
 800ed16:	f000 f8bf 	bl	800ee98 <USBD_Get_USB_Status>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3710      	adds	r7, #16
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}

0800ed28 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b085      	sub	sp, #20
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	460b      	mov	r3, r1
 800ed32:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ed3a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ed3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	da0b      	bge.n	800ed5c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ed44:	78fb      	ldrb	r3, [r7, #3]
 800ed46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed4a:	68f9      	ldr	r1, [r7, #12]
 800ed4c:	4613      	mov	r3, r2
 800ed4e:	00db      	lsls	r3, r3, #3
 800ed50:	4413      	add	r3, r2
 800ed52:	009b      	lsls	r3, r3, #2
 800ed54:	440b      	add	r3, r1
 800ed56:	333e      	adds	r3, #62	; 0x3e
 800ed58:	781b      	ldrb	r3, [r3, #0]
 800ed5a:	e00b      	b.n	800ed74 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ed5c:	78fb      	ldrb	r3, [r7, #3]
 800ed5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed62:	68f9      	ldr	r1, [r7, #12]
 800ed64:	4613      	mov	r3, r2
 800ed66:	00db      	lsls	r3, r3, #3
 800ed68:	4413      	add	r3, r2
 800ed6a:	009b      	lsls	r3, r3, #2
 800ed6c:	440b      	add	r3, r1
 800ed6e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ed72:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ed74:	4618      	mov	r0, r3
 800ed76:	3714      	adds	r7, #20
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7e:	4770      	bx	lr

0800ed80 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b084      	sub	sp, #16
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
 800ed88:	460b      	mov	r3, r1
 800ed8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed90:	2300      	movs	r3, #0
 800ed92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ed9a:	78fa      	ldrb	r2, [r7, #3]
 800ed9c:	4611      	mov	r1, r2
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f7f8 fe61 	bl	8007a66 <HAL_PCD_SetAddress>
 800eda4:	4603      	mov	r3, r0
 800eda6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eda8:	7bfb      	ldrb	r3, [r7, #15]
 800edaa:	4618      	mov	r0, r3
 800edac:	f000 f874 	bl	800ee98 <USBD_Get_USB_Status>
 800edb0:	4603      	mov	r3, r0
 800edb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800edb4:	7bbb      	ldrb	r3, [r7, #14]
}
 800edb6:	4618      	mov	r0, r3
 800edb8:	3710      	adds	r7, #16
 800edba:	46bd      	mov	sp, r7
 800edbc:	bd80      	pop	{r7, pc}

0800edbe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800edbe:	b580      	push	{r7, lr}
 800edc0:	b086      	sub	sp, #24
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	60f8      	str	r0, [r7, #12]
 800edc6:	607a      	str	r2, [r7, #4]
 800edc8:	603b      	str	r3, [r7, #0]
 800edca:	460b      	mov	r3, r1
 800edcc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edce:	2300      	movs	r3, #0
 800edd0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edd2:	2300      	movs	r3, #0
 800edd4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eddc:	7af9      	ldrb	r1, [r7, #11]
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	687a      	ldr	r2, [r7, #4]
 800ede2:	f7f8 ff7a 	bl	8007cda <HAL_PCD_EP_Transmit>
 800ede6:	4603      	mov	r3, r0
 800ede8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edea:	7dfb      	ldrb	r3, [r7, #23]
 800edec:	4618      	mov	r0, r3
 800edee:	f000 f853 	bl	800ee98 <USBD_Get_USB_Status>
 800edf2:	4603      	mov	r3, r0
 800edf4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800edf6:	7dbb      	ldrb	r3, [r7, #22]
}
 800edf8:	4618      	mov	r0, r3
 800edfa:	3718      	adds	r7, #24
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	607a      	str	r2, [r7, #4]
 800ee0a:	603b      	str	r3, [r7, #0]
 800ee0c:	460b      	mov	r3, r1
 800ee0e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee10:	2300      	movs	r3, #0
 800ee12:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee14:	2300      	movs	r3, #0
 800ee16:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ee1e:	7af9      	ldrb	r1, [r7, #11]
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	687a      	ldr	r2, [r7, #4]
 800ee24:	f7f8 fef6 	bl	8007c14 <HAL_PCD_EP_Receive>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee2c:	7dfb      	ldrb	r3, [r7, #23]
 800ee2e:	4618      	mov	r0, r3
 800ee30:	f000 f832 	bl	800ee98 <USBD_Get_USB_Status>
 800ee34:	4603      	mov	r3, r0
 800ee36:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee38:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	3718      	adds	r7, #24
 800ee3e:	46bd      	mov	sp, r7
 800ee40:	bd80      	pop	{r7, pc}

0800ee42 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee42:	b580      	push	{r7, lr}
 800ee44:	b082      	sub	sp, #8
 800ee46:	af00      	add	r7, sp, #0
 800ee48:	6078      	str	r0, [r7, #4]
 800ee4a:	460b      	mov	r3, r1
 800ee4c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee54:	78fa      	ldrb	r2, [r7, #3]
 800ee56:	4611      	mov	r1, r2
 800ee58:	4618      	mov	r0, r3
 800ee5a:	f7f8 ff26 	bl	8007caa <HAL_PCD_EP_GetRxCount>
 800ee5e:	4603      	mov	r3, r0
}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3708      	adds	r7, #8
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}

0800ee68 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b083      	sub	sp, #12
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ee70:	4b03      	ldr	r3, [pc, #12]	; (800ee80 <USBD_static_malloc+0x18>)
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	370c      	adds	r7, #12
 800ee76:	46bd      	mov	sp, r7
 800ee78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7c:	4770      	bx	lr
 800ee7e:	bf00      	nop
 800ee80:	200121fc 	.word	0x200121fc

0800ee84 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]

}
 800ee8c:	bf00      	nop
 800ee8e:	370c      	adds	r7, #12
 800ee90:	46bd      	mov	sp, r7
 800ee92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee96:	4770      	bx	lr

0800ee98 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b085      	sub	sp, #20
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	4603      	mov	r3, r0
 800eea0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eea2:	2300      	movs	r3, #0
 800eea4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800eea6:	79fb      	ldrb	r3, [r7, #7]
 800eea8:	2b03      	cmp	r3, #3
 800eeaa:	d817      	bhi.n	800eedc <USBD_Get_USB_Status+0x44>
 800eeac:	a201      	add	r2, pc, #4	; (adr r2, 800eeb4 <USBD_Get_USB_Status+0x1c>)
 800eeae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb2:	bf00      	nop
 800eeb4:	0800eec5 	.word	0x0800eec5
 800eeb8:	0800eecb 	.word	0x0800eecb
 800eebc:	0800eed1 	.word	0x0800eed1
 800eec0:	0800eed7 	.word	0x0800eed7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eec4:	2300      	movs	r3, #0
 800eec6:	73fb      	strb	r3, [r7, #15]
    break;
 800eec8:	e00b      	b.n	800eee2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eeca:	2303      	movs	r3, #3
 800eecc:	73fb      	strb	r3, [r7, #15]
    break;
 800eece:	e008      	b.n	800eee2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eed0:	2301      	movs	r3, #1
 800eed2:	73fb      	strb	r3, [r7, #15]
    break;
 800eed4:	e005      	b.n	800eee2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eed6:	2303      	movs	r3, #3
 800eed8:	73fb      	strb	r3, [r7, #15]
    break;
 800eeda:	e002      	b.n	800eee2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eedc:	2303      	movs	r3, #3
 800eede:	73fb      	strb	r3, [r7, #15]
    break;
 800eee0:	bf00      	nop
  }
  return usb_status;
 800eee2:	7bfb      	ldrb	r3, [r7, #15]
}
 800eee4:	4618      	mov	r0, r3
 800eee6:	3714      	adds	r7, #20
 800eee8:	46bd      	mov	sp, r7
 800eeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeee:	4770      	bx	lr

0800eef0 <arm_rfft_fast_init_f32>:
 800eef0:	084b      	lsrs	r3, r1, #1
 800eef2:	2b80      	cmp	r3, #128	; 0x80
 800eef4:	b410      	push	{r4}
 800eef6:	8201      	strh	r1, [r0, #16]
 800eef8:	8003      	strh	r3, [r0, #0]
 800eefa:	d046      	beq.n	800ef8a <arm_rfft_fast_init_f32+0x9a>
 800eefc:	d916      	bls.n	800ef2c <arm_rfft_fast_init_f32+0x3c>
 800eefe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ef02:	d03c      	beq.n	800ef7e <arm_rfft_fast_init_f32+0x8e>
 800ef04:	d928      	bls.n	800ef58 <arm_rfft_fast_init_f32+0x68>
 800ef06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ef0a:	d01f      	beq.n	800ef4c <arm_rfft_fast_init_f32+0x5c>
 800ef0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef10:	d112      	bne.n	800ef38 <arm_rfft_fast_init_f32+0x48>
 800ef12:	4920      	ldr	r1, [pc, #128]	; (800ef94 <arm_rfft_fast_init_f32+0xa4>)
 800ef14:	4a20      	ldr	r2, [pc, #128]	; (800ef98 <arm_rfft_fast_init_f32+0xa8>)
 800ef16:	4b21      	ldr	r3, [pc, #132]	; (800ef9c <arm_rfft_fast_init_f32+0xac>)
 800ef18:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800ef1c:	8184      	strh	r4, [r0, #12]
 800ef1e:	6081      	str	r1, [r0, #8]
 800ef20:	6042      	str	r2, [r0, #4]
 800ef22:	6143      	str	r3, [r0, #20]
 800ef24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef28:	2000      	movs	r0, #0
 800ef2a:	4770      	bx	lr
 800ef2c:	2b20      	cmp	r3, #32
 800ef2e:	d01c      	beq.n	800ef6a <arm_rfft_fast_init_f32+0x7a>
 800ef30:	2b40      	cmp	r3, #64	; 0x40
 800ef32:	d006      	beq.n	800ef42 <arm_rfft_fast_init_f32+0x52>
 800ef34:	2b10      	cmp	r3, #16
 800ef36:	d01d      	beq.n	800ef74 <arm_rfft_fast_init_f32+0x84>
 800ef38:	f04f 30ff 	mov.w	r0, #4294967295
 800ef3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef40:	4770      	bx	lr
 800ef42:	2438      	movs	r4, #56	; 0x38
 800ef44:	4916      	ldr	r1, [pc, #88]	; (800efa0 <arm_rfft_fast_init_f32+0xb0>)
 800ef46:	4a17      	ldr	r2, [pc, #92]	; (800efa4 <arm_rfft_fast_init_f32+0xb4>)
 800ef48:	4b17      	ldr	r3, [pc, #92]	; (800efa8 <arm_rfft_fast_init_f32+0xb8>)
 800ef4a:	e7e7      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef4c:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800ef50:	4916      	ldr	r1, [pc, #88]	; (800efac <arm_rfft_fast_init_f32+0xbc>)
 800ef52:	4a17      	ldr	r2, [pc, #92]	; (800efb0 <arm_rfft_fast_init_f32+0xc0>)
 800ef54:	4b17      	ldr	r3, [pc, #92]	; (800efb4 <arm_rfft_fast_init_f32+0xc4>)
 800ef56:	e7e1      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ef5c:	d1ec      	bne.n	800ef38 <arm_rfft_fast_init_f32+0x48>
 800ef5e:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800ef62:	4915      	ldr	r1, [pc, #84]	; (800efb8 <arm_rfft_fast_init_f32+0xc8>)
 800ef64:	4a15      	ldr	r2, [pc, #84]	; (800efbc <arm_rfft_fast_init_f32+0xcc>)
 800ef66:	4b16      	ldr	r3, [pc, #88]	; (800efc0 <arm_rfft_fast_init_f32+0xd0>)
 800ef68:	e7d8      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef6a:	2430      	movs	r4, #48	; 0x30
 800ef6c:	4915      	ldr	r1, [pc, #84]	; (800efc4 <arm_rfft_fast_init_f32+0xd4>)
 800ef6e:	4a16      	ldr	r2, [pc, #88]	; (800efc8 <arm_rfft_fast_init_f32+0xd8>)
 800ef70:	4b16      	ldr	r3, [pc, #88]	; (800efcc <arm_rfft_fast_init_f32+0xdc>)
 800ef72:	e7d3      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef74:	2414      	movs	r4, #20
 800ef76:	4916      	ldr	r1, [pc, #88]	; (800efd0 <arm_rfft_fast_init_f32+0xe0>)
 800ef78:	4a16      	ldr	r2, [pc, #88]	; (800efd4 <arm_rfft_fast_init_f32+0xe4>)
 800ef7a:	4b17      	ldr	r3, [pc, #92]	; (800efd8 <arm_rfft_fast_init_f32+0xe8>)
 800ef7c:	e7ce      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef7e:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800ef82:	4916      	ldr	r1, [pc, #88]	; (800efdc <arm_rfft_fast_init_f32+0xec>)
 800ef84:	4a16      	ldr	r2, [pc, #88]	; (800efe0 <arm_rfft_fast_init_f32+0xf0>)
 800ef86:	4b17      	ldr	r3, [pc, #92]	; (800efe4 <arm_rfft_fast_init_f32+0xf4>)
 800ef88:	e7c8      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef8a:	24d0      	movs	r4, #208	; 0xd0
 800ef8c:	4916      	ldr	r1, [pc, #88]	; (800efe8 <arm_rfft_fast_init_f32+0xf8>)
 800ef8e:	4a17      	ldr	r2, [pc, #92]	; (800efec <arm_rfft_fast_init_f32+0xfc>)
 800ef90:	4b17      	ldr	r3, [pc, #92]	; (800eff0 <arm_rfft_fast_init_f32+0x100>)
 800ef92:	e7c3      	b.n	800ef1c <arm_rfft_fast_init_f32+0x2c>
 800ef94:	08021d78 	.word	0x08021d78
 800ef98:	08012f70 	.word	0x08012f70
 800ef9c:	080190e0 	.word	0x080190e0
 800efa0:	08017070 	.word	0x08017070
 800efa4:	08023b38 	.word	0x08023b38
 800efa8:	08026028 	.word	0x08026028
 800efac:	0801fa60 	.word	0x0801fa60
 800efb0:	0801d960 	.word	0x0801d960
 800efb4:	080170e0 	.word	0x080170e0
 800efb8:	08025cb8 	.word	0x08025cb8
 800efbc:	0801d0e0 	.word	0x0801d0e0
 800efc0:	08023d38 	.word	0x08023d38
 800efc4:	08020918 	.word	0x08020918
 800efc8:	0801f960 	.word	0x0801f960
 800efcc:	08016f70 	.word	0x08016f70
 800efd0:	08020870 	.word	0x08020870
 800efd4:	0801d8e0 	.word	0x0801d8e0
 800efd8:	08020898 	.word	0x08020898
 800efdc:	08024538 	.word	0x08024538
 800efe0:	08020d78 	.word	0x08020d78
 800efe4:	080248b8 	.word	0x080248b8
 800efe8:	08026228 	.word	0x08026228
 800efec:	08020978 	.word	0x08020978
 800eff0:	080258b8 	.word	0x080258b8

0800eff4 <arm_rfft_fast_f32>:
 800eff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eff8:	8a06      	ldrh	r6, [r0, #16]
 800effa:	0876      	lsrs	r6, r6, #1
 800effc:	4607      	mov	r7, r0
 800effe:	4615      	mov	r5, r2
 800f000:	8006      	strh	r6, [r0, #0]
 800f002:	460c      	mov	r4, r1
 800f004:	2b00      	cmp	r3, #0
 800f006:	d15c      	bne.n	800f0c2 <arm_rfft_fast_f32+0xce>
 800f008:	461a      	mov	r2, r3
 800f00a:	2301      	movs	r3, #1
 800f00c:	f000 fbe4 	bl	800f7d8 <arm_cfft_f32>
 800f010:	edd4 7a00 	vldr	s15, [r4]
 800f014:	ed94 7a01 	vldr	s14, [r4, #4]
 800f018:	883e      	ldrh	r6, [r7, #0]
 800f01a:	6978      	ldr	r0, [r7, #20]
 800f01c:	ee37 7a07 	vadd.f32	s14, s14, s14
 800f020:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f024:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 800f028:	ee77 6a87 	vadd.f32	s13, s15, s14
 800f02c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f030:	3e01      	subs	r6, #1
 800f032:	ee26 7a83 	vmul.f32	s14, s13, s6
 800f036:	ee67 7a83 	vmul.f32	s15, s15, s6
 800f03a:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800f03e:	ed85 7a00 	vstr	s14, [r5]
 800f042:	edc5 7a01 	vstr	s15, [r5, #4]
 800f046:	3010      	adds	r0, #16
 800f048:	f105 0210 	add.w	r2, r5, #16
 800f04c:	3b08      	subs	r3, #8
 800f04e:	f104 0110 	add.w	r1, r4, #16
 800f052:	ed93 7a02 	vldr	s14, [r3, #8]
 800f056:	ed51 6a02 	vldr	s13, [r1, #-8]
 800f05a:	ed10 6a02 	vldr	s12, [r0, #-8]
 800f05e:	edd3 3a03 	vldr	s7, [r3, #12]
 800f062:	ed11 5a01 	vldr	s10, [r1, #-4]
 800f066:	ed50 5a01 	vldr	s11, [r0, #-4]
 800f06a:	ee77 7a66 	vsub.f32	s15, s14, s13
 800f06e:	ee77 4a26 	vadd.f32	s9, s14, s13
 800f072:	ee33 4a85 	vadd.f32	s8, s7, s10
 800f076:	ee66 6a27 	vmul.f32	s13, s12, s15
 800f07a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800f07e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800f082:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800f086:	ee77 7a05 	vadd.f32	s15, s14, s10
 800f08a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800f08e:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f092:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f096:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800f09a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800f09e:	ee27 7a03 	vmul.f32	s14, s14, s6
 800f0a2:	3e01      	subs	r6, #1
 800f0a4:	ed02 7a02 	vstr	s14, [r2, #-8]
 800f0a8:	ed42 7a01 	vstr	s15, [r2, #-4]
 800f0ac:	f1a3 0308 	sub.w	r3, r3, #8
 800f0b0:	f101 0108 	add.w	r1, r1, #8
 800f0b4:	f100 0008 	add.w	r0, r0, #8
 800f0b8:	f102 0208 	add.w	r2, r2, #8
 800f0bc:	d1c9      	bne.n	800f052 <arm_rfft_fast_f32+0x5e>
 800f0be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0c2:	edd1 7a00 	vldr	s15, [r1]
 800f0c6:	edd1 6a01 	vldr	s13, [r1, #4]
 800f0ca:	6941      	ldr	r1, [r0, #20]
 800f0cc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f0d0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f0d4:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800f0d8:	ee27 7a23 	vmul.f32	s14, s14, s7
 800f0dc:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800f0e0:	3e01      	subs	r6, #1
 800f0e2:	ed82 7a00 	vstr	s14, [r2]
 800f0e6:	edc2 7a01 	vstr	s15, [r2, #4]
 800f0ea:	00f0      	lsls	r0, r6, #3
 800f0ec:	b3ee      	cbz	r6, 800f16a <arm_rfft_fast_f32+0x176>
 800f0ee:	3808      	subs	r0, #8
 800f0f0:	f101 0e10 	add.w	lr, r1, #16
 800f0f4:	4420      	add	r0, r4
 800f0f6:	f104 0110 	add.w	r1, r4, #16
 800f0fa:	f102 0c10 	add.w	ip, r2, #16
 800f0fe:	ed90 7a02 	vldr	s14, [r0, #8]
 800f102:	ed51 6a02 	vldr	s13, [r1, #-8]
 800f106:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800f10a:	ed90 4a03 	vldr	s8, [r0, #12]
 800f10e:	ed11 5a01 	vldr	s10, [r1, #-4]
 800f112:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800f116:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800f11a:	ee74 4a05 	vadd.f32	s9, s8, s10
 800f11e:	ee26 3a27 	vmul.f32	s6, s12, s15
 800f122:	ee77 6a26 	vadd.f32	s13, s14, s13
 800f126:	ee35 5a44 	vsub.f32	s10, s10, s8
 800f12a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800f12e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800f132:	ee77 7a05 	vadd.f32	s15, s14, s10
 800f136:	ee26 6a24 	vmul.f32	s12, s12, s9
 800f13a:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800f13e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f142:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800f146:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800f14a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800f14e:	3e01      	subs	r6, #1
 800f150:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800f154:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800f158:	f1a0 0008 	sub.w	r0, r0, #8
 800f15c:	f101 0108 	add.w	r1, r1, #8
 800f160:	f10e 0e08 	add.w	lr, lr, #8
 800f164:	f10c 0c08 	add.w	ip, ip, #8
 800f168:	d1c9      	bne.n	800f0fe <arm_rfft_fast_f32+0x10a>
 800f16a:	461a      	mov	r2, r3
 800f16c:	4629      	mov	r1, r5
 800f16e:	4638      	mov	r0, r7
 800f170:	2301      	movs	r3, #1
 800f172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f176:	f000 bb2f 	b.w	800f7d8 <arm_cfft_f32>
 800f17a:	bf00      	nop

0800f17c <arm_cfft_radix8by2_f32>:
 800f17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f180:	ed2d 8b08 	vpush	{d8-d11}
 800f184:	4607      	mov	r7, r0
 800f186:	4608      	mov	r0, r1
 800f188:	f8b7 e000 	ldrh.w	lr, [r7]
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800f192:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800f196:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800f19a:	f000 80b0 	beq.w	800f2fe <arm_cfft_radix8by2_f32+0x182>
 800f19e:	008b      	lsls	r3, r1, #2
 800f1a0:	3310      	adds	r3, #16
 800f1a2:	18c6      	adds	r6, r0, r3
 800f1a4:	3210      	adds	r2, #16
 800f1a6:	4443      	add	r3, r8
 800f1a8:	f100 0510 	add.w	r5, r0, #16
 800f1ac:	f108 0410 	add.w	r4, r8, #16
 800f1b0:	ed54 1a04 	vldr	s3, [r4, #-16]
 800f1b4:	ed54 6a03 	vldr	s13, [r4, #-12]
 800f1b8:	ed13 4a04 	vldr	s8, [r3, #-16]
 800f1bc:	ed53 3a03 	vldr	s7, [r3, #-12]
 800f1c0:	ed53 5a02 	vldr	s11, [r3, #-8]
 800f1c4:	ed13 5a01 	vldr	s10, [r3, #-4]
 800f1c8:	ed14 0a02 	vldr	s0, [r4, #-8]
 800f1cc:	ed54 7a01 	vldr	s15, [r4, #-4]
 800f1d0:	ed16 2a04 	vldr	s4, [r6, #-16]
 800f1d4:	ed56 2a03 	vldr	s5, [r6, #-12]
 800f1d8:	ed15 6a03 	vldr	s12, [r5, #-12]
 800f1dc:	ed15 7a01 	vldr	s14, [r5, #-4]
 800f1e0:	ed15 3a04 	vldr	s6, [r5, #-16]
 800f1e4:	ed56 0a02 	vldr	s1, [r6, #-8]
 800f1e8:	ed16 1a01 	vldr	s2, [r6, #-4]
 800f1ec:	ed55 4a02 	vldr	s9, [r5, #-8]
 800f1f0:	ee73 ba21 	vadd.f32	s23, s6, s3
 800f1f4:	ee36 ba26 	vadd.f32	s22, s12, s13
 800f1f8:	ee37 aa27 	vadd.f32	s20, s14, s15
 800f1fc:	ee72 9a04 	vadd.f32	s19, s4, s8
 800f200:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800f204:	ee31 8a05 	vadd.f32	s16, s2, s10
 800f208:	ee74 aa80 	vadd.f32	s21, s9, s0
 800f20c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800f210:	ed45 ba04 	vstr	s23, [r5, #-16]
 800f214:	ed05 ba03 	vstr	s22, [r5, #-12]
 800f218:	ed45 aa02 	vstr	s21, [r5, #-8]
 800f21c:	ed05 aa01 	vstr	s20, [r5, #-4]
 800f220:	ed06 8a01 	vstr	s16, [r6, #-4]
 800f224:	ed46 9a04 	vstr	s19, [r6, #-16]
 800f228:	ed06 9a03 	vstr	s18, [r6, #-12]
 800f22c:	ed46 8a02 	vstr	s17, [r6, #-8]
 800f230:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f234:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800f238:	ed12 6a03 	vldr	s12, [r2, #-12]
 800f23c:	ed52 2a04 	vldr	s5, [r2, #-16]
 800f240:	ee33 3a61 	vsub.f32	s6, s6, s3
 800f244:	ee34 4a42 	vsub.f32	s8, s8, s4
 800f248:	ee26 8a86 	vmul.f32	s16, s13, s12
 800f24c:	ee24 2a06 	vmul.f32	s4, s8, s12
 800f250:	ee63 1a22 	vmul.f32	s3, s6, s5
 800f254:	ee24 4a22 	vmul.f32	s8, s8, s5
 800f258:	ee23 3a06 	vmul.f32	s6, s6, s12
 800f25c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800f260:	ee23 6a86 	vmul.f32	s12, s7, s12
 800f264:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800f268:	ee36 6a04 	vadd.f32	s12, s12, s8
 800f26c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800f270:	ee72 3a63 	vsub.f32	s7, s4, s7
 800f274:	ee71 2a88 	vadd.f32	s5, s3, s16
 800f278:	ed44 6a03 	vstr	s13, [r4, #-12]
 800f27c:	ed44 2a04 	vstr	s5, [r4, #-16]
 800f280:	ed43 3a04 	vstr	s7, [r3, #-16]
 800f284:	ed03 6a03 	vstr	s12, [r3, #-12]
 800f288:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f28c:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800f290:	ed12 7a01 	vldr	s14, [r2, #-4]
 800f294:	ed52 5a02 	vldr	s11, [r2, #-8]
 800f298:	ee35 6a41 	vsub.f32	s12, s10, s2
 800f29c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800f2a0:	ee67 3a87 	vmul.f32	s7, s15, s14
 800f2a4:	ee26 5a87 	vmul.f32	s10, s13, s14
 800f2a8:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800f2ac:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f2b0:	ee64 4a87 	vmul.f32	s9, s9, s14
 800f2b4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f2b8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f2bc:	ee26 6a25 	vmul.f32	s12, s12, s11
 800f2c0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f2c4:	ee74 5a23 	vadd.f32	s11, s8, s7
 800f2c8:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f2cc:	ee37 7a26 	vadd.f32	s14, s14, s13
 800f2d0:	f1be 0e01 	subs.w	lr, lr, #1
 800f2d4:	ed44 5a02 	vstr	s11, [r4, #-8]
 800f2d8:	f105 0510 	add.w	r5, r5, #16
 800f2dc:	ed44 7a01 	vstr	s15, [r4, #-4]
 800f2e0:	f106 0610 	add.w	r6, r6, #16
 800f2e4:	ed03 6a02 	vstr	s12, [r3, #-8]
 800f2e8:	ed03 7a01 	vstr	s14, [r3, #-4]
 800f2ec:	f102 0210 	add.w	r2, r2, #16
 800f2f0:	f104 0410 	add.w	r4, r4, #16
 800f2f4:	f103 0310 	add.w	r3, r3, #16
 800f2f8:	f47f af5a 	bne.w	800f1b0 <arm_cfft_radix8by2_f32+0x34>
 800f2fc:	687a      	ldr	r2, [r7, #4]
 800f2fe:	b28c      	uxth	r4, r1
 800f300:	4621      	mov	r1, r4
 800f302:	2302      	movs	r3, #2
 800f304:	f000 fae2 	bl	800f8cc <arm_radix8_butterfly_f32>
 800f308:	ecbd 8b08 	vpop	{d8-d11}
 800f30c:	4621      	mov	r1, r4
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	4640      	mov	r0, r8
 800f312:	2302      	movs	r3, #2
 800f314:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f318:	f000 bad8 	b.w	800f8cc <arm_radix8_butterfly_f32>

0800f31c <arm_cfft_radix8by4_f32>:
 800f31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f320:	ed2d 8b0a 	vpush	{d8-d12}
 800f324:	8802      	ldrh	r2, [r0, #0]
 800f326:	ed91 6a00 	vldr	s12, [r1]
 800f32a:	b08f      	sub	sp, #60	; 0x3c
 800f32c:	460f      	mov	r7, r1
 800f32e:	0852      	lsrs	r2, r2, #1
 800f330:	6841      	ldr	r1, [r0, #4]
 800f332:	900c      	str	r0, [sp, #48]	; 0x30
 800f334:	0093      	lsls	r3, r2, #2
 800f336:	4638      	mov	r0, r7
 800f338:	4418      	add	r0, r3
 800f33a:	4606      	mov	r6, r0
 800f33c:	9009      	str	r0, [sp, #36]	; 0x24
 800f33e:	4418      	add	r0, r3
 800f340:	edd0 6a00 	vldr	s13, [r0]
 800f344:	ed96 4a00 	vldr	s8, [r6]
 800f348:	edd6 2a01 	vldr	s5, [r6, #4]
 800f34c:	edd0 7a01 	vldr	s15, [r0, #4]
 800f350:	900a      	str	r0, [sp, #40]	; 0x28
 800f352:	ee76 5a26 	vadd.f32	s11, s12, s13
 800f356:	4604      	mov	r4, r0
 800f358:	4625      	mov	r5, r4
 800f35a:	441c      	add	r4, r3
 800f35c:	edd4 4a00 	vldr	s9, [r4]
 800f360:	ed97 7a01 	vldr	s14, [r7, #4]
 800f364:	ed94 3a01 	vldr	s6, [r4, #4]
 800f368:	9401      	str	r4, [sp, #4]
 800f36a:	ee35 5a84 	vadd.f32	s10, s11, s8
 800f36e:	4630      	mov	r0, r6
 800f370:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f374:	463e      	mov	r6, r7
 800f376:	ee15 ea10 	vmov	lr, s10
 800f37a:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f37e:	f846 eb08 	str.w	lr, [r6], #8
 800f382:	ee37 6a27 	vadd.f32	s12, s14, s15
 800f386:	ed90 5a01 	vldr	s10, [r0, #4]
 800f38a:	9605      	str	r6, [sp, #20]
 800f38c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f390:	9e01      	ldr	r6, [sp, #4]
 800f392:	9707      	str	r7, [sp, #28]
 800f394:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800f398:	ed96 2a01 	vldr	s4, [r6, #4]
 800f39c:	ee36 7a05 	vadd.f32	s14, s12, s10
 800f3a0:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800f3a4:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800f3a8:	ee77 7a84 	vadd.f32	s15, s15, s8
 800f3ac:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800f3b0:	4604      	mov	r4, r0
 800f3b2:	46a3      	mov	fp, r4
 800f3b4:	ee37 7a02 	vadd.f32	s14, s14, s4
 800f3b8:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f3bc:	ee14 8a10 	vmov	r8, s8
 800f3c0:	46a4      	mov	ip, r4
 800f3c2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800f3c6:	ed87 7a01 	vstr	s14, [r7, #4]
 800f3ca:	f84b 8b08 	str.w	r8, [fp], #8
 800f3ce:	f1ac 0704 	sub.w	r7, ip, #4
 800f3d2:	ed8c 5a01 	vstr	s10, [ip, #4]
 800f3d6:	f101 0c08 	add.w	ip, r1, #8
 800f3da:	462c      	mov	r4, r5
 800f3dc:	f8cd c010 	str.w	ip, [sp, #16]
 800f3e0:	ee15 ca90 	vmov	ip, s11
 800f3e4:	ee36 6a62 	vsub.f32	s12, s12, s5
 800f3e8:	f844 cb08 	str.w	ip, [r4], #8
 800f3ec:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800f3f0:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f3f4:	9406      	str	r4, [sp, #24]
 800f3f6:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f3fa:	f101 0410 	add.w	r4, r1, #16
 800f3fe:	0852      	lsrs	r2, r2, #1
 800f400:	9402      	str	r4, [sp, #8]
 800f402:	ed85 6a01 	vstr	s12, [r5, #4]
 800f406:	462c      	mov	r4, r5
 800f408:	f101 0518 	add.w	r5, r1, #24
 800f40c:	920b      	str	r2, [sp, #44]	; 0x2c
 800f40e:	46b2      	mov	sl, r6
 800f410:	9503      	str	r5, [sp, #12]
 800f412:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f416:	3a02      	subs	r2, #2
 800f418:	ee16 5a90 	vmov	r5, s13
 800f41c:	46b6      	mov	lr, r6
 800f41e:	4630      	mov	r0, r6
 800f420:	0852      	lsrs	r2, r2, #1
 800f422:	f84a 5b08 	str.w	r5, [sl], #8
 800f426:	f1a0 0604 	sub.w	r6, r0, #4
 800f42a:	edce 7a01 	vstr	s15, [lr, #4]
 800f42e:	9208      	str	r2, [sp, #32]
 800f430:	f000 8130 	beq.w	800f694 <arm_cfft_radix8by4_f32+0x378>
 800f434:	4691      	mov	r9, r2
 800f436:	9a07      	ldr	r2, [sp, #28]
 800f438:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f43c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f440:	3b08      	subs	r3, #8
 800f442:	f102 0510 	add.w	r5, r2, #16
 800f446:	f101 0c20 	add.w	ip, r1, #32
 800f44a:	f1a4 020c 	sub.w	r2, r4, #12
 800f44e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800f452:	4433      	add	r3, r6
 800f454:	3410      	adds	r4, #16
 800f456:	4650      	mov	r0, sl
 800f458:	4659      	mov	r1, fp
 800f45a:	ed55 3a02 	vldr	s7, [r5, #-8]
 800f45e:	ed14 5a02 	vldr	s10, [r4, #-8]
 800f462:	ed91 7a00 	vldr	s14, [r1]
 800f466:	edd0 7a00 	vldr	s15, [r0]
 800f46a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800f46e:	ed15 4a01 	vldr	s8, [r5, #-4]
 800f472:	edd0 6a01 	vldr	s13, [r0, #4]
 800f476:	ed91 6a01 	vldr	s12, [r1, #4]
 800f47a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f47e:	ee34 0a25 	vadd.f32	s0, s8, s11
 800f482:	ee78 4a07 	vadd.f32	s9, s16, s14
 800f486:	ee74 5a65 	vsub.f32	s11, s8, s11
 800f48a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800f48e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800f492:	ed45 4a02 	vstr	s9, [r5, #-8]
 800f496:	edd1 4a01 	vldr	s9, [r1, #4]
 800f49a:	ed90 4a01 	vldr	s8, [r0, #4]
 800f49e:	ee70 4a24 	vadd.f32	s9, s0, s9
 800f4a2:	ee75 aa06 	vadd.f32	s21, s10, s12
 800f4a6:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f4aa:	ee35 aac7 	vsub.f32	s20, s11, s14
 800f4ae:	ed45 4a01 	vstr	s9, [r5, #-4]
 800f4b2:	edd6 1a00 	vldr	s3, [r6]
 800f4b6:	edd7 0a00 	vldr	s1, [r7]
 800f4ba:	ed92 4a02 	vldr	s8, [r2, #8]
 800f4be:	edd3 3a02 	vldr	s7, [r3, #8]
 800f4c2:	ed93 2a01 	vldr	s4, [r3, #4]
 800f4c6:	ed16 1a01 	vldr	s2, [r6, #-4]
 800f4ca:	edd2 2a01 	vldr	s5, [r2, #4]
 800f4ce:	ed57 9a01 	vldr	s19, [r7, #-4]
 800f4d2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800f4d6:	ee39 3a81 	vadd.f32	s6, s19, s2
 800f4da:	ee74 8a84 	vadd.f32	s17, s9, s8
 800f4de:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800f4e2:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800f4e6:	ee7a aae6 	vsub.f32	s21, s21, s13
 800f4ea:	ee18 aa90 	vmov	sl, s17
 800f4ee:	f847 a908 	str.w	sl, [r7], #-8
 800f4f2:	edd2 8a01 	vldr	s17, [r2, #4]
 800f4f6:	ed93 9a01 	vldr	s18, [r3, #4]
 800f4fa:	ee73 8a28 	vadd.f32	s17, s6, s17
 800f4fe:	ee3a aa27 	vadd.f32	s20, s20, s15
 800f502:	ee78 8a89 	vadd.f32	s17, s17, s18
 800f506:	ee74 0a63 	vsub.f32	s1, s8, s7
 800f50a:	edc7 8a01 	vstr	s17, [r7, #4]
 800f50e:	ed18 ba02 	vldr	s22, [r8, #-8]
 800f512:	ed58 8a01 	vldr	s17, [r8, #-4]
 800f516:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800f51a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800f51e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800f522:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800f526:	ee31 9a20 	vadd.f32	s18, s2, s1
 800f52a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800f52e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800f532:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800f536:	ee69 baa8 	vmul.f32	s23, s19, s17
 800f53a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800f53e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800f542:	ee69 8a28 	vmul.f32	s17, s18, s17
 800f546:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800f54a:	ee1c aa10 	vmov	sl, s24
 800f54e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800f552:	f841 ab08 	str.w	sl, [r1], #8
 800f556:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800f55a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800f55e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800f562:	ee33 3a62 	vsub.f32	s6, s6, s5
 800f566:	ed01 aa01 	vstr	s20, [r1, #-4]
 800f56a:	edc2 8a01 	vstr	s17, [r2, #4]
 800f56e:	ed82 ba02 	vstr	s22, [r2, #8]
 800f572:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800f576:	ee74 3a63 	vsub.f32	s7, s8, s7
 800f57a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800f57e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800f582:	ee30 0a46 	vsub.f32	s0, s0, s12
 800f586:	ee33 3a42 	vsub.f32	s6, s6, s4
 800f58a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f58e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800f592:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800f596:	ee63 8a04 	vmul.f32	s17, s6, s8
 800f59a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800f59e:	ee60 9a04 	vmul.f32	s19, s0, s8
 800f5a2:	ee28 8a04 	vmul.f32	s16, s16, s8
 800f5a6:	ee20 0a24 	vmul.f32	s0, s0, s9
 800f5aa:	ee63 3a84 	vmul.f32	s7, s7, s8
 800f5ae:	ee39 4a68 	vsub.f32	s8, s18, s17
 800f5b2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800f5b6:	ee14 aa10 	vmov	sl, s8
 800f5ba:	ee30 0a48 	vsub.f32	s0, s0, s16
 800f5be:	ee63 4a24 	vmul.f32	s9, s6, s9
 800f5c2:	ed44 9a02 	vstr	s19, [r4, #-8]
 800f5c6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800f5ca:	ed04 0a01 	vstr	s0, [r4, #-4]
 800f5ce:	f846 a908 	str.w	sl, [r6], #-8
 800f5d2:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f5d6:	ee35 7a87 	vadd.f32	s14, s11, s14
 800f5da:	edc6 3a01 	vstr	s7, [r6, #4]
 800f5de:	ee76 6a26 	vadd.f32	s13, s12, s13
 800f5e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f5e6:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800f5ea:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800f5ee:	ee67 5a86 	vmul.f32	s11, s15, s12
 800f5f2:	ee26 5a87 	vmul.f32	s10, s13, s14
 800f5f6:	ee72 2a62 	vsub.f32	s5, s4, s5
 800f5fa:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f5fe:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800f602:	ee75 5a25 	vadd.f32	s11, s10, s11
 800f606:	ee62 0a86 	vmul.f32	s1, s5, s12
 800f60a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f60e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f612:	ee21 6a06 	vmul.f32	s12, s2, s12
 800f616:	ee62 2a87 	vmul.f32	s5, s5, s14
 800f61a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800f61e:	ee15 aa90 	vmov	sl, s11
 800f622:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f626:	f840 ab08 	str.w	sl, [r0], #8
 800f62a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f62e:	ee76 2a22 	vadd.f32	s5, s12, s5
 800f632:	f1b9 0901 	subs.w	r9, r9, #1
 800f636:	ed40 7a01 	vstr	s15, [r0, #-4]
 800f63a:	f105 0508 	add.w	r5, r5, #8
 800f63e:	ed83 1a02 	vstr	s2, [r3, #8]
 800f642:	edc3 2a01 	vstr	s5, [r3, #4]
 800f646:	f108 0808 	add.w	r8, r8, #8
 800f64a:	f1a2 0208 	sub.w	r2, r2, #8
 800f64e:	f10c 0c10 	add.w	ip, ip, #16
 800f652:	f104 0408 	add.w	r4, r4, #8
 800f656:	f10e 0e18 	add.w	lr, lr, #24
 800f65a:	f1a3 0308 	sub.w	r3, r3, #8
 800f65e:	f47f aefc 	bne.w	800f45a <arm_cfft_radix8by4_f32+0x13e>
 800f662:	9908      	ldr	r1, [sp, #32]
 800f664:	9802      	ldr	r0, [sp, #8]
 800f666:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800f66a:	00cb      	lsls	r3, r1, #3
 800f66c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800f670:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800f674:	9102      	str	r1, [sp, #8]
 800f676:	9905      	ldr	r1, [sp, #20]
 800f678:	4419      	add	r1, r3
 800f67a:	9105      	str	r1, [sp, #20]
 800f67c:	9904      	ldr	r1, [sp, #16]
 800f67e:	4419      	add	r1, r3
 800f680:	9104      	str	r1, [sp, #16]
 800f682:	9906      	ldr	r1, [sp, #24]
 800f684:	449b      	add	fp, r3
 800f686:	4419      	add	r1, r3
 800f688:	449a      	add	sl, r3
 800f68a:	9b03      	ldr	r3, [sp, #12]
 800f68c:	9106      	str	r1, [sp, #24]
 800f68e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f692:	9303      	str	r3, [sp, #12]
 800f694:	9a05      	ldr	r2, [sp, #20]
 800f696:	9806      	ldr	r0, [sp, #24]
 800f698:	ed92 4a00 	vldr	s8, [r2]
 800f69c:	ed90 7a00 	vldr	s14, [r0]
 800f6a0:	ed9b 3a00 	vldr	s6, [fp]
 800f6a4:	edda 3a00 	vldr	s7, [sl]
 800f6a8:	edd2 4a01 	vldr	s9, [r2, #4]
 800f6ac:	edd0 6a01 	vldr	s13, [r0, #4]
 800f6b0:	ed9a 2a01 	vldr	s4, [sl, #4]
 800f6b4:	eddb 7a01 	vldr	s15, [fp, #4]
 800f6b8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800f6bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f6be:	ee34 6a07 	vadd.f32	s12, s8, s14
 800f6c2:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800f6c6:	ee36 5a03 	vadd.f32	s10, s12, s6
 800f6ca:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800f6ce:	ee35 5a23 	vadd.f32	s10, s10, s7
 800f6d2:	ee34 7a47 	vsub.f32	s14, s8, s14
 800f6d6:	ed82 5a00 	vstr	s10, [r2]
 800f6da:	ed9b 5a01 	vldr	s10, [fp, #4]
 800f6de:	edda 4a01 	vldr	s9, [sl, #4]
 800f6e2:	ee35 5a85 	vadd.f32	s10, s11, s10
 800f6e6:	ee37 4a27 	vadd.f32	s8, s14, s15
 800f6ea:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f6ee:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800f6f2:	ed82 5a01 	vstr	s10, [r2, #4]
 800f6f6:	9a04      	ldr	r2, [sp, #16]
 800f6f8:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800f6fc:	edd2 1a00 	vldr	s3, [r2]
 800f700:	edd2 2a01 	vldr	s5, [r2, #4]
 800f704:	9a02      	ldr	r2, [sp, #8]
 800f706:	ee34 4a42 	vsub.f32	s8, s8, s4
 800f70a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f70e:	ee64 4a21 	vmul.f32	s9, s8, s3
 800f712:	ee24 4a22 	vmul.f32	s8, s8, s5
 800f716:	ee65 2a22 	vmul.f32	s5, s10, s5
 800f71a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800f71e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800f722:	ee35 5a44 	vsub.f32	s10, s10, s8
 800f726:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800f72a:	edcb 2a00 	vstr	s5, [fp]
 800f72e:	ed8b 5a01 	vstr	s10, [fp, #4]
 800f732:	ed92 4a01 	vldr	s8, [r2, #4]
 800f736:	ed92 5a00 	vldr	s10, [r2]
 800f73a:	9a03      	ldr	r2, [sp, #12]
 800f73c:	ee36 6a63 	vsub.f32	s12, s12, s7
 800f740:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800f744:	ee66 4a05 	vmul.f32	s9, s12, s10
 800f748:	ee25 5a85 	vmul.f32	s10, s11, s10
 800f74c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800f750:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f754:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f758:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800f75c:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f760:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f764:	ed80 6a01 	vstr	s12, [r0, #4]
 800f768:	edc0 5a00 	vstr	s11, [r0]
 800f76c:	edd2 5a01 	vldr	s11, [r2, #4]
 800f770:	9807      	ldr	r0, [sp, #28]
 800f772:	ee77 7a02 	vadd.f32	s15, s14, s4
 800f776:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800f77a:	edd2 6a00 	vldr	s13, [r2]
 800f77e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800f782:	ee67 6a26 	vmul.f32	s13, s14, s13
 800f786:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f78a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800f78e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f792:	ee36 7a07 	vadd.f32	s14, s12, s14
 800f796:	edca 7a01 	vstr	s15, [sl, #4]
 800f79a:	ed8a 7a00 	vstr	s14, [sl]
 800f79e:	6872      	ldr	r2, [r6, #4]
 800f7a0:	4621      	mov	r1, r4
 800f7a2:	2304      	movs	r3, #4
 800f7a4:	f000 f892 	bl	800f8cc <arm_radix8_butterfly_f32>
 800f7a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f7aa:	6872      	ldr	r2, [r6, #4]
 800f7ac:	4621      	mov	r1, r4
 800f7ae:	2304      	movs	r3, #4
 800f7b0:	f000 f88c 	bl	800f8cc <arm_radix8_butterfly_f32>
 800f7b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f7b6:	6872      	ldr	r2, [r6, #4]
 800f7b8:	4621      	mov	r1, r4
 800f7ba:	2304      	movs	r3, #4
 800f7bc:	f000 f886 	bl	800f8cc <arm_radix8_butterfly_f32>
 800f7c0:	6872      	ldr	r2, [r6, #4]
 800f7c2:	9801      	ldr	r0, [sp, #4]
 800f7c4:	4621      	mov	r1, r4
 800f7c6:	2304      	movs	r3, #4
 800f7c8:	b00f      	add	sp, #60	; 0x3c
 800f7ca:	ecbd 8b0a 	vpop	{d8-d12}
 800f7ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d2:	f000 b87b 	b.w	800f8cc <arm_radix8_butterfly_f32>
 800f7d6:	bf00      	nop

0800f7d8 <arm_cfft_f32>:
 800f7d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7dc:	2a01      	cmp	r2, #1
 800f7de:	4606      	mov	r6, r0
 800f7e0:	4617      	mov	r7, r2
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	4698      	mov	r8, r3
 800f7e6:	8805      	ldrh	r5, [r0, #0]
 800f7e8:	d054      	beq.n	800f894 <arm_cfft_f32+0xbc>
 800f7ea:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f7ee:	d04c      	beq.n	800f88a <arm_cfft_f32+0xb2>
 800f7f0:	d916      	bls.n	800f820 <arm_cfft_f32+0x48>
 800f7f2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800f7f6:	d01a      	beq.n	800f82e <arm_cfft_f32+0x56>
 800f7f8:	d95c      	bls.n	800f8b4 <arm_cfft_f32+0xdc>
 800f7fa:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800f7fe:	d044      	beq.n	800f88a <arm_cfft_f32+0xb2>
 800f800:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800f804:	d105      	bne.n	800f812 <arm_cfft_f32+0x3a>
 800f806:	2301      	movs	r3, #1
 800f808:	6872      	ldr	r2, [r6, #4]
 800f80a:	4629      	mov	r1, r5
 800f80c:	4620      	mov	r0, r4
 800f80e:	f000 f85d 	bl	800f8cc <arm_radix8_butterfly_f32>
 800f812:	f1b8 0f00 	cmp.w	r8, #0
 800f816:	d111      	bne.n	800f83c <arm_cfft_f32+0x64>
 800f818:	2f01      	cmp	r7, #1
 800f81a:	d016      	beq.n	800f84a <arm_cfft_f32+0x72>
 800f81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f820:	2d20      	cmp	r5, #32
 800f822:	d032      	beq.n	800f88a <arm_cfft_f32+0xb2>
 800f824:	d94a      	bls.n	800f8bc <arm_cfft_f32+0xe4>
 800f826:	2d40      	cmp	r5, #64	; 0x40
 800f828:	d0ed      	beq.n	800f806 <arm_cfft_f32+0x2e>
 800f82a:	2d80      	cmp	r5, #128	; 0x80
 800f82c:	d1f1      	bne.n	800f812 <arm_cfft_f32+0x3a>
 800f82e:	4621      	mov	r1, r4
 800f830:	4630      	mov	r0, r6
 800f832:	f7ff fca3 	bl	800f17c <arm_cfft_radix8by2_f32>
 800f836:	f1b8 0f00 	cmp.w	r8, #0
 800f83a:	d0ed      	beq.n	800f818 <arm_cfft_f32+0x40>
 800f83c:	68b2      	ldr	r2, [r6, #8]
 800f83e:	89b1      	ldrh	r1, [r6, #12]
 800f840:	4620      	mov	r0, r4
 800f842:	f7f0 fccd 	bl	80001e0 <arm_bitreversal_32>
 800f846:	2f01      	cmp	r7, #1
 800f848:	d1e8      	bne.n	800f81c <arm_cfft_f32+0x44>
 800f84a:	ee07 5a90 	vmov	s15, r5
 800f84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f852:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f856:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f85a:	2d00      	cmp	r5, #0
 800f85c:	d0de      	beq.n	800f81c <arm_cfft_f32+0x44>
 800f85e:	f104 0108 	add.w	r1, r4, #8
 800f862:	2300      	movs	r3, #0
 800f864:	3301      	adds	r3, #1
 800f866:	429d      	cmp	r5, r3
 800f868:	f101 0108 	add.w	r1, r1, #8
 800f86c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800f870:	ed51 7a03 	vldr	s15, [r1, #-12]
 800f874:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f878:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800f87c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800f880:	ed41 7a03 	vstr	s15, [r1, #-12]
 800f884:	d1ee      	bne.n	800f864 <arm_cfft_f32+0x8c>
 800f886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f88a:	4621      	mov	r1, r4
 800f88c:	4630      	mov	r0, r6
 800f88e:	f7ff fd45 	bl	800f31c <arm_cfft_radix8by4_f32>
 800f892:	e7be      	b.n	800f812 <arm_cfft_f32+0x3a>
 800f894:	b1ad      	cbz	r5, 800f8c2 <arm_cfft_f32+0xea>
 800f896:	f101 030c 	add.w	r3, r1, #12
 800f89a:	2200      	movs	r2, #0
 800f89c:	ed53 7a02 	vldr	s15, [r3, #-8]
 800f8a0:	3201      	adds	r2, #1
 800f8a2:	eef1 7a67 	vneg.f32	s15, s15
 800f8a6:	4295      	cmp	r5, r2
 800f8a8:	ed43 7a02 	vstr	s15, [r3, #-8]
 800f8ac:	f103 0308 	add.w	r3, r3, #8
 800f8b0:	d1f4      	bne.n	800f89c <arm_cfft_f32+0xc4>
 800f8b2:	e79a      	b.n	800f7ea <arm_cfft_f32+0x12>
 800f8b4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800f8b8:	d0a5      	beq.n	800f806 <arm_cfft_f32+0x2e>
 800f8ba:	e7aa      	b.n	800f812 <arm_cfft_f32+0x3a>
 800f8bc:	2d10      	cmp	r5, #16
 800f8be:	d0b6      	beq.n	800f82e <arm_cfft_f32+0x56>
 800f8c0:	e7a7      	b.n	800f812 <arm_cfft_f32+0x3a>
 800f8c2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f8c6:	d894      	bhi.n	800f7f2 <arm_cfft_f32+0x1a>
 800f8c8:	e7aa      	b.n	800f820 <arm_cfft_f32+0x48>
 800f8ca:	bf00      	nop

0800f8cc <arm_radix8_butterfly_f32>:
 800f8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8d0:	ed2d 8b10 	vpush	{d8-d15}
 800f8d4:	461c      	mov	r4, r3
 800f8d6:	b09d      	sub	sp, #116	; 0x74
 800f8d8:	4603      	mov	r3, r0
 800f8da:	3304      	adds	r3, #4
 800f8dc:	ed9f bac4 	vldr	s22, [pc, #784]	; 800fbf0 <arm_radix8_butterfly_f32+0x324>
 800f8e0:	9019      	str	r0, [sp, #100]	; 0x64
 800f8e2:	921a      	str	r2, [sp, #104]	; 0x68
 800f8e4:	468b      	mov	fp, r1
 800f8e6:	931b      	str	r3, [sp, #108]	; 0x6c
 800f8e8:	468a      	mov	sl, r1
 800f8ea:	46a1      	mov	r9, r4
 800f8ec:	4607      	mov	r7, r0
 800f8ee:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800f8f2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800f8f6:	eb03 0508 	add.w	r5, r3, r8
 800f8fa:	195c      	adds	r4, r3, r5
 800f8fc:	00de      	lsls	r6, r3, #3
 800f8fe:	191a      	adds	r2, r3, r4
 800f900:	9600      	str	r6, [sp, #0]
 800f902:	1898      	adds	r0, r3, r2
 800f904:	4619      	mov	r1, r3
 800f906:	9e00      	ldr	r6, [sp, #0]
 800f908:	9311      	str	r3, [sp, #68]	; 0x44
 800f90a:	4401      	add	r1, r0
 800f90c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800f910:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800f914:	19be      	adds	r6, r7, r6
 800f916:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800f91a:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800f91e:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800f922:	9f00      	ldr	r7, [sp, #0]
 800f924:	011b      	lsls	r3, r3, #4
 800f926:	eb06 0e07 	add.w	lr, r6, r7
 800f92a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800f92c:	9302      	str	r3, [sp, #8]
 800f92e:	3204      	adds	r2, #4
 800f930:	3104      	adds	r1, #4
 800f932:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f936:	f04f 0c00 	mov.w	ip, #0
 800f93a:	edde 7a00 	vldr	s15, [lr]
 800f93e:	edd6 6a00 	vldr	s13, [r6]
 800f942:	ed95 2a00 	vldr	s4, [r5]
 800f946:	ed17 aa01 	vldr	s20, [r7, #-4]
 800f94a:	edd4 4a00 	vldr	s9, [r4]
 800f94e:	ed90 5a00 	vldr	s10, [r0]
 800f952:	ed12 7a01 	vldr	s14, [r2, #-4]
 800f956:	ed51 0a01 	vldr	s1, [r1, #-4]
 800f95a:	ee77 8a85 	vadd.f32	s17, s15, s10
 800f95e:	ee76 3a87 	vadd.f32	s7, s13, s14
 800f962:	ee32 4a20 	vadd.f32	s8, s4, s1
 800f966:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800f96a:	ee33 6a84 	vadd.f32	s12, s7, s8
 800f96e:	ee73 5a28 	vadd.f32	s11, s6, s17
 800f972:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f976:	ee75 6a86 	vadd.f32	s13, s11, s12
 800f97a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800f97e:	ed47 6a01 	vstr	s13, [r7, #-4]
 800f982:	edc4 5a00 	vstr	s11, [r4]
 800f986:	ed92 9a00 	vldr	s18, [r2]
 800f98a:	ed95 1a01 	vldr	s2, [r5, #4]
 800f98e:	edd6 5a01 	vldr	s11, [r6, #4]
 800f992:	ed91 6a00 	vldr	s12, [r1]
 800f996:	edd7 2a00 	vldr	s5, [r7]
 800f99a:	edd4 1a01 	vldr	s3, [r4, #4]
 800f99e:	edde 6a01 	vldr	s13, [lr, #4]
 800f9a2:	edd0 9a01 	vldr	s19, [r0, #4]
 800f9a6:	ee72 0a60 	vsub.f32	s1, s4, s1
 800f9aa:	ee71 aa46 	vsub.f32	s21, s2, s12
 800f9ae:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800f9b2:	ee37 0a60 	vsub.f32	s0, s14, s1
 800f9b6:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800f9ba:	ee37 7a20 	vadd.f32	s14, s14, s1
 800f9be:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800f9c2:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800f9c6:	ee75 5a89 	vadd.f32	s11, s11, s18
 800f9ca:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800f9ce:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800f9d2:	ee31 6a06 	vadd.f32	s12, s2, s12
 800f9d6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800f9da:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800f9de:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800f9e2:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800f9e6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800f9ea:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800f9ee:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800f9f2:	ee33 3a68 	vsub.f32	s6, s6, s17
 800f9f6:	ee36 0a88 	vadd.f32	s0, s13, s16
 800f9fa:	ee75 8a86 	vadd.f32	s17, s11, s12
 800f9fe:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800fa02:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800fa06:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800fa0a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800fa0e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800fa12:	ee75 4a27 	vadd.f32	s9, s10, s15
 800fa16:	ee71 5a49 	vsub.f32	s11, s2, s18
 800fa1a:	ee31 2a09 	vadd.f32	s4, s2, s18
 800fa1e:	ee75 7a67 	vsub.f32	s15, s10, s15
 800fa22:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800fa26:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800fa2a:	ee73 0a06 	vadd.f32	s1, s6, s12
 800fa2e:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800fa32:	ee36 5a87 	vadd.f32	s10, s13, s14
 800fa36:	ee32 8a28 	vadd.f32	s16, s4, s17
 800fa3a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800fa3e:	ee34 4a25 	vadd.f32	s8, s8, s11
 800fa42:	ee33 3a80 	vadd.f32	s6, s7, s0
 800fa46:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800fa4a:	ee71 5a64 	vsub.f32	s11, s2, s9
 800fa4e:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800fa52:	ee32 2a68 	vsub.f32	s4, s4, s17
 800fa56:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800fa5a:	ee74 4a81 	vadd.f32	s9, s9, s2
 800fa5e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800fa62:	44dc      	add	ip, fp
 800fa64:	45e2      	cmp	sl, ip
 800fa66:	ed87 8a00 	vstr	s16, [r7]
 800fa6a:	ed84 2a01 	vstr	s4, [r4, #4]
 800fa6e:	441f      	add	r7, r3
 800fa70:	edce 0a00 	vstr	s1, [lr]
 800fa74:	441c      	add	r4, r3
 800fa76:	ed80 6a00 	vstr	s12, [r0]
 800fa7a:	edce 1a01 	vstr	s3, [lr, #4]
 800fa7e:	ed80 4a01 	vstr	s8, [r0, #4]
 800fa82:	449e      	add	lr, r3
 800fa84:	ed86 3a00 	vstr	s6, [r6]
 800fa88:	4418      	add	r0, r3
 800fa8a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800fa8e:	ed02 5a01 	vstr	s10, [r2, #-4]
 800fa92:	ed85 7a00 	vstr	s14, [r5]
 800fa96:	edc6 5a01 	vstr	s11, [r6, #4]
 800fa9a:	edc1 4a00 	vstr	s9, [r1]
 800fa9e:	441e      	add	r6, r3
 800faa0:	edc2 6a00 	vstr	s13, [r2]
 800faa4:	4419      	add	r1, r3
 800faa6:	edc5 7a01 	vstr	s15, [r5, #4]
 800faaa:	441a      	add	r2, r3
 800faac:	441d      	add	r5, r3
 800faae:	f63f af44 	bhi.w	800f93a <arm_radix8_butterfly_f32+0x6e>
 800fab2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800fab4:	2a07      	cmp	r2, #7
 800fab6:	f240 81f5 	bls.w	800fea4 <arm_radix8_butterfly_f32+0x5d8>
 800faba:	f108 0101 	add.w	r1, r8, #1
 800fabe:	188f      	adds	r7, r1, r2
 800fac0:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800fac4:	19d6      	adds	r6, r2, r7
 800fac6:	eb08 0c09 	add.w	ip, r8, r9
 800faca:	1994      	adds	r4, r2, r6
 800facc:	eb0c 0e09 	add.w	lr, ip, r9
 800fad0:	4610      	mov	r0, r2
 800fad2:	9701      	str	r7, [sp, #4]
 800fad4:	4420      	add	r0, r4
 800fad6:	eb0e 0709 	add.w	r7, lr, r9
 800fada:	1815      	adds	r5, r2, r0
 800fadc:	eb07 0209 	add.w	r2, r7, r9
 800fae0:	9203      	str	r2, [sp, #12]
 800fae2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800fae4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fae8:	9117      	str	r1, [sp, #92]	; 0x5c
 800faea:	440a      	add	r2, r1
 800faec:	9900      	ldr	r1, [sp, #0]
 800faee:	3108      	adds	r1, #8
 800faf0:	9100      	str	r1, [sp, #0]
 800faf2:	9902      	ldr	r1, [sp, #8]
 800faf4:	3108      	adds	r1, #8
 800faf6:	9102      	str	r1, [sp, #8]
 800faf8:	9919      	ldr	r1, [sp, #100]	; 0x64
 800fafa:	00ff      	lsls	r7, r7, #3
 800fafc:	9715      	str	r7, [sp, #84]	; 0x54
 800fafe:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800fb02:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800fb06:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800fb0a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800fb0c:	9903      	ldr	r1, [sp, #12]
 800fb0e:	19d7      	adds	r7, r2, r7
 800fb10:	00c9      	lsls	r1, r1, #3
 800fb12:	9114      	str	r1, [sp, #80]	; 0x50
 800fb14:	9710      	str	r7, [sp, #64]	; 0x40
 800fb16:	9919      	ldr	r1, [sp, #100]	; 0x64
 800fb18:	9f00      	ldr	r7, [sp, #0]
 800fb1a:	19cf      	adds	r7, r1, r7
 800fb1c:	970d      	str	r7, [sp, #52]	; 0x34
 800fb1e:	9f02      	ldr	r7, [sp, #8]
 800fb20:	19cf      	adds	r7, r1, r7
 800fb22:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800fb26:	970c      	str	r7, [sp, #48]	; 0x30
 800fb28:	9f01      	ldr	r7, [sp, #4]
 800fb2a:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800fb2e:	3504      	adds	r5, #4
 800fb30:	3004      	adds	r0, #4
 800fb32:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800fb36:	9508      	str	r5, [sp, #32]
 800fb38:	9009      	str	r0, [sp, #36]	; 0x24
 800fb3a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800fb3c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800fb3e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 800fb42:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800fb46:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800fb4a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800fb4c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800fb50:	1945      	adds	r5, r0, r5
 800fb52:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800fb56:	460f      	mov	r7, r1
 800fb58:	3404      	adds	r4, #4
 800fb5a:	4641      	mov	r1, r8
 800fb5c:	1841      	adds	r1, r0, r1
 800fb5e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800fb62:	940a      	str	r4, [sp, #40]	; 0x28
 800fb64:	eb00 0c06 	add.w	ip, r0, r6
 800fb68:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800fb6c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800fb6e:	9506      	str	r5, [sp, #24]
 800fb70:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800fb72:	9105      	str	r1, [sp, #20]
 800fb74:	4639      	mov	r1, r7
 800fb76:	1905      	adds	r5, r0, r4
 800fb78:	3108      	adds	r1, #8
 800fb7a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800fb7c:	9507      	str	r5, [sp, #28]
 800fb7e:	910f      	str	r1, [sp, #60]	; 0x3c
 800fb80:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800fb84:	2101      	movs	r1, #1
 800fb86:	eb00 0e06 	add.w	lr, r0, r6
 800fb8a:	9518      	str	r5, [sp, #96]	; 0x60
 800fb8c:	9404      	str	r4, [sp, #16]
 800fb8e:	9103      	str	r1, [sp, #12]
 800fb90:	4620      	mov	r0, r4
 800fb92:	4689      	mov	r9, r1
 800fb94:	9e06      	ldr	r6, [sp, #24]
 800fb96:	ed90 fa00 	vldr	s30, [r0]
 800fb9a:	edd6 7a01 	vldr	s15, [r6, #4]
 800fb9e:	edd0 ba01 	vldr	s23, [r0, #4]
 800fba2:	edcd 7a00 	vstr	s15, [sp]
 800fba6:	a80d      	add	r0, sp, #52	; 0x34
 800fba8:	edde 7a01 	vldr	s15, [lr, #4]
 800fbac:	9c05      	ldr	r4, [sp, #20]
 800fbae:	9d07      	ldr	r5, [sp, #28]
 800fbb0:	edd2 fa00 	vldr	s31, [r2]
 800fbb4:	ed92 ca01 	vldr	s24, [r2, #4]
 800fbb8:	edcd 7a01 	vstr	s15, [sp, #4]
 800fbbc:	c807      	ldmia	r0, {r0, r1, r2}
 800fbbe:	eddc 7a01 	vldr	s15, [ip, #4]
 800fbc2:	edd4 ea00 	vldr	s29, [r4]
 800fbc6:	ed95 ea00 	vldr	s28, [r5]
 800fbca:	edd6 da00 	vldr	s27, [r6]
 800fbce:	edd4 aa01 	vldr	s21, [r4, #4]
 800fbd2:	ed95 aa01 	vldr	s20, [r5, #4]
 800fbd6:	ed9e da00 	vldr	s26, [lr]
 800fbda:	eddc ca00 	vldr	s25, [ip]
 800fbde:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fbe2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fbe4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800fbe6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800fbe8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800fbea:	edcd 7a02 	vstr	s15, [sp, #8]
 800fbee:	e001      	b.n	800fbf4 <arm_radix8_butterfly_f32+0x328>
 800fbf0:	3f3504f3 	.word	0x3f3504f3
 800fbf4:	ed16 6a01 	vldr	s12, [r6, #-4]
 800fbf8:	ed91 5a00 	vldr	s10, [r1]
 800fbfc:	ed57 9a01 	vldr	s19, [r7, #-4]
 800fc00:	edd5 7a00 	vldr	s15, [r5]
 800fc04:	ed18 7a01 	vldr	s14, [r8, #-4]
 800fc08:	edd2 3a00 	vldr	s7, [r2]
 800fc0c:	ed94 3a00 	vldr	s6, [r4]
 800fc10:	ed90 2a00 	vldr	s4, [r0]
 800fc14:	ed92 0a01 	vldr	s0, [r2, #4]
 800fc18:	ee33 8a85 	vadd.f32	s16, s7, s10
 800fc1c:	ee32 1a06 	vadd.f32	s2, s4, s12
 800fc20:	ee33 4a29 	vadd.f32	s8, s6, s19
 800fc24:	ee77 4a87 	vadd.f32	s9, s15, s14
 800fc28:	ee78 1a04 	vadd.f32	s3, s16, s8
 800fc2c:	ee71 6a24 	vadd.f32	s13, s2, s9
 800fc30:	ee32 2a46 	vsub.f32	s4, s4, s12
 800fc34:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800fc38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc3c:	ed82 6a00 	vstr	s12, [r2]
 800fc40:	edd5 8a01 	vldr	s17, [r5, #4]
 800fc44:	ed90 9a01 	vldr	s18, [r0, #4]
 800fc48:	edd6 2a00 	vldr	s5, [r6]
 800fc4c:	ed98 7a00 	vldr	s14, [r8]
 800fc50:	edd4 0a01 	vldr	s1, [r4, #4]
 800fc54:	ed91 6a01 	vldr	s12, [r1, #4]
 800fc58:	edd7 5a00 	vldr	s11, [r7]
 800fc5c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800fc60:	ee33 3a69 	vsub.f32	s6, s6, s19
 800fc64:	ee39 5a62 	vsub.f32	s10, s18, s5
 800fc68:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800fc6c:	ee38 4a44 	vsub.f32	s8, s16, s8
 800fc70:	ee38 7a87 	vadd.f32	s14, s17, s14
 800fc74:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800fc78:	ee79 2a22 	vadd.f32	s5, s18, s5
 800fc7c:	ee75 8a69 	vsub.f32	s17, s10, s19
 800fc80:	ee32 9a27 	vadd.f32	s18, s4, s15
 800fc84:	ee35 5a29 	vadd.f32	s10, s10, s19
 800fc88:	ee72 7a67 	vsub.f32	s15, s4, s15
 800fc8c:	ee30 2a06 	vadd.f32	s4, s0, s12
 800fc90:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800fc94:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800fc98:	ee32 9a08 	vadd.f32	s18, s4, s16
 800fc9c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800fca0:	ee32 2a48 	vsub.f32	s4, s4, s16
 800fca4:	ee71 4a64 	vsub.f32	s9, s2, s9
 800fca8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800fcac:	ee32 1a87 	vadd.f32	s2, s5, s14
 800fcb0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800fcb4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800fcb8:	ee30 6a46 	vsub.f32	s12, s0, s12
 800fcbc:	ee73 0a29 	vadd.f32	s1, s6, s19
 800fcc0:	ee36 0a28 	vadd.f32	s0, s12, s17
 800fcc4:	ee33 3a69 	vsub.f32	s6, s6, s19
 800fcc8:	ee32 7a64 	vsub.f32	s14, s4, s9
 800fccc:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800fcd0:	ee36 6a68 	vsub.f32	s12, s12, s17
 800fcd4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800fcd8:	ee75 8a85 	vadd.f32	s17, s11, s10
 800fcdc:	ee74 3a22 	vadd.f32	s7, s8, s5
 800fce0:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800fce4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800fce8:	ee79 1a41 	vsub.f32	s3, s18, s2
 800fcec:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800fcf0:	ee76 5a43 	vsub.f32	s11, s12, s6
 800fcf4:	ee74 2a62 	vsub.f32	s5, s8, s5
 800fcf8:	ee74 4a82 	vadd.f32	s9, s9, s4
 800fcfc:	ee30 4a60 	vsub.f32	s8, s0, s1
 800fd00:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800fd04:	ee30 0a80 	vadd.f32	s0, s1, s0
 800fd08:	ee77 9a85 	vadd.f32	s19, s15, s10
 800fd0c:	ee33 6a06 	vadd.f32	s12, s6, s12
 800fd10:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800fd14:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800fd18:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800fd1c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800fd20:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800fd24:	ee39 1a01 	vadd.f32	s2, s18, s2
 800fd28:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800fd2c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800fd30:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800fd34:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800fd38:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800fd3c:	ee35 3a03 	vadd.f32	s6, s10, s6
 800fd40:	ee72 6a66 	vsub.f32	s13, s4, s13
 800fd44:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800fd48:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800fd4c:	ed9d 4a02 	vldr	s8, [sp, #8]
 800fd50:	ed82 1a01 	vstr	s2, [r2, #4]
 800fd54:	ee77 3a63 	vsub.f32	s7, s14, s7
 800fd58:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800fd5c:	ed9d 7a01 	vldr	s14, [sp, #4]
 800fd60:	ed81 3a00 	vstr	s6, [r1]
 800fd64:	ee30 9a89 	vadd.f32	s18, s1, s18
 800fd68:	ee32 2a05 	vadd.f32	s4, s4, s10
 800fd6c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800fd70:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800fd74:	ee67 2a22 	vmul.f32	s5, s14, s5
 800fd78:	ee64 1a00 	vmul.f32	s3, s8, s0
 800fd7c:	ee27 7a24 	vmul.f32	s14, s14, s9
 800fd80:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800fd84:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800fd88:	ee64 8a28 	vmul.f32	s17, s8, s17
 800fd8c:	ed9d 4a00 	vldr	s8, [sp]
 800fd90:	edc1 6a01 	vstr	s13, [r1, #4]
 800fd94:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800fd98:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800fd9c:	ee64 9a29 	vmul.f32	s19, s8, s19
 800fda0:	ee24 4a25 	vmul.f32	s8, s8, s11
 800fda4:	ee30 7a87 	vadd.f32	s14, s1, s14
 800fda8:	ee74 4a84 	vadd.f32	s9, s9, s8
 800fdac:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800fdb0:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800fdb4:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800fdb8:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800fdbc:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800fdc0:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800fdc4:	ee75 1a21 	vadd.f32	s3, s10, s3
 800fdc8:	ee30 0a68 	vsub.f32	s0, s0, s17
 800fdcc:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800fdd0:	ee70 0a84 	vadd.f32	s1, s1, s8
 800fdd4:	ee36 6a67 	vsub.f32	s12, s12, s15
 800fdd8:	44d9      	add	r9, fp
 800fdda:	45ca      	cmp	sl, r9
 800fddc:	ed84 9a00 	vstr	s18, [r4]
 800fde0:	edc4 3a01 	vstr	s7, [r4, #4]
 800fde4:	441a      	add	r2, r3
 800fde6:	ed07 7a01 	vstr	s14, [r7, #-4]
 800fdea:	edc7 2a00 	vstr	s5, [r7]
 800fdee:	4419      	add	r1, r3
 800fdf0:	ed80 2a00 	vstr	s4, [r0]
 800fdf4:	ed80 8a01 	vstr	s16, [r0, #4]
 800fdf8:	441c      	add	r4, r3
 800fdfa:	ed48 1a01 	vstr	s3, [r8, #-4]
 800fdfe:	ed88 0a00 	vstr	s0, [r8]
 800fe02:	441f      	add	r7, r3
 800fe04:	ed46 4a01 	vstr	s9, [r6, #-4]
 800fe08:	4418      	add	r0, r3
 800fe0a:	edc6 9a00 	vstr	s19, [r6]
 800fe0e:	4498      	add	r8, r3
 800fe10:	edc5 0a00 	vstr	s1, [r5]
 800fe14:	ed85 6a01 	vstr	s12, [r5, #4]
 800fe18:	441e      	add	r6, r3
 800fe1a:	441d      	add	r5, r3
 800fe1c:	f63f aeea 	bhi.w	800fbf4 <arm_radix8_butterfly_f32+0x328>
 800fe20:	9a03      	ldr	r2, [sp, #12]
 800fe22:	9818      	ldr	r0, [sp, #96]	; 0x60
 800fe24:	3201      	adds	r2, #1
 800fe26:	4611      	mov	r1, r2
 800fe28:	9203      	str	r2, [sp, #12]
 800fe2a:	9a04      	ldr	r2, [sp, #16]
 800fe2c:	4402      	add	r2, r0
 800fe2e:	9204      	str	r2, [sp, #16]
 800fe30:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800fe32:	9a05      	ldr	r2, [sp, #20]
 800fe34:	4402      	add	r2, r0
 800fe36:	9205      	str	r2, [sp, #20]
 800fe38:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fe3a:	9a07      	ldr	r2, [sp, #28]
 800fe3c:	4402      	add	r2, r0
 800fe3e:	9207      	str	r2, [sp, #28]
 800fe40:	9816      	ldr	r0, [sp, #88]	; 0x58
 800fe42:	9a06      	ldr	r2, [sp, #24]
 800fe44:	4402      	add	r2, r0
 800fe46:	9206      	str	r2, [sp, #24]
 800fe48:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fe4a:	4496      	add	lr, r2
 800fe4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fe4e:	4494      	add	ip, r2
 800fe50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fe52:	3208      	adds	r2, #8
 800fe54:	920f      	str	r2, [sp, #60]	; 0x3c
 800fe56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe58:	3208      	adds	r2, #8
 800fe5a:	920e      	str	r2, [sp, #56]	; 0x38
 800fe5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe5e:	3208      	adds	r2, #8
 800fe60:	920d      	str	r2, [sp, #52]	; 0x34
 800fe62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fe64:	3208      	adds	r2, #8
 800fe66:	920c      	str	r2, [sp, #48]	; 0x30
 800fe68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fe6a:	3208      	adds	r2, #8
 800fe6c:	920b      	str	r2, [sp, #44]	; 0x2c
 800fe6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe70:	3208      	adds	r2, #8
 800fe72:	920a      	str	r2, [sp, #40]	; 0x28
 800fe74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe76:	3208      	adds	r2, #8
 800fe78:	9209      	str	r2, [sp, #36]	; 0x24
 800fe7a:	9a08      	ldr	r2, [sp, #32]
 800fe7c:	3208      	adds	r2, #8
 800fe7e:	9208      	str	r2, [sp, #32]
 800fe80:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800fe82:	9811      	ldr	r0, [sp, #68]	; 0x44
 800fe84:	4288      	cmp	r0, r1
 800fe86:	4622      	mov	r2, r4
 800fe88:	d007      	beq.n	800fe9a <arm_radix8_butterfly_f32+0x5ce>
 800fe8a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fe8c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fe90:	4621      	mov	r1, r4
 800fe92:	4401      	add	r1, r0
 800fe94:	9110      	str	r1, [sp, #64]	; 0x40
 800fe96:	9804      	ldr	r0, [sp, #16]
 800fe98:	e67c      	b.n	800fb94 <arm_radix8_butterfly_f32+0x2c8>
 800fe9a:	4683      	mov	fp, r0
 800fe9c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 800fea0:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800fea2:	e524      	b.n	800f8ee <arm_radix8_butterfly_f32+0x22>
 800fea4:	b01d      	add	sp, #116	; 0x74
 800fea6:	ecbd 8b10 	vpop	{d8-d15}
 800feaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feae:	bf00      	nop

0800feb0 <__errno>:
 800feb0:	4b01      	ldr	r3, [pc, #4]	; (800feb8 <__errno+0x8>)
 800feb2:	6818      	ldr	r0, [r3, #0]
 800feb4:	4770      	bx	lr
 800feb6:	bf00      	nop
 800feb8:	20000104 	.word	0x20000104

0800febc <__libc_init_array>:
 800febc:	b570      	push	{r4, r5, r6, lr}
 800febe:	4d0d      	ldr	r5, [pc, #52]	; (800fef4 <__libc_init_array+0x38>)
 800fec0:	4c0d      	ldr	r4, [pc, #52]	; (800fef8 <__libc_init_array+0x3c>)
 800fec2:	1b64      	subs	r4, r4, r5
 800fec4:	10a4      	asrs	r4, r4, #2
 800fec6:	2600      	movs	r6, #0
 800fec8:	42a6      	cmp	r6, r4
 800feca:	d109      	bne.n	800fee0 <__libc_init_array+0x24>
 800fecc:	4d0b      	ldr	r5, [pc, #44]	; (800fefc <__libc_init_array+0x40>)
 800fece:	4c0c      	ldr	r4, [pc, #48]	; (800ff00 <__libc_init_array+0x44>)
 800fed0:	f002 ff02 	bl	8012cd8 <_init>
 800fed4:	1b64      	subs	r4, r4, r5
 800fed6:	10a4      	asrs	r4, r4, #2
 800fed8:	2600      	movs	r6, #0
 800feda:	42a6      	cmp	r6, r4
 800fedc:	d105      	bne.n	800feea <__libc_init_array+0x2e>
 800fede:	bd70      	pop	{r4, r5, r6, pc}
 800fee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fee4:	4798      	blx	r3
 800fee6:	3601      	adds	r6, #1
 800fee8:	e7ee      	b.n	800fec8 <__libc_init_array+0xc>
 800feea:	f855 3b04 	ldr.w	r3, [r5], #4
 800feee:	4798      	blx	r3
 800fef0:	3601      	adds	r6, #1
 800fef2:	e7f2      	b.n	800feda <__libc_init_array+0x1e>
 800fef4:	080267ac 	.word	0x080267ac
 800fef8:	080267ac 	.word	0x080267ac
 800fefc:	080267ac 	.word	0x080267ac
 800ff00:	080267b0 	.word	0x080267b0

0800ff04 <memset>:
 800ff04:	4402      	add	r2, r0
 800ff06:	4603      	mov	r3, r0
 800ff08:	4293      	cmp	r3, r2
 800ff0a:	d100      	bne.n	800ff0e <memset+0xa>
 800ff0c:	4770      	bx	lr
 800ff0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ff12:	e7f9      	b.n	800ff08 <memset+0x4>

0800ff14 <__cvt>:
 800ff14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ff18:	ec55 4b10 	vmov	r4, r5, d0
 800ff1c:	2d00      	cmp	r5, #0
 800ff1e:	460e      	mov	r6, r1
 800ff20:	4619      	mov	r1, r3
 800ff22:	462b      	mov	r3, r5
 800ff24:	bfbb      	ittet	lt
 800ff26:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ff2a:	461d      	movlt	r5, r3
 800ff2c:	2300      	movge	r3, #0
 800ff2e:	232d      	movlt	r3, #45	; 0x2d
 800ff30:	700b      	strb	r3, [r1, #0]
 800ff32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ff38:	4691      	mov	r9, r2
 800ff3a:	f023 0820 	bic.w	r8, r3, #32
 800ff3e:	bfbc      	itt	lt
 800ff40:	4622      	movlt	r2, r4
 800ff42:	4614      	movlt	r4, r2
 800ff44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff48:	d005      	beq.n	800ff56 <__cvt+0x42>
 800ff4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ff4e:	d100      	bne.n	800ff52 <__cvt+0x3e>
 800ff50:	3601      	adds	r6, #1
 800ff52:	2102      	movs	r1, #2
 800ff54:	e000      	b.n	800ff58 <__cvt+0x44>
 800ff56:	2103      	movs	r1, #3
 800ff58:	ab03      	add	r3, sp, #12
 800ff5a:	9301      	str	r3, [sp, #4]
 800ff5c:	ab02      	add	r3, sp, #8
 800ff5e:	9300      	str	r3, [sp, #0]
 800ff60:	ec45 4b10 	vmov	d0, r4, r5
 800ff64:	4653      	mov	r3, sl
 800ff66:	4632      	mov	r2, r6
 800ff68:	f000 fcea 	bl	8010940 <_dtoa_r>
 800ff6c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ff70:	4607      	mov	r7, r0
 800ff72:	d102      	bne.n	800ff7a <__cvt+0x66>
 800ff74:	f019 0f01 	tst.w	r9, #1
 800ff78:	d022      	beq.n	800ffc0 <__cvt+0xac>
 800ff7a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff7e:	eb07 0906 	add.w	r9, r7, r6
 800ff82:	d110      	bne.n	800ffa6 <__cvt+0x92>
 800ff84:	783b      	ldrb	r3, [r7, #0]
 800ff86:	2b30      	cmp	r3, #48	; 0x30
 800ff88:	d10a      	bne.n	800ffa0 <__cvt+0x8c>
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	4620      	mov	r0, r4
 800ff90:	4629      	mov	r1, r5
 800ff92:	f7f0 fe01 	bl	8000b98 <__aeabi_dcmpeq>
 800ff96:	b918      	cbnz	r0, 800ffa0 <__cvt+0x8c>
 800ff98:	f1c6 0601 	rsb	r6, r6, #1
 800ff9c:	f8ca 6000 	str.w	r6, [sl]
 800ffa0:	f8da 3000 	ldr.w	r3, [sl]
 800ffa4:	4499      	add	r9, r3
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	4620      	mov	r0, r4
 800ffac:	4629      	mov	r1, r5
 800ffae:	f7f0 fdf3 	bl	8000b98 <__aeabi_dcmpeq>
 800ffb2:	b108      	cbz	r0, 800ffb8 <__cvt+0xa4>
 800ffb4:	f8cd 900c 	str.w	r9, [sp, #12]
 800ffb8:	2230      	movs	r2, #48	; 0x30
 800ffba:	9b03      	ldr	r3, [sp, #12]
 800ffbc:	454b      	cmp	r3, r9
 800ffbe:	d307      	bcc.n	800ffd0 <__cvt+0xbc>
 800ffc0:	9b03      	ldr	r3, [sp, #12]
 800ffc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ffc4:	1bdb      	subs	r3, r3, r7
 800ffc6:	4638      	mov	r0, r7
 800ffc8:	6013      	str	r3, [r2, #0]
 800ffca:	b004      	add	sp, #16
 800ffcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffd0:	1c59      	adds	r1, r3, #1
 800ffd2:	9103      	str	r1, [sp, #12]
 800ffd4:	701a      	strb	r2, [r3, #0]
 800ffd6:	e7f0      	b.n	800ffba <__cvt+0xa6>

0800ffd8 <__exponent>:
 800ffd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffda:	4603      	mov	r3, r0
 800ffdc:	2900      	cmp	r1, #0
 800ffde:	bfb8      	it	lt
 800ffe0:	4249      	neglt	r1, r1
 800ffe2:	f803 2b02 	strb.w	r2, [r3], #2
 800ffe6:	bfb4      	ite	lt
 800ffe8:	222d      	movlt	r2, #45	; 0x2d
 800ffea:	222b      	movge	r2, #43	; 0x2b
 800ffec:	2909      	cmp	r1, #9
 800ffee:	7042      	strb	r2, [r0, #1]
 800fff0:	dd2a      	ble.n	8010048 <__exponent+0x70>
 800fff2:	f10d 0407 	add.w	r4, sp, #7
 800fff6:	46a4      	mov	ip, r4
 800fff8:	270a      	movs	r7, #10
 800fffa:	46a6      	mov	lr, r4
 800fffc:	460a      	mov	r2, r1
 800fffe:	fb91 f6f7 	sdiv	r6, r1, r7
 8010002:	fb07 1516 	mls	r5, r7, r6, r1
 8010006:	3530      	adds	r5, #48	; 0x30
 8010008:	2a63      	cmp	r2, #99	; 0x63
 801000a:	f104 34ff 	add.w	r4, r4, #4294967295
 801000e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010012:	4631      	mov	r1, r6
 8010014:	dcf1      	bgt.n	800fffa <__exponent+0x22>
 8010016:	3130      	adds	r1, #48	; 0x30
 8010018:	f1ae 0502 	sub.w	r5, lr, #2
 801001c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010020:	1c44      	adds	r4, r0, #1
 8010022:	4629      	mov	r1, r5
 8010024:	4561      	cmp	r1, ip
 8010026:	d30a      	bcc.n	801003e <__exponent+0x66>
 8010028:	f10d 0209 	add.w	r2, sp, #9
 801002c:	eba2 020e 	sub.w	r2, r2, lr
 8010030:	4565      	cmp	r5, ip
 8010032:	bf88      	it	hi
 8010034:	2200      	movhi	r2, #0
 8010036:	4413      	add	r3, r2
 8010038:	1a18      	subs	r0, r3, r0
 801003a:	b003      	add	sp, #12
 801003c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801003e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010042:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010046:	e7ed      	b.n	8010024 <__exponent+0x4c>
 8010048:	2330      	movs	r3, #48	; 0x30
 801004a:	3130      	adds	r1, #48	; 0x30
 801004c:	7083      	strb	r3, [r0, #2]
 801004e:	70c1      	strb	r1, [r0, #3]
 8010050:	1d03      	adds	r3, r0, #4
 8010052:	e7f1      	b.n	8010038 <__exponent+0x60>

08010054 <_printf_float>:
 8010054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010058:	ed2d 8b02 	vpush	{d8}
 801005c:	b08d      	sub	sp, #52	; 0x34
 801005e:	460c      	mov	r4, r1
 8010060:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010064:	4616      	mov	r6, r2
 8010066:	461f      	mov	r7, r3
 8010068:	4605      	mov	r5, r0
 801006a:	f001 fa57 	bl	801151c <_localeconv_r>
 801006e:	f8d0 a000 	ldr.w	sl, [r0]
 8010072:	4650      	mov	r0, sl
 8010074:	f7f0 f914 	bl	80002a0 <strlen>
 8010078:	2300      	movs	r3, #0
 801007a:	930a      	str	r3, [sp, #40]	; 0x28
 801007c:	6823      	ldr	r3, [r4, #0]
 801007e:	9305      	str	r3, [sp, #20]
 8010080:	f8d8 3000 	ldr.w	r3, [r8]
 8010084:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010088:	3307      	adds	r3, #7
 801008a:	f023 0307 	bic.w	r3, r3, #7
 801008e:	f103 0208 	add.w	r2, r3, #8
 8010092:	f8c8 2000 	str.w	r2, [r8]
 8010096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801009a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801009e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80100a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80100a6:	9307      	str	r3, [sp, #28]
 80100a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80100ac:	ee08 0a10 	vmov	s16, r0
 80100b0:	4b9f      	ldr	r3, [pc, #636]	; (8010330 <_printf_float+0x2dc>)
 80100b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80100b6:	f04f 32ff 	mov.w	r2, #4294967295
 80100ba:	f7f0 fd9f 	bl	8000bfc <__aeabi_dcmpun>
 80100be:	bb88      	cbnz	r0, 8010124 <_printf_float+0xd0>
 80100c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80100c4:	4b9a      	ldr	r3, [pc, #616]	; (8010330 <_printf_float+0x2dc>)
 80100c6:	f04f 32ff 	mov.w	r2, #4294967295
 80100ca:	f7f0 fd79 	bl	8000bc0 <__aeabi_dcmple>
 80100ce:	bb48      	cbnz	r0, 8010124 <_printf_float+0xd0>
 80100d0:	2200      	movs	r2, #0
 80100d2:	2300      	movs	r3, #0
 80100d4:	4640      	mov	r0, r8
 80100d6:	4649      	mov	r1, r9
 80100d8:	f7f0 fd68 	bl	8000bac <__aeabi_dcmplt>
 80100dc:	b110      	cbz	r0, 80100e4 <_printf_float+0x90>
 80100de:	232d      	movs	r3, #45	; 0x2d
 80100e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80100e4:	4b93      	ldr	r3, [pc, #588]	; (8010334 <_printf_float+0x2e0>)
 80100e6:	4894      	ldr	r0, [pc, #592]	; (8010338 <_printf_float+0x2e4>)
 80100e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80100ec:	bf94      	ite	ls
 80100ee:	4698      	movls	r8, r3
 80100f0:	4680      	movhi	r8, r0
 80100f2:	2303      	movs	r3, #3
 80100f4:	6123      	str	r3, [r4, #16]
 80100f6:	9b05      	ldr	r3, [sp, #20]
 80100f8:	f023 0204 	bic.w	r2, r3, #4
 80100fc:	6022      	str	r2, [r4, #0]
 80100fe:	f04f 0900 	mov.w	r9, #0
 8010102:	9700      	str	r7, [sp, #0]
 8010104:	4633      	mov	r3, r6
 8010106:	aa0b      	add	r2, sp, #44	; 0x2c
 8010108:	4621      	mov	r1, r4
 801010a:	4628      	mov	r0, r5
 801010c:	f000 f9d8 	bl	80104c0 <_printf_common>
 8010110:	3001      	adds	r0, #1
 8010112:	f040 8090 	bne.w	8010236 <_printf_float+0x1e2>
 8010116:	f04f 30ff 	mov.w	r0, #4294967295
 801011a:	b00d      	add	sp, #52	; 0x34
 801011c:	ecbd 8b02 	vpop	{d8}
 8010120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010124:	4642      	mov	r2, r8
 8010126:	464b      	mov	r3, r9
 8010128:	4640      	mov	r0, r8
 801012a:	4649      	mov	r1, r9
 801012c:	f7f0 fd66 	bl	8000bfc <__aeabi_dcmpun>
 8010130:	b140      	cbz	r0, 8010144 <_printf_float+0xf0>
 8010132:	464b      	mov	r3, r9
 8010134:	2b00      	cmp	r3, #0
 8010136:	bfbc      	itt	lt
 8010138:	232d      	movlt	r3, #45	; 0x2d
 801013a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801013e:	487f      	ldr	r0, [pc, #508]	; (801033c <_printf_float+0x2e8>)
 8010140:	4b7f      	ldr	r3, [pc, #508]	; (8010340 <_printf_float+0x2ec>)
 8010142:	e7d1      	b.n	80100e8 <_printf_float+0x94>
 8010144:	6863      	ldr	r3, [r4, #4]
 8010146:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801014a:	9206      	str	r2, [sp, #24]
 801014c:	1c5a      	adds	r2, r3, #1
 801014e:	d13f      	bne.n	80101d0 <_printf_float+0x17c>
 8010150:	2306      	movs	r3, #6
 8010152:	6063      	str	r3, [r4, #4]
 8010154:	9b05      	ldr	r3, [sp, #20]
 8010156:	6861      	ldr	r1, [r4, #4]
 8010158:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801015c:	2300      	movs	r3, #0
 801015e:	9303      	str	r3, [sp, #12]
 8010160:	ab0a      	add	r3, sp, #40	; 0x28
 8010162:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010166:	ab09      	add	r3, sp, #36	; 0x24
 8010168:	ec49 8b10 	vmov	d0, r8, r9
 801016c:	9300      	str	r3, [sp, #0]
 801016e:	6022      	str	r2, [r4, #0]
 8010170:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010174:	4628      	mov	r0, r5
 8010176:	f7ff fecd 	bl	800ff14 <__cvt>
 801017a:	9b06      	ldr	r3, [sp, #24]
 801017c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801017e:	2b47      	cmp	r3, #71	; 0x47
 8010180:	4680      	mov	r8, r0
 8010182:	d108      	bne.n	8010196 <_printf_float+0x142>
 8010184:	1cc8      	adds	r0, r1, #3
 8010186:	db02      	blt.n	801018e <_printf_float+0x13a>
 8010188:	6863      	ldr	r3, [r4, #4]
 801018a:	4299      	cmp	r1, r3
 801018c:	dd41      	ble.n	8010212 <_printf_float+0x1be>
 801018e:	f1ab 0b02 	sub.w	fp, fp, #2
 8010192:	fa5f fb8b 	uxtb.w	fp, fp
 8010196:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801019a:	d820      	bhi.n	80101de <_printf_float+0x18a>
 801019c:	3901      	subs	r1, #1
 801019e:	465a      	mov	r2, fp
 80101a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80101a4:	9109      	str	r1, [sp, #36]	; 0x24
 80101a6:	f7ff ff17 	bl	800ffd8 <__exponent>
 80101aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80101ac:	1813      	adds	r3, r2, r0
 80101ae:	2a01      	cmp	r2, #1
 80101b0:	4681      	mov	r9, r0
 80101b2:	6123      	str	r3, [r4, #16]
 80101b4:	dc02      	bgt.n	80101bc <_printf_float+0x168>
 80101b6:	6822      	ldr	r2, [r4, #0]
 80101b8:	07d2      	lsls	r2, r2, #31
 80101ba:	d501      	bpl.n	80101c0 <_printf_float+0x16c>
 80101bc:	3301      	adds	r3, #1
 80101be:	6123      	str	r3, [r4, #16]
 80101c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d09c      	beq.n	8010102 <_printf_float+0xae>
 80101c8:	232d      	movs	r3, #45	; 0x2d
 80101ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101ce:	e798      	b.n	8010102 <_printf_float+0xae>
 80101d0:	9a06      	ldr	r2, [sp, #24]
 80101d2:	2a47      	cmp	r2, #71	; 0x47
 80101d4:	d1be      	bne.n	8010154 <_printf_float+0x100>
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d1bc      	bne.n	8010154 <_printf_float+0x100>
 80101da:	2301      	movs	r3, #1
 80101dc:	e7b9      	b.n	8010152 <_printf_float+0xfe>
 80101de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80101e2:	d118      	bne.n	8010216 <_printf_float+0x1c2>
 80101e4:	2900      	cmp	r1, #0
 80101e6:	6863      	ldr	r3, [r4, #4]
 80101e8:	dd0b      	ble.n	8010202 <_printf_float+0x1ae>
 80101ea:	6121      	str	r1, [r4, #16]
 80101ec:	b913      	cbnz	r3, 80101f4 <_printf_float+0x1a0>
 80101ee:	6822      	ldr	r2, [r4, #0]
 80101f0:	07d0      	lsls	r0, r2, #31
 80101f2:	d502      	bpl.n	80101fa <_printf_float+0x1a6>
 80101f4:	3301      	adds	r3, #1
 80101f6:	440b      	add	r3, r1
 80101f8:	6123      	str	r3, [r4, #16]
 80101fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80101fc:	f04f 0900 	mov.w	r9, #0
 8010200:	e7de      	b.n	80101c0 <_printf_float+0x16c>
 8010202:	b913      	cbnz	r3, 801020a <_printf_float+0x1b6>
 8010204:	6822      	ldr	r2, [r4, #0]
 8010206:	07d2      	lsls	r2, r2, #31
 8010208:	d501      	bpl.n	801020e <_printf_float+0x1ba>
 801020a:	3302      	adds	r3, #2
 801020c:	e7f4      	b.n	80101f8 <_printf_float+0x1a4>
 801020e:	2301      	movs	r3, #1
 8010210:	e7f2      	b.n	80101f8 <_printf_float+0x1a4>
 8010212:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010218:	4299      	cmp	r1, r3
 801021a:	db05      	blt.n	8010228 <_printf_float+0x1d4>
 801021c:	6823      	ldr	r3, [r4, #0]
 801021e:	6121      	str	r1, [r4, #16]
 8010220:	07d8      	lsls	r0, r3, #31
 8010222:	d5ea      	bpl.n	80101fa <_printf_float+0x1a6>
 8010224:	1c4b      	adds	r3, r1, #1
 8010226:	e7e7      	b.n	80101f8 <_printf_float+0x1a4>
 8010228:	2900      	cmp	r1, #0
 801022a:	bfd4      	ite	le
 801022c:	f1c1 0202 	rsble	r2, r1, #2
 8010230:	2201      	movgt	r2, #1
 8010232:	4413      	add	r3, r2
 8010234:	e7e0      	b.n	80101f8 <_printf_float+0x1a4>
 8010236:	6823      	ldr	r3, [r4, #0]
 8010238:	055a      	lsls	r2, r3, #21
 801023a:	d407      	bmi.n	801024c <_printf_float+0x1f8>
 801023c:	6923      	ldr	r3, [r4, #16]
 801023e:	4642      	mov	r2, r8
 8010240:	4631      	mov	r1, r6
 8010242:	4628      	mov	r0, r5
 8010244:	47b8      	blx	r7
 8010246:	3001      	adds	r0, #1
 8010248:	d12c      	bne.n	80102a4 <_printf_float+0x250>
 801024a:	e764      	b.n	8010116 <_printf_float+0xc2>
 801024c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010250:	f240 80e0 	bls.w	8010414 <_printf_float+0x3c0>
 8010254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010258:	2200      	movs	r2, #0
 801025a:	2300      	movs	r3, #0
 801025c:	f7f0 fc9c 	bl	8000b98 <__aeabi_dcmpeq>
 8010260:	2800      	cmp	r0, #0
 8010262:	d034      	beq.n	80102ce <_printf_float+0x27a>
 8010264:	4a37      	ldr	r2, [pc, #220]	; (8010344 <_printf_float+0x2f0>)
 8010266:	2301      	movs	r3, #1
 8010268:	4631      	mov	r1, r6
 801026a:	4628      	mov	r0, r5
 801026c:	47b8      	blx	r7
 801026e:	3001      	adds	r0, #1
 8010270:	f43f af51 	beq.w	8010116 <_printf_float+0xc2>
 8010274:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010278:	429a      	cmp	r2, r3
 801027a:	db02      	blt.n	8010282 <_printf_float+0x22e>
 801027c:	6823      	ldr	r3, [r4, #0]
 801027e:	07d8      	lsls	r0, r3, #31
 8010280:	d510      	bpl.n	80102a4 <_printf_float+0x250>
 8010282:	ee18 3a10 	vmov	r3, s16
 8010286:	4652      	mov	r2, sl
 8010288:	4631      	mov	r1, r6
 801028a:	4628      	mov	r0, r5
 801028c:	47b8      	blx	r7
 801028e:	3001      	adds	r0, #1
 8010290:	f43f af41 	beq.w	8010116 <_printf_float+0xc2>
 8010294:	f04f 0800 	mov.w	r8, #0
 8010298:	f104 091a 	add.w	r9, r4, #26
 801029c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801029e:	3b01      	subs	r3, #1
 80102a0:	4543      	cmp	r3, r8
 80102a2:	dc09      	bgt.n	80102b8 <_printf_float+0x264>
 80102a4:	6823      	ldr	r3, [r4, #0]
 80102a6:	079b      	lsls	r3, r3, #30
 80102a8:	f100 8105 	bmi.w	80104b6 <_printf_float+0x462>
 80102ac:	68e0      	ldr	r0, [r4, #12]
 80102ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102b0:	4298      	cmp	r0, r3
 80102b2:	bfb8      	it	lt
 80102b4:	4618      	movlt	r0, r3
 80102b6:	e730      	b.n	801011a <_printf_float+0xc6>
 80102b8:	2301      	movs	r3, #1
 80102ba:	464a      	mov	r2, r9
 80102bc:	4631      	mov	r1, r6
 80102be:	4628      	mov	r0, r5
 80102c0:	47b8      	blx	r7
 80102c2:	3001      	adds	r0, #1
 80102c4:	f43f af27 	beq.w	8010116 <_printf_float+0xc2>
 80102c8:	f108 0801 	add.w	r8, r8, #1
 80102cc:	e7e6      	b.n	801029c <_printf_float+0x248>
 80102ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	dc39      	bgt.n	8010348 <_printf_float+0x2f4>
 80102d4:	4a1b      	ldr	r2, [pc, #108]	; (8010344 <_printf_float+0x2f0>)
 80102d6:	2301      	movs	r3, #1
 80102d8:	4631      	mov	r1, r6
 80102da:	4628      	mov	r0, r5
 80102dc:	47b8      	blx	r7
 80102de:	3001      	adds	r0, #1
 80102e0:	f43f af19 	beq.w	8010116 <_printf_float+0xc2>
 80102e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80102e8:	4313      	orrs	r3, r2
 80102ea:	d102      	bne.n	80102f2 <_printf_float+0x29e>
 80102ec:	6823      	ldr	r3, [r4, #0]
 80102ee:	07d9      	lsls	r1, r3, #31
 80102f0:	d5d8      	bpl.n	80102a4 <_printf_float+0x250>
 80102f2:	ee18 3a10 	vmov	r3, s16
 80102f6:	4652      	mov	r2, sl
 80102f8:	4631      	mov	r1, r6
 80102fa:	4628      	mov	r0, r5
 80102fc:	47b8      	blx	r7
 80102fe:	3001      	adds	r0, #1
 8010300:	f43f af09 	beq.w	8010116 <_printf_float+0xc2>
 8010304:	f04f 0900 	mov.w	r9, #0
 8010308:	f104 0a1a 	add.w	sl, r4, #26
 801030c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801030e:	425b      	negs	r3, r3
 8010310:	454b      	cmp	r3, r9
 8010312:	dc01      	bgt.n	8010318 <_printf_float+0x2c4>
 8010314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010316:	e792      	b.n	801023e <_printf_float+0x1ea>
 8010318:	2301      	movs	r3, #1
 801031a:	4652      	mov	r2, sl
 801031c:	4631      	mov	r1, r6
 801031e:	4628      	mov	r0, r5
 8010320:	47b8      	blx	r7
 8010322:	3001      	adds	r0, #1
 8010324:	f43f aef7 	beq.w	8010116 <_printf_float+0xc2>
 8010328:	f109 0901 	add.w	r9, r9, #1
 801032c:	e7ee      	b.n	801030c <_printf_float+0x2b8>
 801032e:	bf00      	nop
 8010330:	7fefffff 	.word	0x7fefffff
 8010334:	080263cc 	.word	0x080263cc
 8010338:	080263d0 	.word	0x080263d0
 801033c:	080263d8 	.word	0x080263d8
 8010340:	080263d4 	.word	0x080263d4
 8010344:	080263dc 	.word	0x080263dc
 8010348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801034a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801034c:	429a      	cmp	r2, r3
 801034e:	bfa8      	it	ge
 8010350:	461a      	movge	r2, r3
 8010352:	2a00      	cmp	r2, #0
 8010354:	4691      	mov	r9, r2
 8010356:	dc37      	bgt.n	80103c8 <_printf_float+0x374>
 8010358:	f04f 0b00 	mov.w	fp, #0
 801035c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010360:	f104 021a 	add.w	r2, r4, #26
 8010364:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010366:	9305      	str	r3, [sp, #20]
 8010368:	eba3 0309 	sub.w	r3, r3, r9
 801036c:	455b      	cmp	r3, fp
 801036e:	dc33      	bgt.n	80103d8 <_printf_float+0x384>
 8010370:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010374:	429a      	cmp	r2, r3
 8010376:	db3b      	blt.n	80103f0 <_printf_float+0x39c>
 8010378:	6823      	ldr	r3, [r4, #0]
 801037a:	07da      	lsls	r2, r3, #31
 801037c:	d438      	bmi.n	80103f0 <_printf_float+0x39c>
 801037e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010380:	9a05      	ldr	r2, [sp, #20]
 8010382:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010384:	1a9a      	subs	r2, r3, r2
 8010386:	eba3 0901 	sub.w	r9, r3, r1
 801038a:	4591      	cmp	r9, r2
 801038c:	bfa8      	it	ge
 801038e:	4691      	movge	r9, r2
 8010390:	f1b9 0f00 	cmp.w	r9, #0
 8010394:	dc35      	bgt.n	8010402 <_printf_float+0x3ae>
 8010396:	f04f 0800 	mov.w	r8, #0
 801039a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801039e:	f104 0a1a 	add.w	sl, r4, #26
 80103a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80103a6:	1a9b      	subs	r3, r3, r2
 80103a8:	eba3 0309 	sub.w	r3, r3, r9
 80103ac:	4543      	cmp	r3, r8
 80103ae:	f77f af79 	ble.w	80102a4 <_printf_float+0x250>
 80103b2:	2301      	movs	r3, #1
 80103b4:	4652      	mov	r2, sl
 80103b6:	4631      	mov	r1, r6
 80103b8:	4628      	mov	r0, r5
 80103ba:	47b8      	blx	r7
 80103bc:	3001      	adds	r0, #1
 80103be:	f43f aeaa 	beq.w	8010116 <_printf_float+0xc2>
 80103c2:	f108 0801 	add.w	r8, r8, #1
 80103c6:	e7ec      	b.n	80103a2 <_printf_float+0x34e>
 80103c8:	4613      	mov	r3, r2
 80103ca:	4631      	mov	r1, r6
 80103cc:	4642      	mov	r2, r8
 80103ce:	4628      	mov	r0, r5
 80103d0:	47b8      	blx	r7
 80103d2:	3001      	adds	r0, #1
 80103d4:	d1c0      	bne.n	8010358 <_printf_float+0x304>
 80103d6:	e69e      	b.n	8010116 <_printf_float+0xc2>
 80103d8:	2301      	movs	r3, #1
 80103da:	4631      	mov	r1, r6
 80103dc:	4628      	mov	r0, r5
 80103de:	9205      	str	r2, [sp, #20]
 80103e0:	47b8      	blx	r7
 80103e2:	3001      	adds	r0, #1
 80103e4:	f43f ae97 	beq.w	8010116 <_printf_float+0xc2>
 80103e8:	9a05      	ldr	r2, [sp, #20]
 80103ea:	f10b 0b01 	add.w	fp, fp, #1
 80103ee:	e7b9      	b.n	8010364 <_printf_float+0x310>
 80103f0:	ee18 3a10 	vmov	r3, s16
 80103f4:	4652      	mov	r2, sl
 80103f6:	4631      	mov	r1, r6
 80103f8:	4628      	mov	r0, r5
 80103fa:	47b8      	blx	r7
 80103fc:	3001      	adds	r0, #1
 80103fe:	d1be      	bne.n	801037e <_printf_float+0x32a>
 8010400:	e689      	b.n	8010116 <_printf_float+0xc2>
 8010402:	9a05      	ldr	r2, [sp, #20]
 8010404:	464b      	mov	r3, r9
 8010406:	4442      	add	r2, r8
 8010408:	4631      	mov	r1, r6
 801040a:	4628      	mov	r0, r5
 801040c:	47b8      	blx	r7
 801040e:	3001      	adds	r0, #1
 8010410:	d1c1      	bne.n	8010396 <_printf_float+0x342>
 8010412:	e680      	b.n	8010116 <_printf_float+0xc2>
 8010414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010416:	2a01      	cmp	r2, #1
 8010418:	dc01      	bgt.n	801041e <_printf_float+0x3ca>
 801041a:	07db      	lsls	r3, r3, #31
 801041c:	d538      	bpl.n	8010490 <_printf_float+0x43c>
 801041e:	2301      	movs	r3, #1
 8010420:	4642      	mov	r2, r8
 8010422:	4631      	mov	r1, r6
 8010424:	4628      	mov	r0, r5
 8010426:	47b8      	blx	r7
 8010428:	3001      	adds	r0, #1
 801042a:	f43f ae74 	beq.w	8010116 <_printf_float+0xc2>
 801042e:	ee18 3a10 	vmov	r3, s16
 8010432:	4652      	mov	r2, sl
 8010434:	4631      	mov	r1, r6
 8010436:	4628      	mov	r0, r5
 8010438:	47b8      	blx	r7
 801043a:	3001      	adds	r0, #1
 801043c:	f43f ae6b 	beq.w	8010116 <_printf_float+0xc2>
 8010440:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010444:	2200      	movs	r2, #0
 8010446:	2300      	movs	r3, #0
 8010448:	f7f0 fba6 	bl	8000b98 <__aeabi_dcmpeq>
 801044c:	b9d8      	cbnz	r0, 8010486 <_printf_float+0x432>
 801044e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010450:	f108 0201 	add.w	r2, r8, #1
 8010454:	3b01      	subs	r3, #1
 8010456:	4631      	mov	r1, r6
 8010458:	4628      	mov	r0, r5
 801045a:	47b8      	blx	r7
 801045c:	3001      	adds	r0, #1
 801045e:	d10e      	bne.n	801047e <_printf_float+0x42a>
 8010460:	e659      	b.n	8010116 <_printf_float+0xc2>
 8010462:	2301      	movs	r3, #1
 8010464:	4652      	mov	r2, sl
 8010466:	4631      	mov	r1, r6
 8010468:	4628      	mov	r0, r5
 801046a:	47b8      	blx	r7
 801046c:	3001      	adds	r0, #1
 801046e:	f43f ae52 	beq.w	8010116 <_printf_float+0xc2>
 8010472:	f108 0801 	add.w	r8, r8, #1
 8010476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010478:	3b01      	subs	r3, #1
 801047a:	4543      	cmp	r3, r8
 801047c:	dcf1      	bgt.n	8010462 <_printf_float+0x40e>
 801047e:	464b      	mov	r3, r9
 8010480:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010484:	e6dc      	b.n	8010240 <_printf_float+0x1ec>
 8010486:	f04f 0800 	mov.w	r8, #0
 801048a:	f104 0a1a 	add.w	sl, r4, #26
 801048e:	e7f2      	b.n	8010476 <_printf_float+0x422>
 8010490:	2301      	movs	r3, #1
 8010492:	4642      	mov	r2, r8
 8010494:	e7df      	b.n	8010456 <_printf_float+0x402>
 8010496:	2301      	movs	r3, #1
 8010498:	464a      	mov	r2, r9
 801049a:	4631      	mov	r1, r6
 801049c:	4628      	mov	r0, r5
 801049e:	47b8      	blx	r7
 80104a0:	3001      	adds	r0, #1
 80104a2:	f43f ae38 	beq.w	8010116 <_printf_float+0xc2>
 80104a6:	f108 0801 	add.w	r8, r8, #1
 80104aa:	68e3      	ldr	r3, [r4, #12]
 80104ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80104ae:	1a5b      	subs	r3, r3, r1
 80104b0:	4543      	cmp	r3, r8
 80104b2:	dcf0      	bgt.n	8010496 <_printf_float+0x442>
 80104b4:	e6fa      	b.n	80102ac <_printf_float+0x258>
 80104b6:	f04f 0800 	mov.w	r8, #0
 80104ba:	f104 0919 	add.w	r9, r4, #25
 80104be:	e7f4      	b.n	80104aa <_printf_float+0x456>

080104c0 <_printf_common>:
 80104c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104c4:	4616      	mov	r6, r2
 80104c6:	4699      	mov	r9, r3
 80104c8:	688a      	ldr	r2, [r1, #8]
 80104ca:	690b      	ldr	r3, [r1, #16]
 80104cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80104d0:	4293      	cmp	r3, r2
 80104d2:	bfb8      	it	lt
 80104d4:	4613      	movlt	r3, r2
 80104d6:	6033      	str	r3, [r6, #0]
 80104d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80104dc:	4607      	mov	r7, r0
 80104de:	460c      	mov	r4, r1
 80104e0:	b10a      	cbz	r2, 80104e6 <_printf_common+0x26>
 80104e2:	3301      	adds	r3, #1
 80104e4:	6033      	str	r3, [r6, #0]
 80104e6:	6823      	ldr	r3, [r4, #0]
 80104e8:	0699      	lsls	r1, r3, #26
 80104ea:	bf42      	ittt	mi
 80104ec:	6833      	ldrmi	r3, [r6, #0]
 80104ee:	3302      	addmi	r3, #2
 80104f0:	6033      	strmi	r3, [r6, #0]
 80104f2:	6825      	ldr	r5, [r4, #0]
 80104f4:	f015 0506 	ands.w	r5, r5, #6
 80104f8:	d106      	bne.n	8010508 <_printf_common+0x48>
 80104fa:	f104 0a19 	add.w	sl, r4, #25
 80104fe:	68e3      	ldr	r3, [r4, #12]
 8010500:	6832      	ldr	r2, [r6, #0]
 8010502:	1a9b      	subs	r3, r3, r2
 8010504:	42ab      	cmp	r3, r5
 8010506:	dc26      	bgt.n	8010556 <_printf_common+0x96>
 8010508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801050c:	1e13      	subs	r3, r2, #0
 801050e:	6822      	ldr	r2, [r4, #0]
 8010510:	bf18      	it	ne
 8010512:	2301      	movne	r3, #1
 8010514:	0692      	lsls	r2, r2, #26
 8010516:	d42b      	bmi.n	8010570 <_printf_common+0xb0>
 8010518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801051c:	4649      	mov	r1, r9
 801051e:	4638      	mov	r0, r7
 8010520:	47c0      	blx	r8
 8010522:	3001      	adds	r0, #1
 8010524:	d01e      	beq.n	8010564 <_printf_common+0xa4>
 8010526:	6823      	ldr	r3, [r4, #0]
 8010528:	68e5      	ldr	r5, [r4, #12]
 801052a:	6832      	ldr	r2, [r6, #0]
 801052c:	f003 0306 	and.w	r3, r3, #6
 8010530:	2b04      	cmp	r3, #4
 8010532:	bf08      	it	eq
 8010534:	1aad      	subeq	r5, r5, r2
 8010536:	68a3      	ldr	r3, [r4, #8]
 8010538:	6922      	ldr	r2, [r4, #16]
 801053a:	bf0c      	ite	eq
 801053c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010540:	2500      	movne	r5, #0
 8010542:	4293      	cmp	r3, r2
 8010544:	bfc4      	itt	gt
 8010546:	1a9b      	subgt	r3, r3, r2
 8010548:	18ed      	addgt	r5, r5, r3
 801054a:	2600      	movs	r6, #0
 801054c:	341a      	adds	r4, #26
 801054e:	42b5      	cmp	r5, r6
 8010550:	d11a      	bne.n	8010588 <_printf_common+0xc8>
 8010552:	2000      	movs	r0, #0
 8010554:	e008      	b.n	8010568 <_printf_common+0xa8>
 8010556:	2301      	movs	r3, #1
 8010558:	4652      	mov	r2, sl
 801055a:	4649      	mov	r1, r9
 801055c:	4638      	mov	r0, r7
 801055e:	47c0      	blx	r8
 8010560:	3001      	adds	r0, #1
 8010562:	d103      	bne.n	801056c <_printf_common+0xac>
 8010564:	f04f 30ff 	mov.w	r0, #4294967295
 8010568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801056c:	3501      	adds	r5, #1
 801056e:	e7c6      	b.n	80104fe <_printf_common+0x3e>
 8010570:	18e1      	adds	r1, r4, r3
 8010572:	1c5a      	adds	r2, r3, #1
 8010574:	2030      	movs	r0, #48	; 0x30
 8010576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801057a:	4422      	add	r2, r4
 801057c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010584:	3302      	adds	r3, #2
 8010586:	e7c7      	b.n	8010518 <_printf_common+0x58>
 8010588:	2301      	movs	r3, #1
 801058a:	4622      	mov	r2, r4
 801058c:	4649      	mov	r1, r9
 801058e:	4638      	mov	r0, r7
 8010590:	47c0      	blx	r8
 8010592:	3001      	adds	r0, #1
 8010594:	d0e6      	beq.n	8010564 <_printf_common+0xa4>
 8010596:	3601      	adds	r6, #1
 8010598:	e7d9      	b.n	801054e <_printf_common+0x8e>
	...

0801059c <_printf_i>:
 801059c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80105a0:	7e0f      	ldrb	r7, [r1, #24]
 80105a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80105a4:	2f78      	cmp	r7, #120	; 0x78
 80105a6:	4691      	mov	r9, r2
 80105a8:	4680      	mov	r8, r0
 80105aa:	460c      	mov	r4, r1
 80105ac:	469a      	mov	sl, r3
 80105ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80105b2:	d807      	bhi.n	80105c4 <_printf_i+0x28>
 80105b4:	2f62      	cmp	r7, #98	; 0x62
 80105b6:	d80a      	bhi.n	80105ce <_printf_i+0x32>
 80105b8:	2f00      	cmp	r7, #0
 80105ba:	f000 80d8 	beq.w	801076e <_printf_i+0x1d2>
 80105be:	2f58      	cmp	r7, #88	; 0x58
 80105c0:	f000 80a3 	beq.w	801070a <_printf_i+0x16e>
 80105c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80105c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80105cc:	e03a      	b.n	8010644 <_printf_i+0xa8>
 80105ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80105d2:	2b15      	cmp	r3, #21
 80105d4:	d8f6      	bhi.n	80105c4 <_printf_i+0x28>
 80105d6:	a101      	add	r1, pc, #4	; (adr r1, 80105dc <_printf_i+0x40>)
 80105d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80105dc:	08010635 	.word	0x08010635
 80105e0:	08010649 	.word	0x08010649
 80105e4:	080105c5 	.word	0x080105c5
 80105e8:	080105c5 	.word	0x080105c5
 80105ec:	080105c5 	.word	0x080105c5
 80105f0:	080105c5 	.word	0x080105c5
 80105f4:	08010649 	.word	0x08010649
 80105f8:	080105c5 	.word	0x080105c5
 80105fc:	080105c5 	.word	0x080105c5
 8010600:	080105c5 	.word	0x080105c5
 8010604:	080105c5 	.word	0x080105c5
 8010608:	08010755 	.word	0x08010755
 801060c:	08010679 	.word	0x08010679
 8010610:	08010737 	.word	0x08010737
 8010614:	080105c5 	.word	0x080105c5
 8010618:	080105c5 	.word	0x080105c5
 801061c:	08010777 	.word	0x08010777
 8010620:	080105c5 	.word	0x080105c5
 8010624:	08010679 	.word	0x08010679
 8010628:	080105c5 	.word	0x080105c5
 801062c:	080105c5 	.word	0x080105c5
 8010630:	0801073f 	.word	0x0801073f
 8010634:	682b      	ldr	r3, [r5, #0]
 8010636:	1d1a      	adds	r2, r3, #4
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	602a      	str	r2, [r5, #0]
 801063c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010644:	2301      	movs	r3, #1
 8010646:	e0a3      	b.n	8010790 <_printf_i+0x1f4>
 8010648:	6820      	ldr	r0, [r4, #0]
 801064a:	6829      	ldr	r1, [r5, #0]
 801064c:	0606      	lsls	r6, r0, #24
 801064e:	f101 0304 	add.w	r3, r1, #4
 8010652:	d50a      	bpl.n	801066a <_printf_i+0xce>
 8010654:	680e      	ldr	r6, [r1, #0]
 8010656:	602b      	str	r3, [r5, #0]
 8010658:	2e00      	cmp	r6, #0
 801065a:	da03      	bge.n	8010664 <_printf_i+0xc8>
 801065c:	232d      	movs	r3, #45	; 0x2d
 801065e:	4276      	negs	r6, r6
 8010660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010664:	485e      	ldr	r0, [pc, #376]	; (80107e0 <_printf_i+0x244>)
 8010666:	230a      	movs	r3, #10
 8010668:	e019      	b.n	801069e <_printf_i+0x102>
 801066a:	680e      	ldr	r6, [r1, #0]
 801066c:	602b      	str	r3, [r5, #0]
 801066e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010672:	bf18      	it	ne
 8010674:	b236      	sxthne	r6, r6
 8010676:	e7ef      	b.n	8010658 <_printf_i+0xbc>
 8010678:	682b      	ldr	r3, [r5, #0]
 801067a:	6820      	ldr	r0, [r4, #0]
 801067c:	1d19      	adds	r1, r3, #4
 801067e:	6029      	str	r1, [r5, #0]
 8010680:	0601      	lsls	r1, r0, #24
 8010682:	d501      	bpl.n	8010688 <_printf_i+0xec>
 8010684:	681e      	ldr	r6, [r3, #0]
 8010686:	e002      	b.n	801068e <_printf_i+0xf2>
 8010688:	0646      	lsls	r6, r0, #25
 801068a:	d5fb      	bpl.n	8010684 <_printf_i+0xe8>
 801068c:	881e      	ldrh	r6, [r3, #0]
 801068e:	4854      	ldr	r0, [pc, #336]	; (80107e0 <_printf_i+0x244>)
 8010690:	2f6f      	cmp	r7, #111	; 0x6f
 8010692:	bf0c      	ite	eq
 8010694:	2308      	moveq	r3, #8
 8010696:	230a      	movne	r3, #10
 8010698:	2100      	movs	r1, #0
 801069a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801069e:	6865      	ldr	r5, [r4, #4]
 80106a0:	60a5      	str	r5, [r4, #8]
 80106a2:	2d00      	cmp	r5, #0
 80106a4:	bfa2      	ittt	ge
 80106a6:	6821      	ldrge	r1, [r4, #0]
 80106a8:	f021 0104 	bicge.w	r1, r1, #4
 80106ac:	6021      	strge	r1, [r4, #0]
 80106ae:	b90e      	cbnz	r6, 80106b4 <_printf_i+0x118>
 80106b0:	2d00      	cmp	r5, #0
 80106b2:	d04d      	beq.n	8010750 <_printf_i+0x1b4>
 80106b4:	4615      	mov	r5, r2
 80106b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80106ba:	fb03 6711 	mls	r7, r3, r1, r6
 80106be:	5dc7      	ldrb	r7, [r0, r7]
 80106c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80106c4:	4637      	mov	r7, r6
 80106c6:	42bb      	cmp	r3, r7
 80106c8:	460e      	mov	r6, r1
 80106ca:	d9f4      	bls.n	80106b6 <_printf_i+0x11a>
 80106cc:	2b08      	cmp	r3, #8
 80106ce:	d10b      	bne.n	80106e8 <_printf_i+0x14c>
 80106d0:	6823      	ldr	r3, [r4, #0]
 80106d2:	07de      	lsls	r6, r3, #31
 80106d4:	d508      	bpl.n	80106e8 <_printf_i+0x14c>
 80106d6:	6923      	ldr	r3, [r4, #16]
 80106d8:	6861      	ldr	r1, [r4, #4]
 80106da:	4299      	cmp	r1, r3
 80106dc:	bfde      	ittt	le
 80106de:	2330      	movle	r3, #48	; 0x30
 80106e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80106e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80106e8:	1b52      	subs	r2, r2, r5
 80106ea:	6122      	str	r2, [r4, #16]
 80106ec:	f8cd a000 	str.w	sl, [sp]
 80106f0:	464b      	mov	r3, r9
 80106f2:	aa03      	add	r2, sp, #12
 80106f4:	4621      	mov	r1, r4
 80106f6:	4640      	mov	r0, r8
 80106f8:	f7ff fee2 	bl	80104c0 <_printf_common>
 80106fc:	3001      	adds	r0, #1
 80106fe:	d14c      	bne.n	801079a <_printf_i+0x1fe>
 8010700:	f04f 30ff 	mov.w	r0, #4294967295
 8010704:	b004      	add	sp, #16
 8010706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801070a:	4835      	ldr	r0, [pc, #212]	; (80107e0 <_printf_i+0x244>)
 801070c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010710:	6829      	ldr	r1, [r5, #0]
 8010712:	6823      	ldr	r3, [r4, #0]
 8010714:	f851 6b04 	ldr.w	r6, [r1], #4
 8010718:	6029      	str	r1, [r5, #0]
 801071a:	061d      	lsls	r5, r3, #24
 801071c:	d514      	bpl.n	8010748 <_printf_i+0x1ac>
 801071e:	07df      	lsls	r7, r3, #31
 8010720:	bf44      	itt	mi
 8010722:	f043 0320 	orrmi.w	r3, r3, #32
 8010726:	6023      	strmi	r3, [r4, #0]
 8010728:	b91e      	cbnz	r6, 8010732 <_printf_i+0x196>
 801072a:	6823      	ldr	r3, [r4, #0]
 801072c:	f023 0320 	bic.w	r3, r3, #32
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	2310      	movs	r3, #16
 8010734:	e7b0      	b.n	8010698 <_printf_i+0xfc>
 8010736:	6823      	ldr	r3, [r4, #0]
 8010738:	f043 0320 	orr.w	r3, r3, #32
 801073c:	6023      	str	r3, [r4, #0]
 801073e:	2378      	movs	r3, #120	; 0x78
 8010740:	4828      	ldr	r0, [pc, #160]	; (80107e4 <_printf_i+0x248>)
 8010742:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010746:	e7e3      	b.n	8010710 <_printf_i+0x174>
 8010748:	0659      	lsls	r1, r3, #25
 801074a:	bf48      	it	mi
 801074c:	b2b6      	uxthmi	r6, r6
 801074e:	e7e6      	b.n	801071e <_printf_i+0x182>
 8010750:	4615      	mov	r5, r2
 8010752:	e7bb      	b.n	80106cc <_printf_i+0x130>
 8010754:	682b      	ldr	r3, [r5, #0]
 8010756:	6826      	ldr	r6, [r4, #0]
 8010758:	6961      	ldr	r1, [r4, #20]
 801075a:	1d18      	adds	r0, r3, #4
 801075c:	6028      	str	r0, [r5, #0]
 801075e:	0635      	lsls	r5, r6, #24
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	d501      	bpl.n	8010768 <_printf_i+0x1cc>
 8010764:	6019      	str	r1, [r3, #0]
 8010766:	e002      	b.n	801076e <_printf_i+0x1d2>
 8010768:	0670      	lsls	r0, r6, #25
 801076a:	d5fb      	bpl.n	8010764 <_printf_i+0x1c8>
 801076c:	8019      	strh	r1, [r3, #0]
 801076e:	2300      	movs	r3, #0
 8010770:	6123      	str	r3, [r4, #16]
 8010772:	4615      	mov	r5, r2
 8010774:	e7ba      	b.n	80106ec <_printf_i+0x150>
 8010776:	682b      	ldr	r3, [r5, #0]
 8010778:	1d1a      	adds	r2, r3, #4
 801077a:	602a      	str	r2, [r5, #0]
 801077c:	681d      	ldr	r5, [r3, #0]
 801077e:	6862      	ldr	r2, [r4, #4]
 8010780:	2100      	movs	r1, #0
 8010782:	4628      	mov	r0, r5
 8010784:	f7ef fd94 	bl	80002b0 <memchr>
 8010788:	b108      	cbz	r0, 801078e <_printf_i+0x1f2>
 801078a:	1b40      	subs	r0, r0, r5
 801078c:	6060      	str	r0, [r4, #4]
 801078e:	6863      	ldr	r3, [r4, #4]
 8010790:	6123      	str	r3, [r4, #16]
 8010792:	2300      	movs	r3, #0
 8010794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010798:	e7a8      	b.n	80106ec <_printf_i+0x150>
 801079a:	6923      	ldr	r3, [r4, #16]
 801079c:	462a      	mov	r2, r5
 801079e:	4649      	mov	r1, r9
 80107a0:	4640      	mov	r0, r8
 80107a2:	47d0      	blx	sl
 80107a4:	3001      	adds	r0, #1
 80107a6:	d0ab      	beq.n	8010700 <_printf_i+0x164>
 80107a8:	6823      	ldr	r3, [r4, #0]
 80107aa:	079b      	lsls	r3, r3, #30
 80107ac:	d413      	bmi.n	80107d6 <_printf_i+0x23a>
 80107ae:	68e0      	ldr	r0, [r4, #12]
 80107b0:	9b03      	ldr	r3, [sp, #12]
 80107b2:	4298      	cmp	r0, r3
 80107b4:	bfb8      	it	lt
 80107b6:	4618      	movlt	r0, r3
 80107b8:	e7a4      	b.n	8010704 <_printf_i+0x168>
 80107ba:	2301      	movs	r3, #1
 80107bc:	4632      	mov	r2, r6
 80107be:	4649      	mov	r1, r9
 80107c0:	4640      	mov	r0, r8
 80107c2:	47d0      	blx	sl
 80107c4:	3001      	adds	r0, #1
 80107c6:	d09b      	beq.n	8010700 <_printf_i+0x164>
 80107c8:	3501      	adds	r5, #1
 80107ca:	68e3      	ldr	r3, [r4, #12]
 80107cc:	9903      	ldr	r1, [sp, #12]
 80107ce:	1a5b      	subs	r3, r3, r1
 80107d0:	42ab      	cmp	r3, r5
 80107d2:	dcf2      	bgt.n	80107ba <_printf_i+0x21e>
 80107d4:	e7eb      	b.n	80107ae <_printf_i+0x212>
 80107d6:	2500      	movs	r5, #0
 80107d8:	f104 0619 	add.w	r6, r4, #25
 80107dc:	e7f5      	b.n	80107ca <_printf_i+0x22e>
 80107de:	bf00      	nop
 80107e0:	080263de 	.word	0x080263de
 80107e4:	080263ef 	.word	0x080263ef

080107e8 <siprintf>:
 80107e8:	b40e      	push	{r1, r2, r3}
 80107ea:	b500      	push	{lr}
 80107ec:	b09c      	sub	sp, #112	; 0x70
 80107ee:	ab1d      	add	r3, sp, #116	; 0x74
 80107f0:	9002      	str	r0, [sp, #8]
 80107f2:	9006      	str	r0, [sp, #24]
 80107f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80107f8:	4809      	ldr	r0, [pc, #36]	; (8010820 <siprintf+0x38>)
 80107fa:	9107      	str	r1, [sp, #28]
 80107fc:	9104      	str	r1, [sp, #16]
 80107fe:	4909      	ldr	r1, [pc, #36]	; (8010824 <siprintf+0x3c>)
 8010800:	f853 2b04 	ldr.w	r2, [r3], #4
 8010804:	9105      	str	r1, [sp, #20]
 8010806:	6800      	ldr	r0, [r0, #0]
 8010808:	9301      	str	r3, [sp, #4]
 801080a:	a902      	add	r1, sp, #8
 801080c:	f001 fb76 	bl	8011efc <_svfiprintf_r>
 8010810:	9b02      	ldr	r3, [sp, #8]
 8010812:	2200      	movs	r2, #0
 8010814:	701a      	strb	r2, [r3, #0]
 8010816:	b01c      	add	sp, #112	; 0x70
 8010818:	f85d eb04 	ldr.w	lr, [sp], #4
 801081c:	b003      	add	sp, #12
 801081e:	4770      	bx	lr
 8010820:	20000104 	.word	0x20000104
 8010824:	ffff0208 	.word	0xffff0208

08010828 <quorem>:
 8010828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801082c:	6903      	ldr	r3, [r0, #16]
 801082e:	690c      	ldr	r4, [r1, #16]
 8010830:	42a3      	cmp	r3, r4
 8010832:	4607      	mov	r7, r0
 8010834:	f2c0 8081 	blt.w	801093a <quorem+0x112>
 8010838:	3c01      	subs	r4, #1
 801083a:	f101 0814 	add.w	r8, r1, #20
 801083e:	f100 0514 	add.w	r5, r0, #20
 8010842:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010846:	9301      	str	r3, [sp, #4]
 8010848:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801084c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010850:	3301      	adds	r3, #1
 8010852:	429a      	cmp	r2, r3
 8010854:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010858:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801085c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010860:	d331      	bcc.n	80108c6 <quorem+0x9e>
 8010862:	f04f 0e00 	mov.w	lr, #0
 8010866:	4640      	mov	r0, r8
 8010868:	46ac      	mov	ip, r5
 801086a:	46f2      	mov	sl, lr
 801086c:	f850 2b04 	ldr.w	r2, [r0], #4
 8010870:	b293      	uxth	r3, r2
 8010872:	fb06 e303 	mla	r3, r6, r3, lr
 8010876:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801087a:	b29b      	uxth	r3, r3
 801087c:	ebaa 0303 	sub.w	r3, sl, r3
 8010880:	f8dc a000 	ldr.w	sl, [ip]
 8010884:	0c12      	lsrs	r2, r2, #16
 8010886:	fa13 f38a 	uxtah	r3, r3, sl
 801088a:	fb06 e202 	mla	r2, r6, r2, lr
 801088e:	9300      	str	r3, [sp, #0]
 8010890:	9b00      	ldr	r3, [sp, #0]
 8010892:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010896:	b292      	uxth	r2, r2
 8010898:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801089c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80108a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80108a4:	4581      	cmp	r9, r0
 80108a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80108aa:	f84c 3b04 	str.w	r3, [ip], #4
 80108ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80108b2:	d2db      	bcs.n	801086c <quorem+0x44>
 80108b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80108b8:	b92b      	cbnz	r3, 80108c6 <quorem+0x9e>
 80108ba:	9b01      	ldr	r3, [sp, #4]
 80108bc:	3b04      	subs	r3, #4
 80108be:	429d      	cmp	r5, r3
 80108c0:	461a      	mov	r2, r3
 80108c2:	d32e      	bcc.n	8010922 <quorem+0xfa>
 80108c4:	613c      	str	r4, [r7, #16]
 80108c6:	4638      	mov	r0, r7
 80108c8:	f001 f8c4 	bl	8011a54 <__mcmp>
 80108cc:	2800      	cmp	r0, #0
 80108ce:	db24      	blt.n	801091a <quorem+0xf2>
 80108d0:	3601      	adds	r6, #1
 80108d2:	4628      	mov	r0, r5
 80108d4:	f04f 0c00 	mov.w	ip, #0
 80108d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80108dc:	f8d0 e000 	ldr.w	lr, [r0]
 80108e0:	b293      	uxth	r3, r2
 80108e2:	ebac 0303 	sub.w	r3, ip, r3
 80108e6:	0c12      	lsrs	r2, r2, #16
 80108e8:	fa13 f38e 	uxtah	r3, r3, lr
 80108ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80108f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80108f4:	b29b      	uxth	r3, r3
 80108f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80108fa:	45c1      	cmp	r9, r8
 80108fc:	f840 3b04 	str.w	r3, [r0], #4
 8010900:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010904:	d2e8      	bcs.n	80108d8 <quorem+0xb0>
 8010906:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801090a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801090e:	b922      	cbnz	r2, 801091a <quorem+0xf2>
 8010910:	3b04      	subs	r3, #4
 8010912:	429d      	cmp	r5, r3
 8010914:	461a      	mov	r2, r3
 8010916:	d30a      	bcc.n	801092e <quorem+0x106>
 8010918:	613c      	str	r4, [r7, #16]
 801091a:	4630      	mov	r0, r6
 801091c:	b003      	add	sp, #12
 801091e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010922:	6812      	ldr	r2, [r2, #0]
 8010924:	3b04      	subs	r3, #4
 8010926:	2a00      	cmp	r2, #0
 8010928:	d1cc      	bne.n	80108c4 <quorem+0x9c>
 801092a:	3c01      	subs	r4, #1
 801092c:	e7c7      	b.n	80108be <quorem+0x96>
 801092e:	6812      	ldr	r2, [r2, #0]
 8010930:	3b04      	subs	r3, #4
 8010932:	2a00      	cmp	r2, #0
 8010934:	d1f0      	bne.n	8010918 <quorem+0xf0>
 8010936:	3c01      	subs	r4, #1
 8010938:	e7eb      	b.n	8010912 <quorem+0xea>
 801093a:	2000      	movs	r0, #0
 801093c:	e7ee      	b.n	801091c <quorem+0xf4>
	...

08010940 <_dtoa_r>:
 8010940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010944:	ed2d 8b04 	vpush	{d8-d9}
 8010948:	ec57 6b10 	vmov	r6, r7, d0
 801094c:	b093      	sub	sp, #76	; 0x4c
 801094e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010950:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010954:	9106      	str	r1, [sp, #24]
 8010956:	ee10 aa10 	vmov	sl, s0
 801095a:	4604      	mov	r4, r0
 801095c:	9209      	str	r2, [sp, #36]	; 0x24
 801095e:	930c      	str	r3, [sp, #48]	; 0x30
 8010960:	46bb      	mov	fp, r7
 8010962:	b975      	cbnz	r5, 8010982 <_dtoa_r+0x42>
 8010964:	2010      	movs	r0, #16
 8010966:	f000 fddd 	bl	8011524 <malloc>
 801096a:	4602      	mov	r2, r0
 801096c:	6260      	str	r0, [r4, #36]	; 0x24
 801096e:	b920      	cbnz	r0, 801097a <_dtoa_r+0x3a>
 8010970:	4ba7      	ldr	r3, [pc, #668]	; (8010c10 <_dtoa_r+0x2d0>)
 8010972:	21ea      	movs	r1, #234	; 0xea
 8010974:	48a7      	ldr	r0, [pc, #668]	; (8010c14 <_dtoa_r+0x2d4>)
 8010976:	f001 fbd1 	bl	801211c <__assert_func>
 801097a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801097e:	6005      	str	r5, [r0, #0]
 8010980:	60c5      	str	r5, [r0, #12]
 8010982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010984:	6819      	ldr	r1, [r3, #0]
 8010986:	b151      	cbz	r1, 801099e <_dtoa_r+0x5e>
 8010988:	685a      	ldr	r2, [r3, #4]
 801098a:	604a      	str	r2, [r1, #4]
 801098c:	2301      	movs	r3, #1
 801098e:	4093      	lsls	r3, r2
 8010990:	608b      	str	r3, [r1, #8]
 8010992:	4620      	mov	r0, r4
 8010994:	f000 fe1c 	bl	80115d0 <_Bfree>
 8010998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801099a:	2200      	movs	r2, #0
 801099c:	601a      	str	r2, [r3, #0]
 801099e:	1e3b      	subs	r3, r7, #0
 80109a0:	bfaa      	itet	ge
 80109a2:	2300      	movge	r3, #0
 80109a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80109a8:	f8c8 3000 	strge.w	r3, [r8]
 80109ac:	4b9a      	ldr	r3, [pc, #616]	; (8010c18 <_dtoa_r+0x2d8>)
 80109ae:	bfbc      	itt	lt
 80109b0:	2201      	movlt	r2, #1
 80109b2:	f8c8 2000 	strlt.w	r2, [r8]
 80109b6:	ea33 030b 	bics.w	r3, r3, fp
 80109ba:	d11b      	bne.n	80109f4 <_dtoa_r+0xb4>
 80109bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80109be:	f242 730f 	movw	r3, #9999	; 0x270f
 80109c2:	6013      	str	r3, [r2, #0]
 80109c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80109c8:	4333      	orrs	r3, r6
 80109ca:	f000 8592 	beq.w	80114f2 <_dtoa_r+0xbb2>
 80109ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80109d0:	b963      	cbnz	r3, 80109ec <_dtoa_r+0xac>
 80109d2:	4b92      	ldr	r3, [pc, #584]	; (8010c1c <_dtoa_r+0x2dc>)
 80109d4:	e022      	b.n	8010a1c <_dtoa_r+0xdc>
 80109d6:	4b92      	ldr	r3, [pc, #584]	; (8010c20 <_dtoa_r+0x2e0>)
 80109d8:	9301      	str	r3, [sp, #4]
 80109da:	3308      	adds	r3, #8
 80109dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80109de:	6013      	str	r3, [r2, #0]
 80109e0:	9801      	ldr	r0, [sp, #4]
 80109e2:	b013      	add	sp, #76	; 0x4c
 80109e4:	ecbd 8b04 	vpop	{d8-d9}
 80109e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109ec:	4b8b      	ldr	r3, [pc, #556]	; (8010c1c <_dtoa_r+0x2dc>)
 80109ee:	9301      	str	r3, [sp, #4]
 80109f0:	3303      	adds	r3, #3
 80109f2:	e7f3      	b.n	80109dc <_dtoa_r+0x9c>
 80109f4:	2200      	movs	r2, #0
 80109f6:	2300      	movs	r3, #0
 80109f8:	4650      	mov	r0, sl
 80109fa:	4659      	mov	r1, fp
 80109fc:	f7f0 f8cc 	bl	8000b98 <__aeabi_dcmpeq>
 8010a00:	ec4b ab19 	vmov	d9, sl, fp
 8010a04:	4680      	mov	r8, r0
 8010a06:	b158      	cbz	r0, 8010a20 <_dtoa_r+0xe0>
 8010a08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a0a:	2301      	movs	r3, #1
 8010a0c:	6013      	str	r3, [r2, #0]
 8010a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	f000 856b 	beq.w	80114ec <_dtoa_r+0xbac>
 8010a16:	4883      	ldr	r0, [pc, #524]	; (8010c24 <_dtoa_r+0x2e4>)
 8010a18:	6018      	str	r0, [r3, #0]
 8010a1a:	1e43      	subs	r3, r0, #1
 8010a1c:	9301      	str	r3, [sp, #4]
 8010a1e:	e7df      	b.n	80109e0 <_dtoa_r+0xa0>
 8010a20:	ec4b ab10 	vmov	d0, sl, fp
 8010a24:	aa10      	add	r2, sp, #64	; 0x40
 8010a26:	a911      	add	r1, sp, #68	; 0x44
 8010a28:	4620      	mov	r0, r4
 8010a2a:	f001 f8b9 	bl	8011ba0 <__d2b>
 8010a2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010a32:	ee08 0a10 	vmov	s16, r0
 8010a36:	2d00      	cmp	r5, #0
 8010a38:	f000 8084 	beq.w	8010b44 <_dtoa_r+0x204>
 8010a3c:	ee19 3a90 	vmov	r3, s19
 8010a40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010a44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010a48:	4656      	mov	r6, sl
 8010a4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010a4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010a52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010a56:	4b74      	ldr	r3, [pc, #464]	; (8010c28 <_dtoa_r+0x2e8>)
 8010a58:	2200      	movs	r2, #0
 8010a5a:	4630      	mov	r0, r6
 8010a5c:	4639      	mov	r1, r7
 8010a5e:	f7ef fc7b 	bl	8000358 <__aeabi_dsub>
 8010a62:	a365      	add	r3, pc, #404	; (adr r3, 8010bf8 <_dtoa_r+0x2b8>)
 8010a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a68:	f7ef fe2e 	bl	80006c8 <__aeabi_dmul>
 8010a6c:	a364      	add	r3, pc, #400	; (adr r3, 8010c00 <_dtoa_r+0x2c0>)
 8010a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a72:	f7ef fc73 	bl	800035c <__adddf3>
 8010a76:	4606      	mov	r6, r0
 8010a78:	4628      	mov	r0, r5
 8010a7a:	460f      	mov	r7, r1
 8010a7c:	f7ef fdba 	bl	80005f4 <__aeabi_i2d>
 8010a80:	a361      	add	r3, pc, #388	; (adr r3, 8010c08 <_dtoa_r+0x2c8>)
 8010a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a86:	f7ef fe1f 	bl	80006c8 <__aeabi_dmul>
 8010a8a:	4602      	mov	r2, r0
 8010a8c:	460b      	mov	r3, r1
 8010a8e:	4630      	mov	r0, r6
 8010a90:	4639      	mov	r1, r7
 8010a92:	f7ef fc63 	bl	800035c <__adddf3>
 8010a96:	4606      	mov	r6, r0
 8010a98:	460f      	mov	r7, r1
 8010a9a:	f7f0 f8c5 	bl	8000c28 <__aeabi_d2iz>
 8010a9e:	2200      	movs	r2, #0
 8010aa0:	9000      	str	r0, [sp, #0]
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	4630      	mov	r0, r6
 8010aa6:	4639      	mov	r1, r7
 8010aa8:	f7f0 f880 	bl	8000bac <__aeabi_dcmplt>
 8010aac:	b150      	cbz	r0, 8010ac4 <_dtoa_r+0x184>
 8010aae:	9800      	ldr	r0, [sp, #0]
 8010ab0:	f7ef fda0 	bl	80005f4 <__aeabi_i2d>
 8010ab4:	4632      	mov	r2, r6
 8010ab6:	463b      	mov	r3, r7
 8010ab8:	f7f0 f86e 	bl	8000b98 <__aeabi_dcmpeq>
 8010abc:	b910      	cbnz	r0, 8010ac4 <_dtoa_r+0x184>
 8010abe:	9b00      	ldr	r3, [sp, #0]
 8010ac0:	3b01      	subs	r3, #1
 8010ac2:	9300      	str	r3, [sp, #0]
 8010ac4:	9b00      	ldr	r3, [sp, #0]
 8010ac6:	2b16      	cmp	r3, #22
 8010ac8:	d85a      	bhi.n	8010b80 <_dtoa_r+0x240>
 8010aca:	9a00      	ldr	r2, [sp, #0]
 8010acc:	4b57      	ldr	r3, [pc, #348]	; (8010c2c <_dtoa_r+0x2ec>)
 8010ace:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ad6:	ec51 0b19 	vmov	r0, r1, d9
 8010ada:	f7f0 f867 	bl	8000bac <__aeabi_dcmplt>
 8010ade:	2800      	cmp	r0, #0
 8010ae0:	d050      	beq.n	8010b84 <_dtoa_r+0x244>
 8010ae2:	9b00      	ldr	r3, [sp, #0]
 8010ae4:	3b01      	subs	r3, #1
 8010ae6:	9300      	str	r3, [sp, #0]
 8010ae8:	2300      	movs	r3, #0
 8010aea:	930b      	str	r3, [sp, #44]	; 0x2c
 8010aec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010aee:	1b5d      	subs	r5, r3, r5
 8010af0:	1e6b      	subs	r3, r5, #1
 8010af2:	9305      	str	r3, [sp, #20]
 8010af4:	bf45      	ittet	mi
 8010af6:	f1c5 0301 	rsbmi	r3, r5, #1
 8010afa:	9304      	strmi	r3, [sp, #16]
 8010afc:	2300      	movpl	r3, #0
 8010afe:	2300      	movmi	r3, #0
 8010b00:	bf4c      	ite	mi
 8010b02:	9305      	strmi	r3, [sp, #20]
 8010b04:	9304      	strpl	r3, [sp, #16]
 8010b06:	9b00      	ldr	r3, [sp, #0]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	db3d      	blt.n	8010b88 <_dtoa_r+0x248>
 8010b0c:	9b05      	ldr	r3, [sp, #20]
 8010b0e:	9a00      	ldr	r2, [sp, #0]
 8010b10:	920a      	str	r2, [sp, #40]	; 0x28
 8010b12:	4413      	add	r3, r2
 8010b14:	9305      	str	r3, [sp, #20]
 8010b16:	2300      	movs	r3, #0
 8010b18:	9307      	str	r3, [sp, #28]
 8010b1a:	9b06      	ldr	r3, [sp, #24]
 8010b1c:	2b09      	cmp	r3, #9
 8010b1e:	f200 8089 	bhi.w	8010c34 <_dtoa_r+0x2f4>
 8010b22:	2b05      	cmp	r3, #5
 8010b24:	bfc4      	itt	gt
 8010b26:	3b04      	subgt	r3, #4
 8010b28:	9306      	strgt	r3, [sp, #24]
 8010b2a:	9b06      	ldr	r3, [sp, #24]
 8010b2c:	f1a3 0302 	sub.w	r3, r3, #2
 8010b30:	bfcc      	ite	gt
 8010b32:	2500      	movgt	r5, #0
 8010b34:	2501      	movle	r5, #1
 8010b36:	2b03      	cmp	r3, #3
 8010b38:	f200 8087 	bhi.w	8010c4a <_dtoa_r+0x30a>
 8010b3c:	e8df f003 	tbb	[pc, r3]
 8010b40:	59383a2d 	.word	0x59383a2d
 8010b44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010b48:	441d      	add	r5, r3
 8010b4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010b4e:	2b20      	cmp	r3, #32
 8010b50:	bfc1      	itttt	gt
 8010b52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010b56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010b5a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010b5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010b62:	bfda      	itte	le
 8010b64:	f1c3 0320 	rsble	r3, r3, #32
 8010b68:	fa06 f003 	lslle.w	r0, r6, r3
 8010b6c:	4318      	orrgt	r0, r3
 8010b6e:	f7ef fd31 	bl	80005d4 <__aeabi_ui2d>
 8010b72:	2301      	movs	r3, #1
 8010b74:	4606      	mov	r6, r0
 8010b76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010b7a:	3d01      	subs	r5, #1
 8010b7c:	930e      	str	r3, [sp, #56]	; 0x38
 8010b7e:	e76a      	b.n	8010a56 <_dtoa_r+0x116>
 8010b80:	2301      	movs	r3, #1
 8010b82:	e7b2      	b.n	8010aea <_dtoa_r+0x1aa>
 8010b84:	900b      	str	r0, [sp, #44]	; 0x2c
 8010b86:	e7b1      	b.n	8010aec <_dtoa_r+0x1ac>
 8010b88:	9b04      	ldr	r3, [sp, #16]
 8010b8a:	9a00      	ldr	r2, [sp, #0]
 8010b8c:	1a9b      	subs	r3, r3, r2
 8010b8e:	9304      	str	r3, [sp, #16]
 8010b90:	4253      	negs	r3, r2
 8010b92:	9307      	str	r3, [sp, #28]
 8010b94:	2300      	movs	r3, #0
 8010b96:	930a      	str	r3, [sp, #40]	; 0x28
 8010b98:	e7bf      	b.n	8010b1a <_dtoa_r+0x1da>
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	9308      	str	r3, [sp, #32]
 8010b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	dc55      	bgt.n	8010c50 <_dtoa_r+0x310>
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010baa:	461a      	mov	r2, r3
 8010bac:	9209      	str	r2, [sp, #36]	; 0x24
 8010bae:	e00c      	b.n	8010bca <_dtoa_r+0x28a>
 8010bb0:	2301      	movs	r3, #1
 8010bb2:	e7f3      	b.n	8010b9c <_dtoa_r+0x25c>
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010bb8:	9308      	str	r3, [sp, #32]
 8010bba:	9b00      	ldr	r3, [sp, #0]
 8010bbc:	4413      	add	r3, r2
 8010bbe:	9302      	str	r3, [sp, #8]
 8010bc0:	3301      	adds	r3, #1
 8010bc2:	2b01      	cmp	r3, #1
 8010bc4:	9303      	str	r3, [sp, #12]
 8010bc6:	bfb8      	it	lt
 8010bc8:	2301      	movlt	r3, #1
 8010bca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010bcc:	2200      	movs	r2, #0
 8010bce:	6042      	str	r2, [r0, #4]
 8010bd0:	2204      	movs	r2, #4
 8010bd2:	f102 0614 	add.w	r6, r2, #20
 8010bd6:	429e      	cmp	r6, r3
 8010bd8:	6841      	ldr	r1, [r0, #4]
 8010bda:	d93d      	bls.n	8010c58 <_dtoa_r+0x318>
 8010bdc:	4620      	mov	r0, r4
 8010bde:	f000 fcb7 	bl	8011550 <_Balloc>
 8010be2:	9001      	str	r0, [sp, #4]
 8010be4:	2800      	cmp	r0, #0
 8010be6:	d13b      	bne.n	8010c60 <_dtoa_r+0x320>
 8010be8:	4b11      	ldr	r3, [pc, #68]	; (8010c30 <_dtoa_r+0x2f0>)
 8010bea:	4602      	mov	r2, r0
 8010bec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010bf0:	e6c0      	b.n	8010974 <_dtoa_r+0x34>
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	e7df      	b.n	8010bb6 <_dtoa_r+0x276>
 8010bf6:	bf00      	nop
 8010bf8:	636f4361 	.word	0x636f4361
 8010bfc:	3fd287a7 	.word	0x3fd287a7
 8010c00:	8b60c8b3 	.word	0x8b60c8b3
 8010c04:	3fc68a28 	.word	0x3fc68a28
 8010c08:	509f79fb 	.word	0x509f79fb
 8010c0c:	3fd34413 	.word	0x3fd34413
 8010c10:	0802640d 	.word	0x0802640d
 8010c14:	08026424 	.word	0x08026424
 8010c18:	7ff00000 	.word	0x7ff00000
 8010c1c:	08026409 	.word	0x08026409
 8010c20:	08026400 	.word	0x08026400
 8010c24:	080263dd 	.word	0x080263dd
 8010c28:	3ff80000 	.word	0x3ff80000
 8010c2c:	08026518 	.word	0x08026518
 8010c30:	0802647f 	.word	0x0802647f
 8010c34:	2501      	movs	r5, #1
 8010c36:	2300      	movs	r3, #0
 8010c38:	9306      	str	r3, [sp, #24]
 8010c3a:	9508      	str	r5, [sp, #32]
 8010c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8010c40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010c44:	2200      	movs	r2, #0
 8010c46:	2312      	movs	r3, #18
 8010c48:	e7b0      	b.n	8010bac <_dtoa_r+0x26c>
 8010c4a:	2301      	movs	r3, #1
 8010c4c:	9308      	str	r3, [sp, #32]
 8010c4e:	e7f5      	b.n	8010c3c <_dtoa_r+0x2fc>
 8010c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010c56:	e7b8      	b.n	8010bca <_dtoa_r+0x28a>
 8010c58:	3101      	adds	r1, #1
 8010c5a:	6041      	str	r1, [r0, #4]
 8010c5c:	0052      	lsls	r2, r2, #1
 8010c5e:	e7b8      	b.n	8010bd2 <_dtoa_r+0x292>
 8010c60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c62:	9a01      	ldr	r2, [sp, #4]
 8010c64:	601a      	str	r2, [r3, #0]
 8010c66:	9b03      	ldr	r3, [sp, #12]
 8010c68:	2b0e      	cmp	r3, #14
 8010c6a:	f200 809d 	bhi.w	8010da8 <_dtoa_r+0x468>
 8010c6e:	2d00      	cmp	r5, #0
 8010c70:	f000 809a 	beq.w	8010da8 <_dtoa_r+0x468>
 8010c74:	9b00      	ldr	r3, [sp, #0]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	dd32      	ble.n	8010ce0 <_dtoa_r+0x3a0>
 8010c7a:	4ab7      	ldr	r2, [pc, #732]	; (8010f58 <_dtoa_r+0x618>)
 8010c7c:	f003 030f 	and.w	r3, r3, #15
 8010c80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010c84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010c88:	9b00      	ldr	r3, [sp, #0]
 8010c8a:	05d8      	lsls	r0, r3, #23
 8010c8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010c90:	d516      	bpl.n	8010cc0 <_dtoa_r+0x380>
 8010c92:	4bb2      	ldr	r3, [pc, #712]	; (8010f5c <_dtoa_r+0x61c>)
 8010c94:	ec51 0b19 	vmov	r0, r1, d9
 8010c98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010c9c:	f7ef fe3e 	bl	800091c <__aeabi_ddiv>
 8010ca0:	f007 070f 	and.w	r7, r7, #15
 8010ca4:	4682      	mov	sl, r0
 8010ca6:	468b      	mov	fp, r1
 8010ca8:	2503      	movs	r5, #3
 8010caa:	4eac      	ldr	r6, [pc, #688]	; (8010f5c <_dtoa_r+0x61c>)
 8010cac:	b957      	cbnz	r7, 8010cc4 <_dtoa_r+0x384>
 8010cae:	4642      	mov	r2, r8
 8010cb0:	464b      	mov	r3, r9
 8010cb2:	4650      	mov	r0, sl
 8010cb4:	4659      	mov	r1, fp
 8010cb6:	f7ef fe31 	bl	800091c <__aeabi_ddiv>
 8010cba:	4682      	mov	sl, r0
 8010cbc:	468b      	mov	fp, r1
 8010cbe:	e028      	b.n	8010d12 <_dtoa_r+0x3d2>
 8010cc0:	2502      	movs	r5, #2
 8010cc2:	e7f2      	b.n	8010caa <_dtoa_r+0x36a>
 8010cc4:	07f9      	lsls	r1, r7, #31
 8010cc6:	d508      	bpl.n	8010cda <_dtoa_r+0x39a>
 8010cc8:	4640      	mov	r0, r8
 8010cca:	4649      	mov	r1, r9
 8010ccc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010cd0:	f7ef fcfa 	bl	80006c8 <__aeabi_dmul>
 8010cd4:	3501      	adds	r5, #1
 8010cd6:	4680      	mov	r8, r0
 8010cd8:	4689      	mov	r9, r1
 8010cda:	107f      	asrs	r7, r7, #1
 8010cdc:	3608      	adds	r6, #8
 8010cde:	e7e5      	b.n	8010cac <_dtoa_r+0x36c>
 8010ce0:	f000 809b 	beq.w	8010e1a <_dtoa_r+0x4da>
 8010ce4:	9b00      	ldr	r3, [sp, #0]
 8010ce6:	4f9d      	ldr	r7, [pc, #628]	; (8010f5c <_dtoa_r+0x61c>)
 8010ce8:	425e      	negs	r6, r3
 8010cea:	4b9b      	ldr	r3, [pc, #620]	; (8010f58 <_dtoa_r+0x618>)
 8010cec:	f006 020f 	and.w	r2, r6, #15
 8010cf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf8:	ec51 0b19 	vmov	r0, r1, d9
 8010cfc:	f7ef fce4 	bl	80006c8 <__aeabi_dmul>
 8010d00:	1136      	asrs	r6, r6, #4
 8010d02:	4682      	mov	sl, r0
 8010d04:	468b      	mov	fp, r1
 8010d06:	2300      	movs	r3, #0
 8010d08:	2502      	movs	r5, #2
 8010d0a:	2e00      	cmp	r6, #0
 8010d0c:	d17a      	bne.n	8010e04 <_dtoa_r+0x4c4>
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d1d3      	bne.n	8010cba <_dtoa_r+0x37a>
 8010d12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	f000 8082 	beq.w	8010e1e <_dtoa_r+0x4de>
 8010d1a:	4b91      	ldr	r3, [pc, #580]	; (8010f60 <_dtoa_r+0x620>)
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	4650      	mov	r0, sl
 8010d20:	4659      	mov	r1, fp
 8010d22:	f7ef ff43 	bl	8000bac <__aeabi_dcmplt>
 8010d26:	2800      	cmp	r0, #0
 8010d28:	d079      	beq.n	8010e1e <_dtoa_r+0x4de>
 8010d2a:	9b03      	ldr	r3, [sp, #12]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d076      	beq.n	8010e1e <_dtoa_r+0x4de>
 8010d30:	9b02      	ldr	r3, [sp, #8]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	dd36      	ble.n	8010da4 <_dtoa_r+0x464>
 8010d36:	9b00      	ldr	r3, [sp, #0]
 8010d38:	4650      	mov	r0, sl
 8010d3a:	4659      	mov	r1, fp
 8010d3c:	1e5f      	subs	r7, r3, #1
 8010d3e:	2200      	movs	r2, #0
 8010d40:	4b88      	ldr	r3, [pc, #544]	; (8010f64 <_dtoa_r+0x624>)
 8010d42:	f7ef fcc1 	bl	80006c8 <__aeabi_dmul>
 8010d46:	9e02      	ldr	r6, [sp, #8]
 8010d48:	4682      	mov	sl, r0
 8010d4a:	468b      	mov	fp, r1
 8010d4c:	3501      	adds	r5, #1
 8010d4e:	4628      	mov	r0, r5
 8010d50:	f7ef fc50 	bl	80005f4 <__aeabi_i2d>
 8010d54:	4652      	mov	r2, sl
 8010d56:	465b      	mov	r3, fp
 8010d58:	f7ef fcb6 	bl	80006c8 <__aeabi_dmul>
 8010d5c:	4b82      	ldr	r3, [pc, #520]	; (8010f68 <_dtoa_r+0x628>)
 8010d5e:	2200      	movs	r2, #0
 8010d60:	f7ef fafc 	bl	800035c <__adddf3>
 8010d64:	46d0      	mov	r8, sl
 8010d66:	46d9      	mov	r9, fp
 8010d68:	4682      	mov	sl, r0
 8010d6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010d6e:	2e00      	cmp	r6, #0
 8010d70:	d158      	bne.n	8010e24 <_dtoa_r+0x4e4>
 8010d72:	4b7e      	ldr	r3, [pc, #504]	; (8010f6c <_dtoa_r+0x62c>)
 8010d74:	2200      	movs	r2, #0
 8010d76:	4640      	mov	r0, r8
 8010d78:	4649      	mov	r1, r9
 8010d7a:	f7ef faed 	bl	8000358 <__aeabi_dsub>
 8010d7e:	4652      	mov	r2, sl
 8010d80:	465b      	mov	r3, fp
 8010d82:	4680      	mov	r8, r0
 8010d84:	4689      	mov	r9, r1
 8010d86:	f7ef ff2f 	bl	8000be8 <__aeabi_dcmpgt>
 8010d8a:	2800      	cmp	r0, #0
 8010d8c:	f040 8295 	bne.w	80112ba <_dtoa_r+0x97a>
 8010d90:	4652      	mov	r2, sl
 8010d92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010d96:	4640      	mov	r0, r8
 8010d98:	4649      	mov	r1, r9
 8010d9a:	f7ef ff07 	bl	8000bac <__aeabi_dcmplt>
 8010d9e:	2800      	cmp	r0, #0
 8010da0:	f040 8289 	bne.w	80112b6 <_dtoa_r+0x976>
 8010da4:	ec5b ab19 	vmov	sl, fp, d9
 8010da8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	f2c0 8148 	blt.w	8011040 <_dtoa_r+0x700>
 8010db0:	9a00      	ldr	r2, [sp, #0]
 8010db2:	2a0e      	cmp	r2, #14
 8010db4:	f300 8144 	bgt.w	8011040 <_dtoa_r+0x700>
 8010db8:	4b67      	ldr	r3, [pc, #412]	; (8010f58 <_dtoa_r+0x618>)
 8010dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010dbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	f280 80d5 	bge.w	8010f74 <_dtoa_r+0x634>
 8010dca:	9b03      	ldr	r3, [sp, #12]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	f300 80d1 	bgt.w	8010f74 <_dtoa_r+0x634>
 8010dd2:	f040 826f 	bne.w	80112b4 <_dtoa_r+0x974>
 8010dd6:	4b65      	ldr	r3, [pc, #404]	; (8010f6c <_dtoa_r+0x62c>)
 8010dd8:	2200      	movs	r2, #0
 8010dda:	4640      	mov	r0, r8
 8010ddc:	4649      	mov	r1, r9
 8010dde:	f7ef fc73 	bl	80006c8 <__aeabi_dmul>
 8010de2:	4652      	mov	r2, sl
 8010de4:	465b      	mov	r3, fp
 8010de6:	f7ef fef5 	bl	8000bd4 <__aeabi_dcmpge>
 8010dea:	9e03      	ldr	r6, [sp, #12]
 8010dec:	4637      	mov	r7, r6
 8010dee:	2800      	cmp	r0, #0
 8010df0:	f040 8245 	bne.w	801127e <_dtoa_r+0x93e>
 8010df4:	9d01      	ldr	r5, [sp, #4]
 8010df6:	2331      	movs	r3, #49	; 0x31
 8010df8:	f805 3b01 	strb.w	r3, [r5], #1
 8010dfc:	9b00      	ldr	r3, [sp, #0]
 8010dfe:	3301      	adds	r3, #1
 8010e00:	9300      	str	r3, [sp, #0]
 8010e02:	e240      	b.n	8011286 <_dtoa_r+0x946>
 8010e04:	07f2      	lsls	r2, r6, #31
 8010e06:	d505      	bpl.n	8010e14 <_dtoa_r+0x4d4>
 8010e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e0c:	f7ef fc5c 	bl	80006c8 <__aeabi_dmul>
 8010e10:	3501      	adds	r5, #1
 8010e12:	2301      	movs	r3, #1
 8010e14:	1076      	asrs	r6, r6, #1
 8010e16:	3708      	adds	r7, #8
 8010e18:	e777      	b.n	8010d0a <_dtoa_r+0x3ca>
 8010e1a:	2502      	movs	r5, #2
 8010e1c:	e779      	b.n	8010d12 <_dtoa_r+0x3d2>
 8010e1e:	9f00      	ldr	r7, [sp, #0]
 8010e20:	9e03      	ldr	r6, [sp, #12]
 8010e22:	e794      	b.n	8010d4e <_dtoa_r+0x40e>
 8010e24:	9901      	ldr	r1, [sp, #4]
 8010e26:	4b4c      	ldr	r3, [pc, #304]	; (8010f58 <_dtoa_r+0x618>)
 8010e28:	4431      	add	r1, r6
 8010e2a:	910d      	str	r1, [sp, #52]	; 0x34
 8010e2c:	9908      	ldr	r1, [sp, #32]
 8010e2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010e32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010e36:	2900      	cmp	r1, #0
 8010e38:	d043      	beq.n	8010ec2 <_dtoa_r+0x582>
 8010e3a:	494d      	ldr	r1, [pc, #308]	; (8010f70 <_dtoa_r+0x630>)
 8010e3c:	2000      	movs	r0, #0
 8010e3e:	f7ef fd6d 	bl	800091c <__aeabi_ddiv>
 8010e42:	4652      	mov	r2, sl
 8010e44:	465b      	mov	r3, fp
 8010e46:	f7ef fa87 	bl	8000358 <__aeabi_dsub>
 8010e4a:	9d01      	ldr	r5, [sp, #4]
 8010e4c:	4682      	mov	sl, r0
 8010e4e:	468b      	mov	fp, r1
 8010e50:	4649      	mov	r1, r9
 8010e52:	4640      	mov	r0, r8
 8010e54:	f7ef fee8 	bl	8000c28 <__aeabi_d2iz>
 8010e58:	4606      	mov	r6, r0
 8010e5a:	f7ef fbcb 	bl	80005f4 <__aeabi_i2d>
 8010e5e:	4602      	mov	r2, r0
 8010e60:	460b      	mov	r3, r1
 8010e62:	4640      	mov	r0, r8
 8010e64:	4649      	mov	r1, r9
 8010e66:	f7ef fa77 	bl	8000358 <__aeabi_dsub>
 8010e6a:	3630      	adds	r6, #48	; 0x30
 8010e6c:	f805 6b01 	strb.w	r6, [r5], #1
 8010e70:	4652      	mov	r2, sl
 8010e72:	465b      	mov	r3, fp
 8010e74:	4680      	mov	r8, r0
 8010e76:	4689      	mov	r9, r1
 8010e78:	f7ef fe98 	bl	8000bac <__aeabi_dcmplt>
 8010e7c:	2800      	cmp	r0, #0
 8010e7e:	d163      	bne.n	8010f48 <_dtoa_r+0x608>
 8010e80:	4642      	mov	r2, r8
 8010e82:	464b      	mov	r3, r9
 8010e84:	4936      	ldr	r1, [pc, #216]	; (8010f60 <_dtoa_r+0x620>)
 8010e86:	2000      	movs	r0, #0
 8010e88:	f7ef fa66 	bl	8000358 <__aeabi_dsub>
 8010e8c:	4652      	mov	r2, sl
 8010e8e:	465b      	mov	r3, fp
 8010e90:	f7ef fe8c 	bl	8000bac <__aeabi_dcmplt>
 8010e94:	2800      	cmp	r0, #0
 8010e96:	f040 80b5 	bne.w	8011004 <_dtoa_r+0x6c4>
 8010e9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e9c:	429d      	cmp	r5, r3
 8010e9e:	d081      	beq.n	8010da4 <_dtoa_r+0x464>
 8010ea0:	4b30      	ldr	r3, [pc, #192]	; (8010f64 <_dtoa_r+0x624>)
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	4650      	mov	r0, sl
 8010ea6:	4659      	mov	r1, fp
 8010ea8:	f7ef fc0e 	bl	80006c8 <__aeabi_dmul>
 8010eac:	4b2d      	ldr	r3, [pc, #180]	; (8010f64 <_dtoa_r+0x624>)
 8010eae:	4682      	mov	sl, r0
 8010eb0:	468b      	mov	fp, r1
 8010eb2:	4640      	mov	r0, r8
 8010eb4:	4649      	mov	r1, r9
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	f7ef fc06 	bl	80006c8 <__aeabi_dmul>
 8010ebc:	4680      	mov	r8, r0
 8010ebe:	4689      	mov	r9, r1
 8010ec0:	e7c6      	b.n	8010e50 <_dtoa_r+0x510>
 8010ec2:	4650      	mov	r0, sl
 8010ec4:	4659      	mov	r1, fp
 8010ec6:	f7ef fbff 	bl	80006c8 <__aeabi_dmul>
 8010eca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ecc:	9d01      	ldr	r5, [sp, #4]
 8010ece:	930f      	str	r3, [sp, #60]	; 0x3c
 8010ed0:	4682      	mov	sl, r0
 8010ed2:	468b      	mov	fp, r1
 8010ed4:	4649      	mov	r1, r9
 8010ed6:	4640      	mov	r0, r8
 8010ed8:	f7ef fea6 	bl	8000c28 <__aeabi_d2iz>
 8010edc:	4606      	mov	r6, r0
 8010ede:	f7ef fb89 	bl	80005f4 <__aeabi_i2d>
 8010ee2:	3630      	adds	r6, #48	; 0x30
 8010ee4:	4602      	mov	r2, r0
 8010ee6:	460b      	mov	r3, r1
 8010ee8:	4640      	mov	r0, r8
 8010eea:	4649      	mov	r1, r9
 8010eec:	f7ef fa34 	bl	8000358 <__aeabi_dsub>
 8010ef0:	f805 6b01 	strb.w	r6, [r5], #1
 8010ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ef6:	429d      	cmp	r5, r3
 8010ef8:	4680      	mov	r8, r0
 8010efa:	4689      	mov	r9, r1
 8010efc:	f04f 0200 	mov.w	r2, #0
 8010f00:	d124      	bne.n	8010f4c <_dtoa_r+0x60c>
 8010f02:	4b1b      	ldr	r3, [pc, #108]	; (8010f70 <_dtoa_r+0x630>)
 8010f04:	4650      	mov	r0, sl
 8010f06:	4659      	mov	r1, fp
 8010f08:	f7ef fa28 	bl	800035c <__adddf3>
 8010f0c:	4602      	mov	r2, r0
 8010f0e:	460b      	mov	r3, r1
 8010f10:	4640      	mov	r0, r8
 8010f12:	4649      	mov	r1, r9
 8010f14:	f7ef fe68 	bl	8000be8 <__aeabi_dcmpgt>
 8010f18:	2800      	cmp	r0, #0
 8010f1a:	d173      	bne.n	8011004 <_dtoa_r+0x6c4>
 8010f1c:	4652      	mov	r2, sl
 8010f1e:	465b      	mov	r3, fp
 8010f20:	4913      	ldr	r1, [pc, #76]	; (8010f70 <_dtoa_r+0x630>)
 8010f22:	2000      	movs	r0, #0
 8010f24:	f7ef fa18 	bl	8000358 <__aeabi_dsub>
 8010f28:	4602      	mov	r2, r0
 8010f2a:	460b      	mov	r3, r1
 8010f2c:	4640      	mov	r0, r8
 8010f2e:	4649      	mov	r1, r9
 8010f30:	f7ef fe3c 	bl	8000bac <__aeabi_dcmplt>
 8010f34:	2800      	cmp	r0, #0
 8010f36:	f43f af35 	beq.w	8010da4 <_dtoa_r+0x464>
 8010f3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010f3c:	1e6b      	subs	r3, r5, #1
 8010f3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010f40:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010f44:	2b30      	cmp	r3, #48	; 0x30
 8010f46:	d0f8      	beq.n	8010f3a <_dtoa_r+0x5fa>
 8010f48:	9700      	str	r7, [sp, #0]
 8010f4a:	e049      	b.n	8010fe0 <_dtoa_r+0x6a0>
 8010f4c:	4b05      	ldr	r3, [pc, #20]	; (8010f64 <_dtoa_r+0x624>)
 8010f4e:	f7ef fbbb 	bl	80006c8 <__aeabi_dmul>
 8010f52:	4680      	mov	r8, r0
 8010f54:	4689      	mov	r9, r1
 8010f56:	e7bd      	b.n	8010ed4 <_dtoa_r+0x594>
 8010f58:	08026518 	.word	0x08026518
 8010f5c:	080264f0 	.word	0x080264f0
 8010f60:	3ff00000 	.word	0x3ff00000
 8010f64:	40240000 	.word	0x40240000
 8010f68:	401c0000 	.word	0x401c0000
 8010f6c:	40140000 	.word	0x40140000
 8010f70:	3fe00000 	.word	0x3fe00000
 8010f74:	9d01      	ldr	r5, [sp, #4]
 8010f76:	4656      	mov	r6, sl
 8010f78:	465f      	mov	r7, fp
 8010f7a:	4642      	mov	r2, r8
 8010f7c:	464b      	mov	r3, r9
 8010f7e:	4630      	mov	r0, r6
 8010f80:	4639      	mov	r1, r7
 8010f82:	f7ef fccb 	bl	800091c <__aeabi_ddiv>
 8010f86:	f7ef fe4f 	bl	8000c28 <__aeabi_d2iz>
 8010f8a:	4682      	mov	sl, r0
 8010f8c:	f7ef fb32 	bl	80005f4 <__aeabi_i2d>
 8010f90:	4642      	mov	r2, r8
 8010f92:	464b      	mov	r3, r9
 8010f94:	f7ef fb98 	bl	80006c8 <__aeabi_dmul>
 8010f98:	4602      	mov	r2, r0
 8010f9a:	460b      	mov	r3, r1
 8010f9c:	4630      	mov	r0, r6
 8010f9e:	4639      	mov	r1, r7
 8010fa0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010fa4:	f7ef f9d8 	bl	8000358 <__aeabi_dsub>
 8010fa8:	f805 6b01 	strb.w	r6, [r5], #1
 8010fac:	9e01      	ldr	r6, [sp, #4]
 8010fae:	9f03      	ldr	r7, [sp, #12]
 8010fb0:	1bae      	subs	r6, r5, r6
 8010fb2:	42b7      	cmp	r7, r6
 8010fb4:	4602      	mov	r2, r0
 8010fb6:	460b      	mov	r3, r1
 8010fb8:	d135      	bne.n	8011026 <_dtoa_r+0x6e6>
 8010fba:	f7ef f9cf 	bl	800035c <__adddf3>
 8010fbe:	4642      	mov	r2, r8
 8010fc0:	464b      	mov	r3, r9
 8010fc2:	4606      	mov	r6, r0
 8010fc4:	460f      	mov	r7, r1
 8010fc6:	f7ef fe0f 	bl	8000be8 <__aeabi_dcmpgt>
 8010fca:	b9d0      	cbnz	r0, 8011002 <_dtoa_r+0x6c2>
 8010fcc:	4642      	mov	r2, r8
 8010fce:	464b      	mov	r3, r9
 8010fd0:	4630      	mov	r0, r6
 8010fd2:	4639      	mov	r1, r7
 8010fd4:	f7ef fde0 	bl	8000b98 <__aeabi_dcmpeq>
 8010fd8:	b110      	cbz	r0, 8010fe0 <_dtoa_r+0x6a0>
 8010fda:	f01a 0f01 	tst.w	sl, #1
 8010fde:	d110      	bne.n	8011002 <_dtoa_r+0x6c2>
 8010fe0:	4620      	mov	r0, r4
 8010fe2:	ee18 1a10 	vmov	r1, s16
 8010fe6:	f000 faf3 	bl	80115d0 <_Bfree>
 8010fea:	2300      	movs	r3, #0
 8010fec:	9800      	ldr	r0, [sp, #0]
 8010fee:	702b      	strb	r3, [r5, #0]
 8010ff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ff2:	3001      	adds	r0, #1
 8010ff4:	6018      	str	r0, [r3, #0]
 8010ff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	f43f acf1 	beq.w	80109e0 <_dtoa_r+0xa0>
 8010ffe:	601d      	str	r5, [r3, #0]
 8011000:	e4ee      	b.n	80109e0 <_dtoa_r+0xa0>
 8011002:	9f00      	ldr	r7, [sp, #0]
 8011004:	462b      	mov	r3, r5
 8011006:	461d      	mov	r5, r3
 8011008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801100c:	2a39      	cmp	r2, #57	; 0x39
 801100e:	d106      	bne.n	801101e <_dtoa_r+0x6de>
 8011010:	9a01      	ldr	r2, [sp, #4]
 8011012:	429a      	cmp	r2, r3
 8011014:	d1f7      	bne.n	8011006 <_dtoa_r+0x6c6>
 8011016:	9901      	ldr	r1, [sp, #4]
 8011018:	2230      	movs	r2, #48	; 0x30
 801101a:	3701      	adds	r7, #1
 801101c:	700a      	strb	r2, [r1, #0]
 801101e:	781a      	ldrb	r2, [r3, #0]
 8011020:	3201      	adds	r2, #1
 8011022:	701a      	strb	r2, [r3, #0]
 8011024:	e790      	b.n	8010f48 <_dtoa_r+0x608>
 8011026:	4ba6      	ldr	r3, [pc, #664]	; (80112c0 <_dtoa_r+0x980>)
 8011028:	2200      	movs	r2, #0
 801102a:	f7ef fb4d 	bl	80006c8 <__aeabi_dmul>
 801102e:	2200      	movs	r2, #0
 8011030:	2300      	movs	r3, #0
 8011032:	4606      	mov	r6, r0
 8011034:	460f      	mov	r7, r1
 8011036:	f7ef fdaf 	bl	8000b98 <__aeabi_dcmpeq>
 801103a:	2800      	cmp	r0, #0
 801103c:	d09d      	beq.n	8010f7a <_dtoa_r+0x63a>
 801103e:	e7cf      	b.n	8010fe0 <_dtoa_r+0x6a0>
 8011040:	9a08      	ldr	r2, [sp, #32]
 8011042:	2a00      	cmp	r2, #0
 8011044:	f000 80d7 	beq.w	80111f6 <_dtoa_r+0x8b6>
 8011048:	9a06      	ldr	r2, [sp, #24]
 801104a:	2a01      	cmp	r2, #1
 801104c:	f300 80ba 	bgt.w	80111c4 <_dtoa_r+0x884>
 8011050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011052:	2a00      	cmp	r2, #0
 8011054:	f000 80b2 	beq.w	80111bc <_dtoa_r+0x87c>
 8011058:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801105c:	9e07      	ldr	r6, [sp, #28]
 801105e:	9d04      	ldr	r5, [sp, #16]
 8011060:	9a04      	ldr	r2, [sp, #16]
 8011062:	441a      	add	r2, r3
 8011064:	9204      	str	r2, [sp, #16]
 8011066:	9a05      	ldr	r2, [sp, #20]
 8011068:	2101      	movs	r1, #1
 801106a:	441a      	add	r2, r3
 801106c:	4620      	mov	r0, r4
 801106e:	9205      	str	r2, [sp, #20]
 8011070:	f000 fb66 	bl	8011740 <__i2b>
 8011074:	4607      	mov	r7, r0
 8011076:	2d00      	cmp	r5, #0
 8011078:	dd0c      	ble.n	8011094 <_dtoa_r+0x754>
 801107a:	9b05      	ldr	r3, [sp, #20]
 801107c:	2b00      	cmp	r3, #0
 801107e:	dd09      	ble.n	8011094 <_dtoa_r+0x754>
 8011080:	42ab      	cmp	r3, r5
 8011082:	9a04      	ldr	r2, [sp, #16]
 8011084:	bfa8      	it	ge
 8011086:	462b      	movge	r3, r5
 8011088:	1ad2      	subs	r2, r2, r3
 801108a:	9204      	str	r2, [sp, #16]
 801108c:	9a05      	ldr	r2, [sp, #20]
 801108e:	1aed      	subs	r5, r5, r3
 8011090:	1ad3      	subs	r3, r2, r3
 8011092:	9305      	str	r3, [sp, #20]
 8011094:	9b07      	ldr	r3, [sp, #28]
 8011096:	b31b      	cbz	r3, 80110e0 <_dtoa_r+0x7a0>
 8011098:	9b08      	ldr	r3, [sp, #32]
 801109a:	2b00      	cmp	r3, #0
 801109c:	f000 80af 	beq.w	80111fe <_dtoa_r+0x8be>
 80110a0:	2e00      	cmp	r6, #0
 80110a2:	dd13      	ble.n	80110cc <_dtoa_r+0x78c>
 80110a4:	4639      	mov	r1, r7
 80110a6:	4632      	mov	r2, r6
 80110a8:	4620      	mov	r0, r4
 80110aa:	f000 fc09 	bl	80118c0 <__pow5mult>
 80110ae:	ee18 2a10 	vmov	r2, s16
 80110b2:	4601      	mov	r1, r0
 80110b4:	4607      	mov	r7, r0
 80110b6:	4620      	mov	r0, r4
 80110b8:	f000 fb58 	bl	801176c <__multiply>
 80110bc:	ee18 1a10 	vmov	r1, s16
 80110c0:	4680      	mov	r8, r0
 80110c2:	4620      	mov	r0, r4
 80110c4:	f000 fa84 	bl	80115d0 <_Bfree>
 80110c8:	ee08 8a10 	vmov	s16, r8
 80110cc:	9b07      	ldr	r3, [sp, #28]
 80110ce:	1b9a      	subs	r2, r3, r6
 80110d0:	d006      	beq.n	80110e0 <_dtoa_r+0x7a0>
 80110d2:	ee18 1a10 	vmov	r1, s16
 80110d6:	4620      	mov	r0, r4
 80110d8:	f000 fbf2 	bl	80118c0 <__pow5mult>
 80110dc:	ee08 0a10 	vmov	s16, r0
 80110e0:	2101      	movs	r1, #1
 80110e2:	4620      	mov	r0, r4
 80110e4:	f000 fb2c 	bl	8011740 <__i2b>
 80110e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	4606      	mov	r6, r0
 80110ee:	f340 8088 	ble.w	8011202 <_dtoa_r+0x8c2>
 80110f2:	461a      	mov	r2, r3
 80110f4:	4601      	mov	r1, r0
 80110f6:	4620      	mov	r0, r4
 80110f8:	f000 fbe2 	bl	80118c0 <__pow5mult>
 80110fc:	9b06      	ldr	r3, [sp, #24]
 80110fe:	2b01      	cmp	r3, #1
 8011100:	4606      	mov	r6, r0
 8011102:	f340 8081 	ble.w	8011208 <_dtoa_r+0x8c8>
 8011106:	f04f 0800 	mov.w	r8, #0
 801110a:	6933      	ldr	r3, [r6, #16]
 801110c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011110:	6918      	ldr	r0, [r3, #16]
 8011112:	f000 fac5 	bl	80116a0 <__hi0bits>
 8011116:	f1c0 0020 	rsb	r0, r0, #32
 801111a:	9b05      	ldr	r3, [sp, #20]
 801111c:	4418      	add	r0, r3
 801111e:	f010 001f 	ands.w	r0, r0, #31
 8011122:	f000 8092 	beq.w	801124a <_dtoa_r+0x90a>
 8011126:	f1c0 0320 	rsb	r3, r0, #32
 801112a:	2b04      	cmp	r3, #4
 801112c:	f340 808a 	ble.w	8011244 <_dtoa_r+0x904>
 8011130:	f1c0 001c 	rsb	r0, r0, #28
 8011134:	9b04      	ldr	r3, [sp, #16]
 8011136:	4403      	add	r3, r0
 8011138:	9304      	str	r3, [sp, #16]
 801113a:	9b05      	ldr	r3, [sp, #20]
 801113c:	4403      	add	r3, r0
 801113e:	4405      	add	r5, r0
 8011140:	9305      	str	r3, [sp, #20]
 8011142:	9b04      	ldr	r3, [sp, #16]
 8011144:	2b00      	cmp	r3, #0
 8011146:	dd07      	ble.n	8011158 <_dtoa_r+0x818>
 8011148:	ee18 1a10 	vmov	r1, s16
 801114c:	461a      	mov	r2, r3
 801114e:	4620      	mov	r0, r4
 8011150:	f000 fc10 	bl	8011974 <__lshift>
 8011154:	ee08 0a10 	vmov	s16, r0
 8011158:	9b05      	ldr	r3, [sp, #20]
 801115a:	2b00      	cmp	r3, #0
 801115c:	dd05      	ble.n	801116a <_dtoa_r+0x82a>
 801115e:	4631      	mov	r1, r6
 8011160:	461a      	mov	r2, r3
 8011162:	4620      	mov	r0, r4
 8011164:	f000 fc06 	bl	8011974 <__lshift>
 8011168:	4606      	mov	r6, r0
 801116a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801116c:	2b00      	cmp	r3, #0
 801116e:	d06e      	beq.n	801124e <_dtoa_r+0x90e>
 8011170:	ee18 0a10 	vmov	r0, s16
 8011174:	4631      	mov	r1, r6
 8011176:	f000 fc6d 	bl	8011a54 <__mcmp>
 801117a:	2800      	cmp	r0, #0
 801117c:	da67      	bge.n	801124e <_dtoa_r+0x90e>
 801117e:	9b00      	ldr	r3, [sp, #0]
 8011180:	3b01      	subs	r3, #1
 8011182:	ee18 1a10 	vmov	r1, s16
 8011186:	9300      	str	r3, [sp, #0]
 8011188:	220a      	movs	r2, #10
 801118a:	2300      	movs	r3, #0
 801118c:	4620      	mov	r0, r4
 801118e:	f000 fa41 	bl	8011614 <__multadd>
 8011192:	9b08      	ldr	r3, [sp, #32]
 8011194:	ee08 0a10 	vmov	s16, r0
 8011198:	2b00      	cmp	r3, #0
 801119a:	f000 81b1 	beq.w	8011500 <_dtoa_r+0xbc0>
 801119e:	2300      	movs	r3, #0
 80111a0:	4639      	mov	r1, r7
 80111a2:	220a      	movs	r2, #10
 80111a4:	4620      	mov	r0, r4
 80111a6:	f000 fa35 	bl	8011614 <__multadd>
 80111aa:	9b02      	ldr	r3, [sp, #8]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	4607      	mov	r7, r0
 80111b0:	f300 808e 	bgt.w	80112d0 <_dtoa_r+0x990>
 80111b4:	9b06      	ldr	r3, [sp, #24]
 80111b6:	2b02      	cmp	r3, #2
 80111b8:	dc51      	bgt.n	801125e <_dtoa_r+0x91e>
 80111ba:	e089      	b.n	80112d0 <_dtoa_r+0x990>
 80111bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80111be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80111c2:	e74b      	b.n	801105c <_dtoa_r+0x71c>
 80111c4:	9b03      	ldr	r3, [sp, #12]
 80111c6:	1e5e      	subs	r6, r3, #1
 80111c8:	9b07      	ldr	r3, [sp, #28]
 80111ca:	42b3      	cmp	r3, r6
 80111cc:	bfbf      	itttt	lt
 80111ce:	9b07      	ldrlt	r3, [sp, #28]
 80111d0:	9607      	strlt	r6, [sp, #28]
 80111d2:	1af2      	sublt	r2, r6, r3
 80111d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80111d6:	bfb6      	itet	lt
 80111d8:	189b      	addlt	r3, r3, r2
 80111da:	1b9e      	subge	r6, r3, r6
 80111dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80111de:	9b03      	ldr	r3, [sp, #12]
 80111e0:	bfb8      	it	lt
 80111e2:	2600      	movlt	r6, #0
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	bfb7      	itett	lt
 80111e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80111ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80111f0:	1a9d      	sublt	r5, r3, r2
 80111f2:	2300      	movlt	r3, #0
 80111f4:	e734      	b.n	8011060 <_dtoa_r+0x720>
 80111f6:	9e07      	ldr	r6, [sp, #28]
 80111f8:	9d04      	ldr	r5, [sp, #16]
 80111fa:	9f08      	ldr	r7, [sp, #32]
 80111fc:	e73b      	b.n	8011076 <_dtoa_r+0x736>
 80111fe:	9a07      	ldr	r2, [sp, #28]
 8011200:	e767      	b.n	80110d2 <_dtoa_r+0x792>
 8011202:	9b06      	ldr	r3, [sp, #24]
 8011204:	2b01      	cmp	r3, #1
 8011206:	dc18      	bgt.n	801123a <_dtoa_r+0x8fa>
 8011208:	f1ba 0f00 	cmp.w	sl, #0
 801120c:	d115      	bne.n	801123a <_dtoa_r+0x8fa>
 801120e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011212:	b993      	cbnz	r3, 801123a <_dtoa_r+0x8fa>
 8011214:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011218:	0d1b      	lsrs	r3, r3, #20
 801121a:	051b      	lsls	r3, r3, #20
 801121c:	b183      	cbz	r3, 8011240 <_dtoa_r+0x900>
 801121e:	9b04      	ldr	r3, [sp, #16]
 8011220:	3301      	adds	r3, #1
 8011222:	9304      	str	r3, [sp, #16]
 8011224:	9b05      	ldr	r3, [sp, #20]
 8011226:	3301      	adds	r3, #1
 8011228:	9305      	str	r3, [sp, #20]
 801122a:	f04f 0801 	mov.w	r8, #1
 801122e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011230:	2b00      	cmp	r3, #0
 8011232:	f47f af6a 	bne.w	801110a <_dtoa_r+0x7ca>
 8011236:	2001      	movs	r0, #1
 8011238:	e76f      	b.n	801111a <_dtoa_r+0x7da>
 801123a:	f04f 0800 	mov.w	r8, #0
 801123e:	e7f6      	b.n	801122e <_dtoa_r+0x8ee>
 8011240:	4698      	mov	r8, r3
 8011242:	e7f4      	b.n	801122e <_dtoa_r+0x8ee>
 8011244:	f43f af7d 	beq.w	8011142 <_dtoa_r+0x802>
 8011248:	4618      	mov	r0, r3
 801124a:	301c      	adds	r0, #28
 801124c:	e772      	b.n	8011134 <_dtoa_r+0x7f4>
 801124e:	9b03      	ldr	r3, [sp, #12]
 8011250:	2b00      	cmp	r3, #0
 8011252:	dc37      	bgt.n	80112c4 <_dtoa_r+0x984>
 8011254:	9b06      	ldr	r3, [sp, #24]
 8011256:	2b02      	cmp	r3, #2
 8011258:	dd34      	ble.n	80112c4 <_dtoa_r+0x984>
 801125a:	9b03      	ldr	r3, [sp, #12]
 801125c:	9302      	str	r3, [sp, #8]
 801125e:	9b02      	ldr	r3, [sp, #8]
 8011260:	b96b      	cbnz	r3, 801127e <_dtoa_r+0x93e>
 8011262:	4631      	mov	r1, r6
 8011264:	2205      	movs	r2, #5
 8011266:	4620      	mov	r0, r4
 8011268:	f000 f9d4 	bl	8011614 <__multadd>
 801126c:	4601      	mov	r1, r0
 801126e:	4606      	mov	r6, r0
 8011270:	ee18 0a10 	vmov	r0, s16
 8011274:	f000 fbee 	bl	8011a54 <__mcmp>
 8011278:	2800      	cmp	r0, #0
 801127a:	f73f adbb 	bgt.w	8010df4 <_dtoa_r+0x4b4>
 801127e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011280:	9d01      	ldr	r5, [sp, #4]
 8011282:	43db      	mvns	r3, r3
 8011284:	9300      	str	r3, [sp, #0]
 8011286:	f04f 0800 	mov.w	r8, #0
 801128a:	4631      	mov	r1, r6
 801128c:	4620      	mov	r0, r4
 801128e:	f000 f99f 	bl	80115d0 <_Bfree>
 8011292:	2f00      	cmp	r7, #0
 8011294:	f43f aea4 	beq.w	8010fe0 <_dtoa_r+0x6a0>
 8011298:	f1b8 0f00 	cmp.w	r8, #0
 801129c:	d005      	beq.n	80112aa <_dtoa_r+0x96a>
 801129e:	45b8      	cmp	r8, r7
 80112a0:	d003      	beq.n	80112aa <_dtoa_r+0x96a>
 80112a2:	4641      	mov	r1, r8
 80112a4:	4620      	mov	r0, r4
 80112a6:	f000 f993 	bl	80115d0 <_Bfree>
 80112aa:	4639      	mov	r1, r7
 80112ac:	4620      	mov	r0, r4
 80112ae:	f000 f98f 	bl	80115d0 <_Bfree>
 80112b2:	e695      	b.n	8010fe0 <_dtoa_r+0x6a0>
 80112b4:	2600      	movs	r6, #0
 80112b6:	4637      	mov	r7, r6
 80112b8:	e7e1      	b.n	801127e <_dtoa_r+0x93e>
 80112ba:	9700      	str	r7, [sp, #0]
 80112bc:	4637      	mov	r7, r6
 80112be:	e599      	b.n	8010df4 <_dtoa_r+0x4b4>
 80112c0:	40240000 	.word	0x40240000
 80112c4:	9b08      	ldr	r3, [sp, #32]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	f000 80ca 	beq.w	8011460 <_dtoa_r+0xb20>
 80112cc:	9b03      	ldr	r3, [sp, #12]
 80112ce:	9302      	str	r3, [sp, #8]
 80112d0:	2d00      	cmp	r5, #0
 80112d2:	dd05      	ble.n	80112e0 <_dtoa_r+0x9a0>
 80112d4:	4639      	mov	r1, r7
 80112d6:	462a      	mov	r2, r5
 80112d8:	4620      	mov	r0, r4
 80112da:	f000 fb4b 	bl	8011974 <__lshift>
 80112de:	4607      	mov	r7, r0
 80112e0:	f1b8 0f00 	cmp.w	r8, #0
 80112e4:	d05b      	beq.n	801139e <_dtoa_r+0xa5e>
 80112e6:	6879      	ldr	r1, [r7, #4]
 80112e8:	4620      	mov	r0, r4
 80112ea:	f000 f931 	bl	8011550 <_Balloc>
 80112ee:	4605      	mov	r5, r0
 80112f0:	b928      	cbnz	r0, 80112fe <_dtoa_r+0x9be>
 80112f2:	4b87      	ldr	r3, [pc, #540]	; (8011510 <_dtoa_r+0xbd0>)
 80112f4:	4602      	mov	r2, r0
 80112f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80112fa:	f7ff bb3b 	b.w	8010974 <_dtoa_r+0x34>
 80112fe:	693a      	ldr	r2, [r7, #16]
 8011300:	3202      	adds	r2, #2
 8011302:	0092      	lsls	r2, r2, #2
 8011304:	f107 010c 	add.w	r1, r7, #12
 8011308:	300c      	adds	r0, #12
 801130a:	f000 f913 	bl	8011534 <memcpy>
 801130e:	2201      	movs	r2, #1
 8011310:	4629      	mov	r1, r5
 8011312:	4620      	mov	r0, r4
 8011314:	f000 fb2e 	bl	8011974 <__lshift>
 8011318:	9b01      	ldr	r3, [sp, #4]
 801131a:	f103 0901 	add.w	r9, r3, #1
 801131e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011322:	4413      	add	r3, r2
 8011324:	9305      	str	r3, [sp, #20]
 8011326:	f00a 0301 	and.w	r3, sl, #1
 801132a:	46b8      	mov	r8, r7
 801132c:	9304      	str	r3, [sp, #16]
 801132e:	4607      	mov	r7, r0
 8011330:	4631      	mov	r1, r6
 8011332:	ee18 0a10 	vmov	r0, s16
 8011336:	f7ff fa77 	bl	8010828 <quorem>
 801133a:	4641      	mov	r1, r8
 801133c:	9002      	str	r0, [sp, #8]
 801133e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011342:	ee18 0a10 	vmov	r0, s16
 8011346:	f000 fb85 	bl	8011a54 <__mcmp>
 801134a:	463a      	mov	r2, r7
 801134c:	9003      	str	r0, [sp, #12]
 801134e:	4631      	mov	r1, r6
 8011350:	4620      	mov	r0, r4
 8011352:	f000 fb9b 	bl	8011a8c <__mdiff>
 8011356:	68c2      	ldr	r2, [r0, #12]
 8011358:	f109 3bff 	add.w	fp, r9, #4294967295
 801135c:	4605      	mov	r5, r0
 801135e:	bb02      	cbnz	r2, 80113a2 <_dtoa_r+0xa62>
 8011360:	4601      	mov	r1, r0
 8011362:	ee18 0a10 	vmov	r0, s16
 8011366:	f000 fb75 	bl	8011a54 <__mcmp>
 801136a:	4602      	mov	r2, r0
 801136c:	4629      	mov	r1, r5
 801136e:	4620      	mov	r0, r4
 8011370:	9207      	str	r2, [sp, #28]
 8011372:	f000 f92d 	bl	80115d0 <_Bfree>
 8011376:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801137a:	ea43 0102 	orr.w	r1, r3, r2
 801137e:	9b04      	ldr	r3, [sp, #16]
 8011380:	430b      	orrs	r3, r1
 8011382:	464d      	mov	r5, r9
 8011384:	d10f      	bne.n	80113a6 <_dtoa_r+0xa66>
 8011386:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801138a:	d02a      	beq.n	80113e2 <_dtoa_r+0xaa2>
 801138c:	9b03      	ldr	r3, [sp, #12]
 801138e:	2b00      	cmp	r3, #0
 8011390:	dd02      	ble.n	8011398 <_dtoa_r+0xa58>
 8011392:	9b02      	ldr	r3, [sp, #8]
 8011394:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011398:	f88b a000 	strb.w	sl, [fp]
 801139c:	e775      	b.n	801128a <_dtoa_r+0x94a>
 801139e:	4638      	mov	r0, r7
 80113a0:	e7ba      	b.n	8011318 <_dtoa_r+0x9d8>
 80113a2:	2201      	movs	r2, #1
 80113a4:	e7e2      	b.n	801136c <_dtoa_r+0xa2c>
 80113a6:	9b03      	ldr	r3, [sp, #12]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	db04      	blt.n	80113b6 <_dtoa_r+0xa76>
 80113ac:	9906      	ldr	r1, [sp, #24]
 80113ae:	430b      	orrs	r3, r1
 80113b0:	9904      	ldr	r1, [sp, #16]
 80113b2:	430b      	orrs	r3, r1
 80113b4:	d122      	bne.n	80113fc <_dtoa_r+0xabc>
 80113b6:	2a00      	cmp	r2, #0
 80113b8:	ddee      	ble.n	8011398 <_dtoa_r+0xa58>
 80113ba:	ee18 1a10 	vmov	r1, s16
 80113be:	2201      	movs	r2, #1
 80113c0:	4620      	mov	r0, r4
 80113c2:	f000 fad7 	bl	8011974 <__lshift>
 80113c6:	4631      	mov	r1, r6
 80113c8:	ee08 0a10 	vmov	s16, r0
 80113cc:	f000 fb42 	bl	8011a54 <__mcmp>
 80113d0:	2800      	cmp	r0, #0
 80113d2:	dc03      	bgt.n	80113dc <_dtoa_r+0xa9c>
 80113d4:	d1e0      	bne.n	8011398 <_dtoa_r+0xa58>
 80113d6:	f01a 0f01 	tst.w	sl, #1
 80113da:	d0dd      	beq.n	8011398 <_dtoa_r+0xa58>
 80113dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80113e0:	d1d7      	bne.n	8011392 <_dtoa_r+0xa52>
 80113e2:	2339      	movs	r3, #57	; 0x39
 80113e4:	f88b 3000 	strb.w	r3, [fp]
 80113e8:	462b      	mov	r3, r5
 80113ea:	461d      	mov	r5, r3
 80113ec:	3b01      	subs	r3, #1
 80113ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80113f2:	2a39      	cmp	r2, #57	; 0x39
 80113f4:	d071      	beq.n	80114da <_dtoa_r+0xb9a>
 80113f6:	3201      	adds	r2, #1
 80113f8:	701a      	strb	r2, [r3, #0]
 80113fa:	e746      	b.n	801128a <_dtoa_r+0x94a>
 80113fc:	2a00      	cmp	r2, #0
 80113fe:	dd07      	ble.n	8011410 <_dtoa_r+0xad0>
 8011400:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011404:	d0ed      	beq.n	80113e2 <_dtoa_r+0xaa2>
 8011406:	f10a 0301 	add.w	r3, sl, #1
 801140a:	f88b 3000 	strb.w	r3, [fp]
 801140e:	e73c      	b.n	801128a <_dtoa_r+0x94a>
 8011410:	9b05      	ldr	r3, [sp, #20]
 8011412:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011416:	4599      	cmp	r9, r3
 8011418:	d047      	beq.n	80114aa <_dtoa_r+0xb6a>
 801141a:	ee18 1a10 	vmov	r1, s16
 801141e:	2300      	movs	r3, #0
 8011420:	220a      	movs	r2, #10
 8011422:	4620      	mov	r0, r4
 8011424:	f000 f8f6 	bl	8011614 <__multadd>
 8011428:	45b8      	cmp	r8, r7
 801142a:	ee08 0a10 	vmov	s16, r0
 801142e:	f04f 0300 	mov.w	r3, #0
 8011432:	f04f 020a 	mov.w	r2, #10
 8011436:	4641      	mov	r1, r8
 8011438:	4620      	mov	r0, r4
 801143a:	d106      	bne.n	801144a <_dtoa_r+0xb0a>
 801143c:	f000 f8ea 	bl	8011614 <__multadd>
 8011440:	4680      	mov	r8, r0
 8011442:	4607      	mov	r7, r0
 8011444:	f109 0901 	add.w	r9, r9, #1
 8011448:	e772      	b.n	8011330 <_dtoa_r+0x9f0>
 801144a:	f000 f8e3 	bl	8011614 <__multadd>
 801144e:	4639      	mov	r1, r7
 8011450:	4680      	mov	r8, r0
 8011452:	2300      	movs	r3, #0
 8011454:	220a      	movs	r2, #10
 8011456:	4620      	mov	r0, r4
 8011458:	f000 f8dc 	bl	8011614 <__multadd>
 801145c:	4607      	mov	r7, r0
 801145e:	e7f1      	b.n	8011444 <_dtoa_r+0xb04>
 8011460:	9b03      	ldr	r3, [sp, #12]
 8011462:	9302      	str	r3, [sp, #8]
 8011464:	9d01      	ldr	r5, [sp, #4]
 8011466:	ee18 0a10 	vmov	r0, s16
 801146a:	4631      	mov	r1, r6
 801146c:	f7ff f9dc 	bl	8010828 <quorem>
 8011470:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011474:	9b01      	ldr	r3, [sp, #4]
 8011476:	f805 ab01 	strb.w	sl, [r5], #1
 801147a:	1aea      	subs	r2, r5, r3
 801147c:	9b02      	ldr	r3, [sp, #8]
 801147e:	4293      	cmp	r3, r2
 8011480:	dd09      	ble.n	8011496 <_dtoa_r+0xb56>
 8011482:	ee18 1a10 	vmov	r1, s16
 8011486:	2300      	movs	r3, #0
 8011488:	220a      	movs	r2, #10
 801148a:	4620      	mov	r0, r4
 801148c:	f000 f8c2 	bl	8011614 <__multadd>
 8011490:	ee08 0a10 	vmov	s16, r0
 8011494:	e7e7      	b.n	8011466 <_dtoa_r+0xb26>
 8011496:	9b02      	ldr	r3, [sp, #8]
 8011498:	2b00      	cmp	r3, #0
 801149a:	bfc8      	it	gt
 801149c:	461d      	movgt	r5, r3
 801149e:	9b01      	ldr	r3, [sp, #4]
 80114a0:	bfd8      	it	le
 80114a2:	2501      	movle	r5, #1
 80114a4:	441d      	add	r5, r3
 80114a6:	f04f 0800 	mov.w	r8, #0
 80114aa:	ee18 1a10 	vmov	r1, s16
 80114ae:	2201      	movs	r2, #1
 80114b0:	4620      	mov	r0, r4
 80114b2:	f000 fa5f 	bl	8011974 <__lshift>
 80114b6:	4631      	mov	r1, r6
 80114b8:	ee08 0a10 	vmov	s16, r0
 80114bc:	f000 faca 	bl	8011a54 <__mcmp>
 80114c0:	2800      	cmp	r0, #0
 80114c2:	dc91      	bgt.n	80113e8 <_dtoa_r+0xaa8>
 80114c4:	d102      	bne.n	80114cc <_dtoa_r+0xb8c>
 80114c6:	f01a 0f01 	tst.w	sl, #1
 80114ca:	d18d      	bne.n	80113e8 <_dtoa_r+0xaa8>
 80114cc:	462b      	mov	r3, r5
 80114ce:	461d      	mov	r5, r3
 80114d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80114d4:	2a30      	cmp	r2, #48	; 0x30
 80114d6:	d0fa      	beq.n	80114ce <_dtoa_r+0xb8e>
 80114d8:	e6d7      	b.n	801128a <_dtoa_r+0x94a>
 80114da:	9a01      	ldr	r2, [sp, #4]
 80114dc:	429a      	cmp	r2, r3
 80114de:	d184      	bne.n	80113ea <_dtoa_r+0xaaa>
 80114e0:	9b00      	ldr	r3, [sp, #0]
 80114e2:	3301      	adds	r3, #1
 80114e4:	9300      	str	r3, [sp, #0]
 80114e6:	2331      	movs	r3, #49	; 0x31
 80114e8:	7013      	strb	r3, [r2, #0]
 80114ea:	e6ce      	b.n	801128a <_dtoa_r+0x94a>
 80114ec:	4b09      	ldr	r3, [pc, #36]	; (8011514 <_dtoa_r+0xbd4>)
 80114ee:	f7ff ba95 	b.w	8010a1c <_dtoa_r+0xdc>
 80114f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	f47f aa6e 	bne.w	80109d6 <_dtoa_r+0x96>
 80114fa:	4b07      	ldr	r3, [pc, #28]	; (8011518 <_dtoa_r+0xbd8>)
 80114fc:	f7ff ba8e 	b.w	8010a1c <_dtoa_r+0xdc>
 8011500:	9b02      	ldr	r3, [sp, #8]
 8011502:	2b00      	cmp	r3, #0
 8011504:	dcae      	bgt.n	8011464 <_dtoa_r+0xb24>
 8011506:	9b06      	ldr	r3, [sp, #24]
 8011508:	2b02      	cmp	r3, #2
 801150a:	f73f aea8 	bgt.w	801125e <_dtoa_r+0x91e>
 801150e:	e7a9      	b.n	8011464 <_dtoa_r+0xb24>
 8011510:	0802647f 	.word	0x0802647f
 8011514:	080263dc 	.word	0x080263dc
 8011518:	08026400 	.word	0x08026400

0801151c <_localeconv_r>:
 801151c:	4800      	ldr	r0, [pc, #0]	; (8011520 <_localeconv_r+0x4>)
 801151e:	4770      	bx	lr
 8011520:	20000258 	.word	0x20000258

08011524 <malloc>:
 8011524:	4b02      	ldr	r3, [pc, #8]	; (8011530 <malloc+0xc>)
 8011526:	4601      	mov	r1, r0
 8011528:	6818      	ldr	r0, [r3, #0]
 801152a:	f000 bc17 	b.w	8011d5c <_malloc_r>
 801152e:	bf00      	nop
 8011530:	20000104 	.word	0x20000104

08011534 <memcpy>:
 8011534:	440a      	add	r2, r1
 8011536:	4291      	cmp	r1, r2
 8011538:	f100 33ff 	add.w	r3, r0, #4294967295
 801153c:	d100      	bne.n	8011540 <memcpy+0xc>
 801153e:	4770      	bx	lr
 8011540:	b510      	push	{r4, lr}
 8011542:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011546:	f803 4f01 	strb.w	r4, [r3, #1]!
 801154a:	4291      	cmp	r1, r2
 801154c:	d1f9      	bne.n	8011542 <memcpy+0xe>
 801154e:	bd10      	pop	{r4, pc}

08011550 <_Balloc>:
 8011550:	b570      	push	{r4, r5, r6, lr}
 8011552:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011554:	4604      	mov	r4, r0
 8011556:	460d      	mov	r5, r1
 8011558:	b976      	cbnz	r6, 8011578 <_Balloc+0x28>
 801155a:	2010      	movs	r0, #16
 801155c:	f7ff ffe2 	bl	8011524 <malloc>
 8011560:	4602      	mov	r2, r0
 8011562:	6260      	str	r0, [r4, #36]	; 0x24
 8011564:	b920      	cbnz	r0, 8011570 <_Balloc+0x20>
 8011566:	4b18      	ldr	r3, [pc, #96]	; (80115c8 <_Balloc+0x78>)
 8011568:	4818      	ldr	r0, [pc, #96]	; (80115cc <_Balloc+0x7c>)
 801156a:	2166      	movs	r1, #102	; 0x66
 801156c:	f000 fdd6 	bl	801211c <__assert_func>
 8011570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011574:	6006      	str	r6, [r0, #0]
 8011576:	60c6      	str	r6, [r0, #12]
 8011578:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801157a:	68f3      	ldr	r3, [r6, #12]
 801157c:	b183      	cbz	r3, 80115a0 <_Balloc+0x50>
 801157e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011580:	68db      	ldr	r3, [r3, #12]
 8011582:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011586:	b9b8      	cbnz	r0, 80115b8 <_Balloc+0x68>
 8011588:	2101      	movs	r1, #1
 801158a:	fa01 f605 	lsl.w	r6, r1, r5
 801158e:	1d72      	adds	r2, r6, #5
 8011590:	0092      	lsls	r2, r2, #2
 8011592:	4620      	mov	r0, r4
 8011594:	f000 fb60 	bl	8011c58 <_calloc_r>
 8011598:	b160      	cbz	r0, 80115b4 <_Balloc+0x64>
 801159a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801159e:	e00e      	b.n	80115be <_Balloc+0x6e>
 80115a0:	2221      	movs	r2, #33	; 0x21
 80115a2:	2104      	movs	r1, #4
 80115a4:	4620      	mov	r0, r4
 80115a6:	f000 fb57 	bl	8011c58 <_calloc_r>
 80115aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80115ac:	60f0      	str	r0, [r6, #12]
 80115ae:	68db      	ldr	r3, [r3, #12]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d1e4      	bne.n	801157e <_Balloc+0x2e>
 80115b4:	2000      	movs	r0, #0
 80115b6:	bd70      	pop	{r4, r5, r6, pc}
 80115b8:	6802      	ldr	r2, [r0, #0]
 80115ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80115be:	2300      	movs	r3, #0
 80115c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80115c4:	e7f7      	b.n	80115b6 <_Balloc+0x66>
 80115c6:	bf00      	nop
 80115c8:	0802640d 	.word	0x0802640d
 80115cc:	08026490 	.word	0x08026490

080115d0 <_Bfree>:
 80115d0:	b570      	push	{r4, r5, r6, lr}
 80115d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80115d4:	4605      	mov	r5, r0
 80115d6:	460c      	mov	r4, r1
 80115d8:	b976      	cbnz	r6, 80115f8 <_Bfree+0x28>
 80115da:	2010      	movs	r0, #16
 80115dc:	f7ff ffa2 	bl	8011524 <malloc>
 80115e0:	4602      	mov	r2, r0
 80115e2:	6268      	str	r0, [r5, #36]	; 0x24
 80115e4:	b920      	cbnz	r0, 80115f0 <_Bfree+0x20>
 80115e6:	4b09      	ldr	r3, [pc, #36]	; (801160c <_Bfree+0x3c>)
 80115e8:	4809      	ldr	r0, [pc, #36]	; (8011610 <_Bfree+0x40>)
 80115ea:	218a      	movs	r1, #138	; 0x8a
 80115ec:	f000 fd96 	bl	801211c <__assert_func>
 80115f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80115f4:	6006      	str	r6, [r0, #0]
 80115f6:	60c6      	str	r6, [r0, #12]
 80115f8:	b13c      	cbz	r4, 801160a <_Bfree+0x3a>
 80115fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80115fc:	6862      	ldr	r2, [r4, #4]
 80115fe:	68db      	ldr	r3, [r3, #12]
 8011600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011604:	6021      	str	r1, [r4, #0]
 8011606:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801160a:	bd70      	pop	{r4, r5, r6, pc}
 801160c:	0802640d 	.word	0x0802640d
 8011610:	08026490 	.word	0x08026490

08011614 <__multadd>:
 8011614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011618:	690d      	ldr	r5, [r1, #16]
 801161a:	4607      	mov	r7, r0
 801161c:	460c      	mov	r4, r1
 801161e:	461e      	mov	r6, r3
 8011620:	f101 0c14 	add.w	ip, r1, #20
 8011624:	2000      	movs	r0, #0
 8011626:	f8dc 3000 	ldr.w	r3, [ip]
 801162a:	b299      	uxth	r1, r3
 801162c:	fb02 6101 	mla	r1, r2, r1, r6
 8011630:	0c1e      	lsrs	r6, r3, #16
 8011632:	0c0b      	lsrs	r3, r1, #16
 8011634:	fb02 3306 	mla	r3, r2, r6, r3
 8011638:	b289      	uxth	r1, r1
 801163a:	3001      	adds	r0, #1
 801163c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011640:	4285      	cmp	r5, r0
 8011642:	f84c 1b04 	str.w	r1, [ip], #4
 8011646:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801164a:	dcec      	bgt.n	8011626 <__multadd+0x12>
 801164c:	b30e      	cbz	r6, 8011692 <__multadd+0x7e>
 801164e:	68a3      	ldr	r3, [r4, #8]
 8011650:	42ab      	cmp	r3, r5
 8011652:	dc19      	bgt.n	8011688 <__multadd+0x74>
 8011654:	6861      	ldr	r1, [r4, #4]
 8011656:	4638      	mov	r0, r7
 8011658:	3101      	adds	r1, #1
 801165a:	f7ff ff79 	bl	8011550 <_Balloc>
 801165e:	4680      	mov	r8, r0
 8011660:	b928      	cbnz	r0, 801166e <__multadd+0x5a>
 8011662:	4602      	mov	r2, r0
 8011664:	4b0c      	ldr	r3, [pc, #48]	; (8011698 <__multadd+0x84>)
 8011666:	480d      	ldr	r0, [pc, #52]	; (801169c <__multadd+0x88>)
 8011668:	21b5      	movs	r1, #181	; 0xb5
 801166a:	f000 fd57 	bl	801211c <__assert_func>
 801166e:	6922      	ldr	r2, [r4, #16]
 8011670:	3202      	adds	r2, #2
 8011672:	f104 010c 	add.w	r1, r4, #12
 8011676:	0092      	lsls	r2, r2, #2
 8011678:	300c      	adds	r0, #12
 801167a:	f7ff ff5b 	bl	8011534 <memcpy>
 801167e:	4621      	mov	r1, r4
 8011680:	4638      	mov	r0, r7
 8011682:	f7ff ffa5 	bl	80115d0 <_Bfree>
 8011686:	4644      	mov	r4, r8
 8011688:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801168c:	3501      	adds	r5, #1
 801168e:	615e      	str	r6, [r3, #20]
 8011690:	6125      	str	r5, [r4, #16]
 8011692:	4620      	mov	r0, r4
 8011694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011698:	0802647f 	.word	0x0802647f
 801169c:	08026490 	.word	0x08026490

080116a0 <__hi0bits>:
 80116a0:	0c03      	lsrs	r3, r0, #16
 80116a2:	041b      	lsls	r3, r3, #16
 80116a4:	b9d3      	cbnz	r3, 80116dc <__hi0bits+0x3c>
 80116a6:	0400      	lsls	r0, r0, #16
 80116a8:	2310      	movs	r3, #16
 80116aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80116ae:	bf04      	itt	eq
 80116b0:	0200      	lsleq	r0, r0, #8
 80116b2:	3308      	addeq	r3, #8
 80116b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80116b8:	bf04      	itt	eq
 80116ba:	0100      	lsleq	r0, r0, #4
 80116bc:	3304      	addeq	r3, #4
 80116be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80116c2:	bf04      	itt	eq
 80116c4:	0080      	lsleq	r0, r0, #2
 80116c6:	3302      	addeq	r3, #2
 80116c8:	2800      	cmp	r0, #0
 80116ca:	db05      	blt.n	80116d8 <__hi0bits+0x38>
 80116cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80116d0:	f103 0301 	add.w	r3, r3, #1
 80116d4:	bf08      	it	eq
 80116d6:	2320      	moveq	r3, #32
 80116d8:	4618      	mov	r0, r3
 80116da:	4770      	bx	lr
 80116dc:	2300      	movs	r3, #0
 80116de:	e7e4      	b.n	80116aa <__hi0bits+0xa>

080116e0 <__lo0bits>:
 80116e0:	6803      	ldr	r3, [r0, #0]
 80116e2:	f013 0207 	ands.w	r2, r3, #7
 80116e6:	4601      	mov	r1, r0
 80116e8:	d00b      	beq.n	8011702 <__lo0bits+0x22>
 80116ea:	07da      	lsls	r2, r3, #31
 80116ec:	d423      	bmi.n	8011736 <__lo0bits+0x56>
 80116ee:	0798      	lsls	r0, r3, #30
 80116f0:	bf49      	itett	mi
 80116f2:	085b      	lsrmi	r3, r3, #1
 80116f4:	089b      	lsrpl	r3, r3, #2
 80116f6:	2001      	movmi	r0, #1
 80116f8:	600b      	strmi	r3, [r1, #0]
 80116fa:	bf5c      	itt	pl
 80116fc:	600b      	strpl	r3, [r1, #0]
 80116fe:	2002      	movpl	r0, #2
 8011700:	4770      	bx	lr
 8011702:	b298      	uxth	r0, r3
 8011704:	b9a8      	cbnz	r0, 8011732 <__lo0bits+0x52>
 8011706:	0c1b      	lsrs	r3, r3, #16
 8011708:	2010      	movs	r0, #16
 801170a:	b2da      	uxtb	r2, r3
 801170c:	b90a      	cbnz	r2, 8011712 <__lo0bits+0x32>
 801170e:	3008      	adds	r0, #8
 8011710:	0a1b      	lsrs	r3, r3, #8
 8011712:	071a      	lsls	r2, r3, #28
 8011714:	bf04      	itt	eq
 8011716:	091b      	lsreq	r3, r3, #4
 8011718:	3004      	addeq	r0, #4
 801171a:	079a      	lsls	r2, r3, #30
 801171c:	bf04      	itt	eq
 801171e:	089b      	lsreq	r3, r3, #2
 8011720:	3002      	addeq	r0, #2
 8011722:	07da      	lsls	r2, r3, #31
 8011724:	d403      	bmi.n	801172e <__lo0bits+0x4e>
 8011726:	085b      	lsrs	r3, r3, #1
 8011728:	f100 0001 	add.w	r0, r0, #1
 801172c:	d005      	beq.n	801173a <__lo0bits+0x5a>
 801172e:	600b      	str	r3, [r1, #0]
 8011730:	4770      	bx	lr
 8011732:	4610      	mov	r0, r2
 8011734:	e7e9      	b.n	801170a <__lo0bits+0x2a>
 8011736:	2000      	movs	r0, #0
 8011738:	4770      	bx	lr
 801173a:	2020      	movs	r0, #32
 801173c:	4770      	bx	lr
	...

08011740 <__i2b>:
 8011740:	b510      	push	{r4, lr}
 8011742:	460c      	mov	r4, r1
 8011744:	2101      	movs	r1, #1
 8011746:	f7ff ff03 	bl	8011550 <_Balloc>
 801174a:	4602      	mov	r2, r0
 801174c:	b928      	cbnz	r0, 801175a <__i2b+0x1a>
 801174e:	4b05      	ldr	r3, [pc, #20]	; (8011764 <__i2b+0x24>)
 8011750:	4805      	ldr	r0, [pc, #20]	; (8011768 <__i2b+0x28>)
 8011752:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011756:	f000 fce1 	bl	801211c <__assert_func>
 801175a:	2301      	movs	r3, #1
 801175c:	6144      	str	r4, [r0, #20]
 801175e:	6103      	str	r3, [r0, #16]
 8011760:	bd10      	pop	{r4, pc}
 8011762:	bf00      	nop
 8011764:	0802647f 	.word	0x0802647f
 8011768:	08026490 	.word	0x08026490

0801176c <__multiply>:
 801176c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011770:	4691      	mov	r9, r2
 8011772:	690a      	ldr	r2, [r1, #16]
 8011774:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011778:	429a      	cmp	r2, r3
 801177a:	bfb8      	it	lt
 801177c:	460b      	movlt	r3, r1
 801177e:	460c      	mov	r4, r1
 8011780:	bfbc      	itt	lt
 8011782:	464c      	movlt	r4, r9
 8011784:	4699      	movlt	r9, r3
 8011786:	6927      	ldr	r7, [r4, #16]
 8011788:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801178c:	68a3      	ldr	r3, [r4, #8]
 801178e:	6861      	ldr	r1, [r4, #4]
 8011790:	eb07 060a 	add.w	r6, r7, sl
 8011794:	42b3      	cmp	r3, r6
 8011796:	b085      	sub	sp, #20
 8011798:	bfb8      	it	lt
 801179a:	3101      	addlt	r1, #1
 801179c:	f7ff fed8 	bl	8011550 <_Balloc>
 80117a0:	b930      	cbnz	r0, 80117b0 <__multiply+0x44>
 80117a2:	4602      	mov	r2, r0
 80117a4:	4b44      	ldr	r3, [pc, #272]	; (80118b8 <__multiply+0x14c>)
 80117a6:	4845      	ldr	r0, [pc, #276]	; (80118bc <__multiply+0x150>)
 80117a8:	f240 115d 	movw	r1, #349	; 0x15d
 80117ac:	f000 fcb6 	bl	801211c <__assert_func>
 80117b0:	f100 0514 	add.w	r5, r0, #20
 80117b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80117b8:	462b      	mov	r3, r5
 80117ba:	2200      	movs	r2, #0
 80117bc:	4543      	cmp	r3, r8
 80117be:	d321      	bcc.n	8011804 <__multiply+0x98>
 80117c0:	f104 0314 	add.w	r3, r4, #20
 80117c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80117c8:	f109 0314 	add.w	r3, r9, #20
 80117cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80117d0:	9202      	str	r2, [sp, #8]
 80117d2:	1b3a      	subs	r2, r7, r4
 80117d4:	3a15      	subs	r2, #21
 80117d6:	f022 0203 	bic.w	r2, r2, #3
 80117da:	3204      	adds	r2, #4
 80117dc:	f104 0115 	add.w	r1, r4, #21
 80117e0:	428f      	cmp	r7, r1
 80117e2:	bf38      	it	cc
 80117e4:	2204      	movcc	r2, #4
 80117e6:	9201      	str	r2, [sp, #4]
 80117e8:	9a02      	ldr	r2, [sp, #8]
 80117ea:	9303      	str	r3, [sp, #12]
 80117ec:	429a      	cmp	r2, r3
 80117ee:	d80c      	bhi.n	801180a <__multiply+0x9e>
 80117f0:	2e00      	cmp	r6, #0
 80117f2:	dd03      	ble.n	80117fc <__multiply+0x90>
 80117f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d05a      	beq.n	80118b2 <__multiply+0x146>
 80117fc:	6106      	str	r6, [r0, #16]
 80117fe:	b005      	add	sp, #20
 8011800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011804:	f843 2b04 	str.w	r2, [r3], #4
 8011808:	e7d8      	b.n	80117bc <__multiply+0x50>
 801180a:	f8b3 a000 	ldrh.w	sl, [r3]
 801180e:	f1ba 0f00 	cmp.w	sl, #0
 8011812:	d024      	beq.n	801185e <__multiply+0xf2>
 8011814:	f104 0e14 	add.w	lr, r4, #20
 8011818:	46a9      	mov	r9, r5
 801181a:	f04f 0c00 	mov.w	ip, #0
 801181e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011822:	f8d9 1000 	ldr.w	r1, [r9]
 8011826:	fa1f fb82 	uxth.w	fp, r2
 801182a:	b289      	uxth	r1, r1
 801182c:	fb0a 110b 	mla	r1, sl, fp, r1
 8011830:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011834:	f8d9 2000 	ldr.w	r2, [r9]
 8011838:	4461      	add	r1, ip
 801183a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801183e:	fb0a c20b 	mla	r2, sl, fp, ip
 8011842:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011846:	b289      	uxth	r1, r1
 8011848:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801184c:	4577      	cmp	r7, lr
 801184e:	f849 1b04 	str.w	r1, [r9], #4
 8011852:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011856:	d8e2      	bhi.n	801181e <__multiply+0xb2>
 8011858:	9a01      	ldr	r2, [sp, #4]
 801185a:	f845 c002 	str.w	ip, [r5, r2]
 801185e:	9a03      	ldr	r2, [sp, #12]
 8011860:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011864:	3304      	adds	r3, #4
 8011866:	f1b9 0f00 	cmp.w	r9, #0
 801186a:	d020      	beq.n	80118ae <__multiply+0x142>
 801186c:	6829      	ldr	r1, [r5, #0]
 801186e:	f104 0c14 	add.w	ip, r4, #20
 8011872:	46ae      	mov	lr, r5
 8011874:	f04f 0a00 	mov.w	sl, #0
 8011878:	f8bc b000 	ldrh.w	fp, [ip]
 801187c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011880:	fb09 220b 	mla	r2, r9, fp, r2
 8011884:	4492      	add	sl, r2
 8011886:	b289      	uxth	r1, r1
 8011888:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801188c:	f84e 1b04 	str.w	r1, [lr], #4
 8011890:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011894:	f8be 1000 	ldrh.w	r1, [lr]
 8011898:	0c12      	lsrs	r2, r2, #16
 801189a:	fb09 1102 	mla	r1, r9, r2, r1
 801189e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80118a2:	4567      	cmp	r7, ip
 80118a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80118a8:	d8e6      	bhi.n	8011878 <__multiply+0x10c>
 80118aa:	9a01      	ldr	r2, [sp, #4]
 80118ac:	50a9      	str	r1, [r5, r2]
 80118ae:	3504      	adds	r5, #4
 80118b0:	e79a      	b.n	80117e8 <__multiply+0x7c>
 80118b2:	3e01      	subs	r6, #1
 80118b4:	e79c      	b.n	80117f0 <__multiply+0x84>
 80118b6:	bf00      	nop
 80118b8:	0802647f 	.word	0x0802647f
 80118bc:	08026490 	.word	0x08026490

080118c0 <__pow5mult>:
 80118c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118c4:	4615      	mov	r5, r2
 80118c6:	f012 0203 	ands.w	r2, r2, #3
 80118ca:	4606      	mov	r6, r0
 80118cc:	460f      	mov	r7, r1
 80118ce:	d007      	beq.n	80118e0 <__pow5mult+0x20>
 80118d0:	4c25      	ldr	r4, [pc, #148]	; (8011968 <__pow5mult+0xa8>)
 80118d2:	3a01      	subs	r2, #1
 80118d4:	2300      	movs	r3, #0
 80118d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80118da:	f7ff fe9b 	bl	8011614 <__multadd>
 80118de:	4607      	mov	r7, r0
 80118e0:	10ad      	asrs	r5, r5, #2
 80118e2:	d03d      	beq.n	8011960 <__pow5mult+0xa0>
 80118e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80118e6:	b97c      	cbnz	r4, 8011908 <__pow5mult+0x48>
 80118e8:	2010      	movs	r0, #16
 80118ea:	f7ff fe1b 	bl	8011524 <malloc>
 80118ee:	4602      	mov	r2, r0
 80118f0:	6270      	str	r0, [r6, #36]	; 0x24
 80118f2:	b928      	cbnz	r0, 8011900 <__pow5mult+0x40>
 80118f4:	4b1d      	ldr	r3, [pc, #116]	; (801196c <__pow5mult+0xac>)
 80118f6:	481e      	ldr	r0, [pc, #120]	; (8011970 <__pow5mult+0xb0>)
 80118f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80118fc:	f000 fc0e 	bl	801211c <__assert_func>
 8011900:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011904:	6004      	str	r4, [r0, #0]
 8011906:	60c4      	str	r4, [r0, #12]
 8011908:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801190c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011910:	b94c      	cbnz	r4, 8011926 <__pow5mult+0x66>
 8011912:	f240 2171 	movw	r1, #625	; 0x271
 8011916:	4630      	mov	r0, r6
 8011918:	f7ff ff12 	bl	8011740 <__i2b>
 801191c:	2300      	movs	r3, #0
 801191e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011922:	4604      	mov	r4, r0
 8011924:	6003      	str	r3, [r0, #0]
 8011926:	f04f 0900 	mov.w	r9, #0
 801192a:	07eb      	lsls	r3, r5, #31
 801192c:	d50a      	bpl.n	8011944 <__pow5mult+0x84>
 801192e:	4639      	mov	r1, r7
 8011930:	4622      	mov	r2, r4
 8011932:	4630      	mov	r0, r6
 8011934:	f7ff ff1a 	bl	801176c <__multiply>
 8011938:	4639      	mov	r1, r7
 801193a:	4680      	mov	r8, r0
 801193c:	4630      	mov	r0, r6
 801193e:	f7ff fe47 	bl	80115d0 <_Bfree>
 8011942:	4647      	mov	r7, r8
 8011944:	106d      	asrs	r5, r5, #1
 8011946:	d00b      	beq.n	8011960 <__pow5mult+0xa0>
 8011948:	6820      	ldr	r0, [r4, #0]
 801194a:	b938      	cbnz	r0, 801195c <__pow5mult+0x9c>
 801194c:	4622      	mov	r2, r4
 801194e:	4621      	mov	r1, r4
 8011950:	4630      	mov	r0, r6
 8011952:	f7ff ff0b 	bl	801176c <__multiply>
 8011956:	6020      	str	r0, [r4, #0]
 8011958:	f8c0 9000 	str.w	r9, [r0]
 801195c:	4604      	mov	r4, r0
 801195e:	e7e4      	b.n	801192a <__pow5mult+0x6a>
 8011960:	4638      	mov	r0, r7
 8011962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011966:	bf00      	nop
 8011968:	080265e0 	.word	0x080265e0
 801196c:	0802640d 	.word	0x0802640d
 8011970:	08026490 	.word	0x08026490

08011974 <__lshift>:
 8011974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011978:	460c      	mov	r4, r1
 801197a:	6849      	ldr	r1, [r1, #4]
 801197c:	6923      	ldr	r3, [r4, #16]
 801197e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011982:	68a3      	ldr	r3, [r4, #8]
 8011984:	4607      	mov	r7, r0
 8011986:	4691      	mov	r9, r2
 8011988:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801198c:	f108 0601 	add.w	r6, r8, #1
 8011990:	42b3      	cmp	r3, r6
 8011992:	db0b      	blt.n	80119ac <__lshift+0x38>
 8011994:	4638      	mov	r0, r7
 8011996:	f7ff fddb 	bl	8011550 <_Balloc>
 801199a:	4605      	mov	r5, r0
 801199c:	b948      	cbnz	r0, 80119b2 <__lshift+0x3e>
 801199e:	4602      	mov	r2, r0
 80119a0:	4b2a      	ldr	r3, [pc, #168]	; (8011a4c <__lshift+0xd8>)
 80119a2:	482b      	ldr	r0, [pc, #172]	; (8011a50 <__lshift+0xdc>)
 80119a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80119a8:	f000 fbb8 	bl	801211c <__assert_func>
 80119ac:	3101      	adds	r1, #1
 80119ae:	005b      	lsls	r3, r3, #1
 80119b0:	e7ee      	b.n	8011990 <__lshift+0x1c>
 80119b2:	2300      	movs	r3, #0
 80119b4:	f100 0114 	add.w	r1, r0, #20
 80119b8:	f100 0210 	add.w	r2, r0, #16
 80119bc:	4618      	mov	r0, r3
 80119be:	4553      	cmp	r3, sl
 80119c0:	db37      	blt.n	8011a32 <__lshift+0xbe>
 80119c2:	6920      	ldr	r0, [r4, #16]
 80119c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80119c8:	f104 0314 	add.w	r3, r4, #20
 80119cc:	f019 091f 	ands.w	r9, r9, #31
 80119d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80119d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80119d8:	d02f      	beq.n	8011a3a <__lshift+0xc6>
 80119da:	f1c9 0e20 	rsb	lr, r9, #32
 80119de:	468a      	mov	sl, r1
 80119e0:	f04f 0c00 	mov.w	ip, #0
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	fa02 f209 	lsl.w	r2, r2, r9
 80119ea:	ea42 020c 	orr.w	r2, r2, ip
 80119ee:	f84a 2b04 	str.w	r2, [sl], #4
 80119f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80119f6:	4298      	cmp	r0, r3
 80119f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80119fc:	d8f2      	bhi.n	80119e4 <__lshift+0x70>
 80119fe:	1b03      	subs	r3, r0, r4
 8011a00:	3b15      	subs	r3, #21
 8011a02:	f023 0303 	bic.w	r3, r3, #3
 8011a06:	3304      	adds	r3, #4
 8011a08:	f104 0215 	add.w	r2, r4, #21
 8011a0c:	4290      	cmp	r0, r2
 8011a0e:	bf38      	it	cc
 8011a10:	2304      	movcc	r3, #4
 8011a12:	f841 c003 	str.w	ip, [r1, r3]
 8011a16:	f1bc 0f00 	cmp.w	ip, #0
 8011a1a:	d001      	beq.n	8011a20 <__lshift+0xac>
 8011a1c:	f108 0602 	add.w	r6, r8, #2
 8011a20:	3e01      	subs	r6, #1
 8011a22:	4638      	mov	r0, r7
 8011a24:	612e      	str	r6, [r5, #16]
 8011a26:	4621      	mov	r1, r4
 8011a28:	f7ff fdd2 	bl	80115d0 <_Bfree>
 8011a2c:	4628      	mov	r0, r5
 8011a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a32:	f842 0f04 	str.w	r0, [r2, #4]!
 8011a36:	3301      	adds	r3, #1
 8011a38:	e7c1      	b.n	80119be <__lshift+0x4a>
 8011a3a:	3904      	subs	r1, #4
 8011a3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a40:	f841 2f04 	str.w	r2, [r1, #4]!
 8011a44:	4298      	cmp	r0, r3
 8011a46:	d8f9      	bhi.n	8011a3c <__lshift+0xc8>
 8011a48:	e7ea      	b.n	8011a20 <__lshift+0xac>
 8011a4a:	bf00      	nop
 8011a4c:	0802647f 	.word	0x0802647f
 8011a50:	08026490 	.word	0x08026490

08011a54 <__mcmp>:
 8011a54:	b530      	push	{r4, r5, lr}
 8011a56:	6902      	ldr	r2, [r0, #16]
 8011a58:	690c      	ldr	r4, [r1, #16]
 8011a5a:	1b12      	subs	r2, r2, r4
 8011a5c:	d10e      	bne.n	8011a7c <__mcmp+0x28>
 8011a5e:	f100 0314 	add.w	r3, r0, #20
 8011a62:	3114      	adds	r1, #20
 8011a64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011a68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011a6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011a70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011a74:	42a5      	cmp	r5, r4
 8011a76:	d003      	beq.n	8011a80 <__mcmp+0x2c>
 8011a78:	d305      	bcc.n	8011a86 <__mcmp+0x32>
 8011a7a:	2201      	movs	r2, #1
 8011a7c:	4610      	mov	r0, r2
 8011a7e:	bd30      	pop	{r4, r5, pc}
 8011a80:	4283      	cmp	r3, r0
 8011a82:	d3f3      	bcc.n	8011a6c <__mcmp+0x18>
 8011a84:	e7fa      	b.n	8011a7c <__mcmp+0x28>
 8011a86:	f04f 32ff 	mov.w	r2, #4294967295
 8011a8a:	e7f7      	b.n	8011a7c <__mcmp+0x28>

08011a8c <__mdiff>:
 8011a8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a90:	460c      	mov	r4, r1
 8011a92:	4606      	mov	r6, r0
 8011a94:	4611      	mov	r1, r2
 8011a96:	4620      	mov	r0, r4
 8011a98:	4690      	mov	r8, r2
 8011a9a:	f7ff ffdb 	bl	8011a54 <__mcmp>
 8011a9e:	1e05      	subs	r5, r0, #0
 8011aa0:	d110      	bne.n	8011ac4 <__mdiff+0x38>
 8011aa2:	4629      	mov	r1, r5
 8011aa4:	4630      	mov	r0, r6
 8011aa6:	f7ff fd53 	bl	8011550 <_Balloc>
 8011aaa:	b930      	cbnz	r0, 8011aba <__mdiff+0x2e>
 8011aac:	4b3a      	ldr	r3, [pc, #232]	; (8011b98 <__mdiff+0x10c>)
 8011aae:	4602      	mov	r2, r0
 8011ab0:	f240 2132 	movw	r1, #562	; 0x232
 8011ab4:	4839      	ldr	r0, [pc, #228]	; (8011b9c <__mdiff+0x110>)
 8011ab6:	f000 fb31 	bl	801211c <__assert_func>
 8011aba:	2301      	movs	r3, #1
 8011abc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011ac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ac4:	bfa4      	itt	ge
 8011ac6:	4643      	movge	r3, r8
 8011ac8:	46a0      	movge	r8, r4
 8011aca:	4630      	mov	r0, r6
 8011acc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011ad0:	bfa6      	itte	ge
 8011ad2:	461c      	movge	r4, r3
 8011ad4:	2500      	movge	r5, #0
 8011ad6:	2501      	movlt	r5, #1
 8011ad8:	f7ff fd3a 	bl	8011550 <_Balloc>
 8011adc:	b920      	cbnz	r0, 8011ae8 <__mdiff+0x5c>
 8011ade:	4b2e      	ldr	r3, [pc, #184]	; (8011b98 <__mdiff+0x10c>)
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011ae6:	e7e5      	b.n	8011ab4 <__mdiff+0x28>
 8011ae8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011aec:	6926      	ldr	r6, [r4, #16]
 8011aee:	60c5      	str	r5, [r0, #12]
 8011af0:	f104 0914 	add.w	r9, r4, #20
 8011af4:	f108 0514 	add.w	r5, r8, #20
 8011af8:	f100 0e14 	add.w	lr, r0, #20
 8011afc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011b00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011b04:	f108 0210 	add.w	r2, r8, #16
 8011b08:	46f2      	mov	sl, lr
 8011b0a:	2100      	movs	r1, #0
 8011b0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011b10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011b14:	fa1f f883 	uxth.w	r8, r3
 8011b18:	fa11 f18b 	uxtah	r1, r1, fp
 8011b1c:	0c1b      	lsrs	r3, r3, #16
 8011b1e:	eba1 0808 	sub.w	r8, r1, r8
 8011b22:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011b26:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011b2a:	fa1f f888 	uxth.w	r8, r8
 8011b2e:	1419      	asrs	r1, r3, #16
 8011b30:	454e      	cmp	r6, r9
 8011b32:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011b36:	f84a 3b04 	str.w	r3, [sl], #4
 8011b3a:	d8e7      	bhi.n	8011b0c <__mdiff+0x80>
 8011b3c:	1b33      	subs	r3, r6, r4
 8011b3e:	3b15      	subs	r3, #21
 8011b40:	f023 0303 	bic.w	r3, r3, #3
 8011b44:	3304      	adds	r3, #4
 8011b46:	3415      	adds	r4, #21
 8011b48:	42a6      	cmp	r6, r4
 8011b4a:	bf38      	it	cc
 8011b4c:	2304      	movcc	r3, #4
 8011b4e:	441d      	add	r5, r3
 8011b50:	4473      	add	r3, lr
 8011b52:	469e      	mov	lr, r3
 8011b54:	462e      	mov	r6, r5
 8011b56:	4566      	cmp	r6, ip
 8011b58:	d30e      	bcc.n	8011b78 <__mdiff+0xec>
 8011b5a:	f10c 0203 	add.w	r2, ip, #3
 8011b5e:	1b52      	subs	r2, r2, r5
 8011b60:	f022 0203 	bic.w	r2, r2, #3
 8011b64:	3d03      	subs	r5, #3
 8011b66:	45ac      	cmp	ip, r5
 8011b68:	bf38      	it	cc
 8011b6a:	2200      	movcc	r2, #0
 8011b6c:	441a      	add	r2, r3
 8011b6e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011b72:	b17b      	cbz	r3, 8011b94 <__mdiff+0x108>
 8011b74:	6107      	str	r7, [r0, #16]
 8011b76:	e7a3      	b.n	8011ac0 <__mdiff+0x34>
 8011b78:	f856 8b04 	ldr.w	r8, [r6], #4
 8011b7c:	fa11 f288 	uxtah	r2, r1, r8
 8011b80:	1414      	asrs	r4, r2, #16
 8011b82:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011b86:	b292      	uxth	r2, r2
 8011b88:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011b8c:	f84e 2b04 	str.w	r2, [lr], #4
 8011b90:	1421      	asrs	r1, r4, #16
 8011b92:	e7e0      	b.n	8011b56 <__mdiff+0xca>
 8011b94:	3f01      	subs	r7, #1
 8011b96:	e7ea      	b.n	8011b6e <__mdiff+0xe2>
 8011b98:	0802647f 	.word	0x0802647f
 8011b9c:	08026490 	.word	0x08026490

08011ba0 <__d2b>:
 8011ba0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011ba4:	4689      	mov	r9, r1
 8011ba6:	2101      	movs	r1, #1
 8011ba8:	ec57 6b10 	vmov	r6, r7, d0
 8011bac:	4690      	mov	r8, r2
 8011bae:	f7ff fccf 	bl	8011550 <_Balloc>
 8011bb2:	4604      	mov	r4, r0
 8011bb4:	b930      	cbnz	r0, 8011bc4 <__d2b+0x24>
 8011bb6:	4602      	mov	r2, r0
 8011bb8:	4b25      	ldr	r3, [pc, #148]	; (8011c50 <__d2b+0xb0>)
 8011bba:	4826      	ldr	r0, [pc, #152]	; (8011c54 <__d2b+0xb4>)
 8011bbc:	f240 310a 	movw	r1, #778	; 0x30a
 8011bc0:	f000 faac 	bl	801211c <__assert_func>
 8011bc4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011bc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011bcc:	bb35      	cbnz	r5, 8011c1c <__d2b+0x7c>
 8011bce:	2e00      	cmp	r6, #0
 8011bd0:	9301      	str	r3, [sp, #4]
 8011bd2:	d028      	beq.n	8011c26 <__d2b+0x86>
 8011bd4:	4668      	mov	r0, sp
 8011bd6:	9600      	str	r6, [sp, #0]
 8011bd8:	f7ff fd82 	bl	80116e0 <__lo0bits>
 8011bdc:	9900      	ldr	r1, [sp, #0]
 8011bde:	b300      	cbz	r0, 8011c22 <__d2b+0x82>
 8011be0:	9a01      	ldr	r2, [sp, #4]
 8011be2:	f1c0 0320 	rsb	r3, r0, #32
 8011be6:	fa02 f303 	lsl.w	r3, r2, r3
 8011bea:	430b      	orrs	r3, r1
 8011bec:	40c2      	lsrs	r2, r0
 8011bee:	6163      	str	r3, [r4, #20]
 8011bf0:	9201      	str	r2, [sp, #4]
 8011bf2:	9b01      	ldr	r3, [sp, #4]
 8011bf4:	61a3      	str	r3, [r4, #24]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	bf14      	ite	ne
 8011bfa:	2202      	movne	r2, #2
 8011bfc:	2201      	moveq	r2, #1
 8011bfe:	6122      	str	r2, [r4, #16]
 8011c00:	b1d5      	cbz	r5, 8011c38 <__d2b+0x98>
 8011c02:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011c06:	4405      	add	r5, r0
 8011c08:	f8c9 5000 	str.w	r5, [r9]
 8011c0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011c10:	f8c8 0000 	str.w	r0, [r8]
 8011c14:	4620      	mov	r0, r4
 8011c16:	b003      	add	sp, #12
 8011c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011c20:	e7d5      	b.n	8011bce <__d2b+0x2e>
 8011c22:	6161      	str	r1, [r4, #20]
 8011c24:	e7e5      	b.n	8011bf2 <__d2b+0x52>
 8011c26:	a801      	add	r0, sp, #4
 8011c28:	f7ff fd5a 	bl	80116e0 <__lo0bits>
 8011c2c:	9b01      	ldr	r3, [sp, #4]
 8011c2e:	6163      	str	r3, [r4, #20]
 8011c30:	2201      	movs	r2, #1
 8011c32:	6122      	str	r2, [r4, #16]
 8011c34:	3020      	adds	r0, #32
 8011c36:	e7e3      	b.n	8011c00 <__d2b+0x60>
 8011c38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011c3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011c40:	f8c9 0000 	str.w	r0, [r9]
 8011c44:	6918      	ldr	r0, [r3, #16]
 8011c46:	f7ff fd2b 	bl	80116a0 <__hi0bits>
 8011c4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011c4e:	e7df      	b.n	8011c10 <__d2b+0x70>
 8011c50:	0802647f 	.word	0x0802647f
 8011c54:	08026490 	.word	0x08026490

08011c58 <_calloc_r>:
 8011c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c5a:	fba1 2402 	umull	r2, r4, r1, r2
 8011c5e:	b94c      	cbnz	r4, 8011c74 <_calloc_r+0x1c>
 8011c60:	4611      	mov	r1, r2
 8011c62:	9201      	str	r2, [sp, #4]
 8011c64:	f000 f87a 	bl	8011d5c <_malloc_r>
 8011c68:	9a01      	ldr	r2, [sp, #4]
 8011c6a:	4605      	mov	r5, r0
 8011c6c:	b930      	cbnz	r0, 8011c7c <_calloc_r+0x24>
 8011c6e:	4628      	mov	r0, r5
 8011c70:	b003      	add	sp, #12
 8011c72:	bd30      	pop	{r4, r5, pc}
 8011c74:	220c      	movs	r2, #12
 8011c76:	6002      	str	r2, [r0, #0]
 8011c78:	2500      	movs	r5, #0
 8011c7a:	e7f8      	b.n	8011c6e <_calloc_r+0x16>
 8011c7c:	4621      	mov	r1, r4
 8011c7e:	f7fe f941 	bl	800ff04 <memset>
 8011c82:	e7f4      	b.n	8011c6e <_calloc_r+0x16>

08011c84 <_free_r>:
 8011c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c86:	2900      	cmp	r1, #0
 8011c88:	d044      	beq.n	8011d14 <_free_r+0x90>
 8011c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c8e:	9001      	str	r0, [sp, #4]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	f1a1 0404 	sub.w	r4, r1, #4
 8011c96:	bfb8      	it	lt
 8011c98:	18e4      	addlt	r4, r4, r3
 8011c9a:	f000 fa9b 	bl	80121d4 <__malloc_lock>
 8011c9e:	4a1e      	ldr	r2, [pc, #120]	; (8011d18 <_free_r+0x94>)
 8011ca0:	9801      	ldr	r0, [sp, #4]
 8011ca2:	6813      	ldr	r3, [r2, #0]
 8011ca4:	b933      	cbnz	r3, 8011cb4 <_free_r+0x30>
 8011ca6:	6063      	str	r3, [r4, #4]
 8011ca8:	6014      	str	r4, [r2, #0]
 8011caa:	b003      	add	sp, #12
 8011cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011cb0:	f000 ba96 	b.w	80121e0 <__malloc_unlock>
 8011cb4:	42a3      	cmp	r3, r4
 8011cb6:	d908      	bls.n	8011cca <_free_r+0x46>
 8011cb8:	6825      	ldr	r5, [r4, #0]
 8011cba:	1961      	adds	r1, r4, r5
 8011cbc:	428b      	cmp	r3, r1
 8011cbe:	bf01      	itttt	eq
 8011cc0:	6819      	ldreq	r1, [r3, #0]
 8011cc2:	685b      	ldreq	r3, [r3, #4]
 8011cc4:	1949      	addeq	r1, r1, r5
 8011cc6:	6021      	streq	r1, [r4, #0]
 8011cc8:	e7ed      	b.n	8011ca6 <_free_r+0x22>
 8011cca:	461a      	mov	r2, r3
 8011ccc:	685b      	ldr	r3, [r3, #4]
 8011cce:	b10b      	cbz	r3, 8011cd4 <_free_r+0x50>
 8011cd0:	42a3      	cmp	r3, r4
 8011cd2:	d9fa      	bls.n	8011cca <_free_r+0x46>
 8011cd4:	6811      	ldr	r1, [r2, #0]
 8011cd6:	1855      	adds	r5, r2, r1
 8011cd8:	42a5      	cmp	r5, r4
 8011cda:	d10b      	bne.n	8011cf4 <_free_r+0x70>
 8011cdc:	6824      	ldr	r4, [r4, #0]
 8011cde:	4421      	add	r1, r4
 8011ce0:	1854      	adds	r4, r2, r1
 8011ce2:	42a3      	cmp	r3, r4
 8011ce4:	6011      	str	r1, [r2, #0]
 8011ce6:	d1e0      	bne.n	8011caa <_free_r+0x26>
 8011ce8:	681c      	ldr	r4, [r3, #0]
 8011cea:	685b      	ldr	r3, [r3, #4]
 8011cec:	6053      	str	r3, [r2, #4]
 8011cee:	4421      	add	r1, r4
 8011cf0:	6011      	str	r1, [r2, #0]
 8011cf2:	e7da      	b.n	8011caa <_free_r+0x26>
 8011cf4:	d902      	bls.n	8011cfc <_free_r+0x78>
 8011cf6:	230c      	movs	r3, #12
 8011cf8:	6003      	str	r3, [r0, #0]
 8011cfa:	e7d6      	b.n	8011caa <_free_r+0x26>
 8011cfc:	6825      	ldr	r5, [r4, #0]
 8011cfe:	1961      	adds	r1, r4, r5
 8011d00:	428b      	cmp	r3, r1
 8011d02:	bf04      	itt	eq
 8011d04:	6819      	ldreq	r1, [r3, #0]
 8011d06:	685b      	ldreq	r3, [r3, #4]
 8011d08:	6063      	str	r3, [r4, #4]
 8011d0a:	bf04      	itt	eq
 8011d0c:	1949      	addeq	r1, r1, r5
 8011d0e:	6021      	streq	r1, [r4, #0]
 8011d10:	6054      	str	r4, [r2, #4]
 8011d12:	e7ca      	b.n	8011caa <_free_r+0x26>
 8011d14:	b003      	add	sp, #12
 8011d16:	bd30      	pop	{r4, r5, pc}
 8011d18:	2001241c 	.word	0x2001241c

08011d1c <sbrk_aligned>:
 8011d1c:	b570      	push	{r4, r5, r6, lr}
 8011d1e:	4e0e      	ldr	r6, [pc, #56]	; (8011d58 <sbrk_aligned+0x3c>)
 8011d20:	460c      	mov	r4, r1
 8011d22:	6831      	ldr	r1, [r6, #0]
 8011d24:	4605      	mov	r5, r0
 8011d26:	b911      	cbnz	r1, 8011d2e <sbrk_aligned+0x12>
 8011d28:	f000 f9e8 	bl	80120fc <_sbrk_r>
 8011d2c:	6030      	str	r0, [r6, #0]
 8011d2e:	4621      	mov	r1, r4
 8011d30:	4628      	mov	r0, r5
 8011d32:	f000 f9e3 	bl	80120fc <_sbrk_r>
 8011d36:	1c43      	adds	r3, r0, #1
 8011d38:	d00a      	beq.n	8011d50 <sbrk_aligned+0x34>
 8011d3a:	1cc4      	adds	r4, r0, #3
 8011d3c:	f024 0403 	bic.w	r4, r4, #3
 8011d40:	42a0      	cmp	r0, r4
 8011d42:	d007      	beq.n	8011d54 <sbrk_aligned+0x38>
 8011d44:	1a21      	subs	r1, r4, r0
 8011d46:	4628      	mov	r0, r5
 8011d48:	f000 f9d8 	bl	80120fc <_sbrk_r>
 8011d4c:	3001      	adds	r0, #1
 8011d4e:	d101      	bne.n	8011d54 <sbrk_aligned+0x38>
 8011d50:	f04f 34ff 	mov.w	r4, #4294967295
 8011d54:	4620      	mov	r0, r4
 8011d56:	bd70      	pop	{r4, r5, r6, pc}
 8011d58:	20012420 	.word	0x20012420

08011d5c <_malloc_r>:
 8011d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d60:	1ccd      	adds	r5, r1, #3
 8011d62:	f025 0503 	bic.w	r5, r5, #3
 8011d66:	3508      	adds	r5, #8
 8011d68:	2d0c      	cmp	r5, #12
 8011d6a:	bf38      	it	cc
 8011d6c:	250c      	movcc	r5, #12
 8011d6e:	2d00      	cmp	r5, #0
 8011d70:	4607      	mov	r7, r0
 8011d72:	db01      	blt.n	8011d78 <_malloc_r+0x1c>
 8011d74:	42a9      	cmp	r1, r5
 8011d76:	d905      	bls.n	8011d84 <_malloc_r+0x28>
 8011d78:	230c      	movs	r3, #12
 8011d7a:	603b      	str	r3, [r7, #0]
 8011d7c:	2600      	movs	r6, #0
 8011d7e:	4630      	mov	r0, r6
 8011d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d84:	4e2e      	ldr	r6, [pc, #184]	; (8011e40 <_malloc_r+0xe4>)
 8011d86:	f000 fa25 	bl	80121d4 <__malloc_lock>
 8011d8a:	6833      	ldr	r3, [r6, #0]
 8011d8c:	461c      	mov	r4, r3
 8011d8e:	bb34      	cbnz	r4, 8011dde <_malloc_r+0x82>
 8011d90:	4629      	mov	r1, r5
 8011d92:	4638      	mov	r0, r7
 8011d94:	f7ff ffc2 	bl	8011d1c <sbrk_aligned>
 8011d98:	1c43      	adds	r3, r0, #1
 8011d9a:	4604      	mov	r4, r0
 8011d9c:	d14d      	bne.n	8011e3a <_malloc_r+0xde>
 8011d9e:	6834      	ldr	r4, [r6, #0]
 8011da0:	4626      	mov	r6, r4
 8011da2:	2e00      	cmp	r6, #0
 8011da4:	d140      	bne.n	8011e28 <_malloc_r+0xcc>
 8011da6:	6823      	ldr	r3, [r4, #0]
 8011da8:	4631      	mov	r1, r6
 8011daa:	4638      	mov	r0, r7
 8011dac:	eb04 0803 	add.w	r8, r4, r3
 8011db0:	f000 f9a4 	bl	80120fc <_sbrk_r>
 8011db4:	4580      	cmp	r8, r0
 8011db6:	d13a      	bne.n	8011e2e <_malloc_r+0xd2>
 8011db8:	6821      	ldr	r1, [r4, #0]
 8011dba:	3503      	adds	r5, #3
 8011dbc:	1a6d      	subs	r5, r5, r1
 8011dbe:	f025 0503 	bic.w	r5, r5, #3
 8011dc2:	3508      	adds	r5, #8
 8011dc4:	2d0c      	cmp	r5, #12
 8011dc6:	bf38      	it	cc
 8011dc8:	250c      	movcc	r5, #12
 8011dca:	4629      	mov	r1, r5
 8011dcc:	4638      	mov	r0, r7
 8011dce:	f7ff ffa5 	bl	8011d1c <sbrk_aligned>
 8011dd2:	3001      	adds	r0, #1
 8011dd4:	d02b      	beq.n	8011e2e <_malloc_r+0xd2>
 8011dd6:	6823      	ldr	r3, [r4, #0]
 8011dd8:	442b      	add	r3, r5
 8011dda:	6023      	str	r3, [r4, #0]
 8011ddc:	e00e      	b.n	8011dfc <_malloc_r+0xa0>
 8011dde:	6822      	ldr	r2, [r4, #0]
 8011de0:	1b52      	subs	r2, r2, r5
 8011de2:	d41e      	bmi.n	8011e22 <_malloc_r+0xc6>
 8011de4:	2a0b      	cmp	r2, #11
 8011de6:	d916      	bls.n	8011e16 <_malloc_r+0xba>
 8011de8:	1961      	adds	r1, r4, r5
 8011dea:	42a3      	cmp	r3, r4
 8011dec:	6025      	str	r5, [r4, #0]
 8011dee:	bf18      	it	ne
 8011df0:	6059      	strne	r1, [r3, #4]
 8011df2:	6863      	ldr	r3, [r4, #4]
 8011df4:	bf08      	it	eq
 8011df6:	6031      	streq	r1, [r6, #0]
 8011df8:	5162      	str	r2, [r4, r5]
 8011dfa:	604b      	str	r3, [r1, #4]
 8011dfc:	4638      	mov	r0, r7
 8011dfe:	f104 060b 	add.w	r6, r4, #11
 8011e02:	f000 f9ed 	bl	80121e0 <__malloc_unlock>
 8011e06:	f026 0607 	bic.w	r6, r6, #7
 8011e0a:	1d23      	adds	r3, r4, #4
 8011e0c:	1af2      	subs	r2, r6, r3
 8011e0e:	d0b6      	beq.n	8011d7e <_malloc_r+0x22>
 8011e10:	1b9b      	subs	r3, r3, r6
 8011e12:	50a3      	str	r3, [r4, r2]
 8011e14:	e7b3      	b.n	8011d7e <_malloc_r+0x22>
 8011e16:	6862      	ldr	r2, [r4, #4]
 8011e18:	42a3      	cmp	r3, r4
 8011e1a:	bf0c      	ite	eq
 8011e1c:	6032      	streq	r2, [r6, #0]
 8011e1e:	605a      	strne	r2, [r3, #4]
 8011e20:	e7ec      	b.n	8011dfc <_malloc_r+0xa0>
 8011e22:	4623      	mov	r3, r4
 8011e24:	6864      	ldr	r4, [r4, #4]
 8011e26:	e7b2      	b.n	8011d8e <_malloc_r+0x32>
 8011e28:	4634      	mov	r4, r6
 8011e2a:	6876      	ldr	r6, [r6, #4]
 8011e2c:	e7b9      	b.n	8011da2 <_malloc_r+0x46>
 8011e2e:	230c      	movs	r3, #12
 8011e30:	603b      	str	r3, [r7, #0]
 8011e32:	4638      	mov	r0, r7
 8011e34:	f000 f9d4 	bl	80121e0 <__malloc_unlock>
 8011e38:	e7a1      	b.n	8011d7e <_malloc_r+0x22>
 8011e3a:	6025      	str	r5, [r4, #0]
 8011e3c:	e7de      	b.n	8011dfc <_malloc_r+0xa0>
 8011e3e:	bf00      	nop
 8011e40:	2001241c 	.word	0x2001241c

08011e44 <__ssputs_r>:
 8011e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e48:	688e      	ldr	r6, [r1, #8]
 8011e4a:	429e      	cmp	r6, r3
 8011e4c:	4682      	mov	sl, r0
 8011e4e:	460c      	mov	r4, r1
 8011e50:	4690      	mov	r8, r2
 8011e52:	461f      	mov	r7, r3
 8011e54:	d838      	bhi.n	8011ec8 <__ssputs_r+0x84>
 8011e56:	898a      	ldrh	r2, [r1, #12]
 8011e58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011e5c:	d032      	beq.n	8011ec4 <__ssputs_r+0x80>
 8011e5e:	6825      	ldr	r5, [r4, #0]
 8011e60:	6909      	ldr	r1, [r1, #16]
 8011e62:	eba5 0901 	sub.w	r9, r5, r1
 8011e66:	6965      	ldr	r5, [r4, #20]
 8011e68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011e6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011e70:	3301      	adds	r3, #1
 8011e72:	444b      	add	r3, r9
 8011e74:	106d      	asrs	r5, r5, #1
 8011e76:	429d      	cmp	r5, r3
 8011e78:	bf38      	it	cc
 8011e7a:	461d      	movcc	r5, r3
 8011e7c:	0553      	lsls	r3, r2, #21
 8011e7e:	d531      	bpl.n	8011ee4 <__ssputs_r+0xa0>
 8011e80:	4629      	mov	r1, r5
 8011e82:	f7ff ff6b 	bl	8011d5c <_malloc_r>
 8011e86:	4606      	mov	r6, r0
 8011e88:	b950      	cbnz	r0, 8011ea0 <__ssputs_r+0x5c>
 8011e8a:	230c      	movs	r3, #12
 8011e8c:	f8ca 3000 	str.w	r3, [sl]
 8011e90:	89a3      	ldrh	r3, [r4, #12]
 8011e92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e96:	81a3      	strh	r3, [r4, #12]
 8011e98:	f04f 30ff 	mov.w	r0, #4294967295
 8011e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ea0:	6921      	ldr	r1, [r4, #16]
 8011ea2:	464a      	mov	r2, r9
 8011ea4:	f7ff fb46 	bl	8011534 <memcpy>
 8011ea8:	89a3      	ldrh	r3, [r4, #12]
 8011eaa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011eb2:	81a3      	strh	r3, [r4, #12]
 8011eb4:	6126      	str	r6, [r4, #16]
 8011eb6:	6165      	str	r5, [r4, #20]
 8011eb8:	444e      	add	r6, r9
 8011eba:	eba5 0509 	sub.w	r5, r5, r9
 8011ebe:	6026      	str	r6, [r4, #0]
 8011ec0:	60a5      	str	r5, [r4, #8]
 8011ec2:	463e      	mov	r6, r7
 8011ec4:	42be      	cmp	r6, r7
 8011ec6:	d900      	bls.n	8011eca <__ssputs_r+0x86>
 8011ec8:	463e      	mov	r6, r7
 8011eca:	6820      	ldr	r0, [r4, #0]
 8011ecc:	4632      	mov	r2, r6
 8011ece:	4641      	mov	r1, r8
 8011ed0:	f000 f966 	bl	80121a0 <memmove>
 8011ed4:	68a3      	ldr	r3, [r4, #8]
 8011ed6:	1b9b      	subs	r3, r3, r6
 8011ed8:	60a3      	str	r3, [r4, #8]
 8011eda:	6823      	ldr	r3, [r4, #0]
 8011edc:	4433      	add	r3, r6
 8011ede:	6023      	str	r3, [r4, #0]
 8011ee0:	2000      	movs	r0, #0
 8011ee2:	e7db      	b.n	8011e9c <__ssputs_r+0x58>
 8011ee4:	462a      	mov	r2, r5
 8011ee6:	f000 f981 	bl	80121ec <_realloc_r>
 8011eea:	4606      	mov	r6, r0
 8011eec:	2800      	cmp	r0, #0
 8011eee:	d1e1      	bne.n	8011eb4 <__ssputs_r+0x70>
 8011ef0:	6921      	ldr	r1, [r4, #16]
 8011ef2:	4650      	mov	r0, sl
 8011ef4:	f7ff fec6 	bl	8011c84 <_free_r>
 8011ef8:	e7c7      	b.n	8011e8a <__ssputs_r+0x46>
	...

08011efc <_svfiprintf_r>:
 8011efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f00:	4698      	mov	r8, r3
 8011f02:	898b      	ldrh	r3, [r1, #12]
 8011f04:	061b      	lsls	r3, r3, #24
 8011f06:	b09d      	sub	sp, #116	; 0x74
 8011f08:	4607      	mov	r7, r0
 8011f0a:	460d      	mov	r5, r1
 8011f0c:	4614      	mov	r4, r2
 8011f0e:	d50e      	bpl.n	8011f2e <_svfiprintf_r+0x32>
 8011f10:	690b      	ldr	r3, [r1, #16]
 8011f12:	b963      	cbnz	r3, 8011f2e <_svfiprintf_r+0x32>
 8011f14:	2140      	movs	r1, #64	; 0x40
 8011f16:	f7ff ff21 	bl	8011d5c <_malloc_r>
 8011f1a:	6028      	str	r0, [r5, #0]
 8011f1c:	6128      	str	r0, [r5, #16]
 8011f1e:	b920      	cbnz	r0, 8011f2a <_svfiprintf_r+0x2e>
 8011f20:	230c      	movs	r3, #12
 8011f22:	603b      	str	r3, [r7, #0]
 8011f24:	f04f 30ff 	mov.w	r0, #4294967295
 8011f28:	e0d1      	b.n	80120ce <_svfiprintf_r+0x1d2>
 8011f2a:	2340      	movs	r3, #64	; 0x40
 8011f2c:	616b      	str	r3, [r5, #20]
 8011f2e:	2300      	movs	r3, #0
 8011f30:	9309      	str	r3, [sp, #36]	; 0x24
 8011f32:	2320      	movs	r3, #32
 8011f34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f38:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f3c:	2330      	movs	r3, #48	; 0x30
 8011f3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80120e8 <_svfiprintf_r+0x1ec>
 8011f42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f46:	f04f 0901 	mov.w	r9, #1
 8011f4a:	4623      	mov	r3, r4
 8011f4c:	469a      	mov	sl, r3
 8011f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f52:	b10a      	cbz	r2, 8011f58 <_svfiprintf_r+0x5c>
 8011f54:	2a25      	cmp	r2, #37	; 0x25
 8011f56:	d1f9      	bne.n	8011f4c <_svfiprintf_r+0x50>
 8011f58:	ebba 0b04 	subs.w	fp, sl, r4
 8011f5c:	d00b      	beq.n	8011f76 <_svfiprintf_r+0x7a>
 8011f5e:	465b      	mov	r3, fp
 8011f60:	4622      	mov	r2, r4
 8011f62:	4629      	mov	r1, r5
 8011f64:	4638      	mov	r0, r7
 8011f66:	f7ff ff6d 	bl	8011e44 <__ssputs_r>
 8011f6a:	3001      	adds	r0, #1
 8011f6c:	f000 80aa 	beq.w	80120c4 <_svfiprintf_r+0x1c8>
 8011f70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f72:	445a      	add	r2, fp
 8011f74:	9209      	str	r2, [sp, #36]	; 0x24
 8011f76:	f89a 3000 	ldrb.w	r3, [sl]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	f000 80a2 	beq.w	80120c4 <_svfiprintf_r+0x1c8>
 8011f80:	2300      	movs	r3, #0
 8011f82:	f04f 32ff 	mov.w	r2, #4294967295
 8011f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f8a:	f10a 0a01 	add.w	sl, sl, #1
 8011f8e:	9304      	str	r3, [sp, #16]
 8011f90:	9307      	str	r3, [sp, #28]
 8011f92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011f96:	931a      	str	r3, [sp, #104]	; 0x68
 8011f98:	4654      	mov	r4, sl
 8011f9a:	2205      	movs	r2, #5
 8011f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fa0:	4851      	ldr	r0, [pc, #324]	; (80120e8 <_svfiprintf_r+0x1ec>)
 8011fa2:	f7ee f985 	bl	80002b0 <memchr>
 8011fa6:	9a04      	ldr	r2, [sp, #16]
 8011fa8:	b9d8      	cbnz	r0, 8011fe2 <_svfiprintf_r+0xe6>
 8011faa:	06d0      	lsls	r0, r2, #27
 8011fac:	bf44      	itt	mi
 8011fae:	2320      	movmi	r3, #32
 8011fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fb4:	0711      	lsls	r1, r2, #28
 8011fb6:	bf44      	itt	mi
 8011fb8:	232b      	movmi	r3, #43	; 0x2b
 8011fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8011fc2:	2b2a      	cmp	r3, #42	; 0x2a
 8011fc4:	d015      	beq.n	8011ff2 <_svfiprintf_r+0xf6>
 8011fc6:	9a07      	ldr	r2, [sp, #28]
 8011fc8:	4654      	mov	r4, sl
 8011fca:	2000      	movs	r0, #0
 8011fcc:	f04f 0c0a 	mov.w	ip, #10
 8011fd0:	4621      	mov	r1, r4
 8011fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fd6:	3b30      	subs	r3, #48	; 0x30
 8011fd8:	2b09      	cmp	r3, #9
 8011fda:	d94e      	bls.n	801207a <_svfiprintf_r+0x17e>
 8011fdc:	b1b0      	cbz	r0, 801200c <_svfiprintf_r+0x110>
 8011fde:	9207      	str	r2, [sp, #28]
 8011fe0:	e014      	b.n	801200c <_svfiprintf_r+0x110>
 8011fe2:	eba0 0308 	sub.w	r3, r0, r8
 8011fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8011fea:	4313      	orrs	r3, r2
 8011fec:	9304      	str	r3, [sp, #16]
 8011fee:	46a2      	mov	sl, r4
 8011ff0:	e7d2      	b.n	8011f98 <_svfiprintf_r+0x9c>
 8011ff2:	9b03      	ldr	r3, [sp, #12]
 8011ff4:	1d19      	adds	r1, r3, #4
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	9103      	str	r1, [sp, #12]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	bfbb      	ittet	lt
 8011ffe:	425b      	neglt	r3, r3
 8012000:	f042 0202 	orrlt.w	r2, r2, #2
 8012004:	9307      	strge	r3, [sp, #28]
 8012006:	9307      	strlt	r3, [sp, #28]
 8012008:	bfb8      	it	lt
 801200a:	9204      	strlt	r2, [sp, #16]
 801200c:	7823      	ldrb	r3, [r4, #0]
 801200e:	2b2e      	cmp	r3, #46	; 0x2e
 8012010:	d10c      	bne.n	801202c <_svfiprintf_r+0x130>
 8012012:	7863      	ldrb	r3, [r4, #1]
 8012014:	2b2a      	cmp	r3, #42	; 0x2a
 8012016:	d135      	bne.n	8012084 <_svfiprintf_r+0x188>
 8012018:	9b03      	ldr	r3, [sp, #12]
 801201a:	1d1a      	adds	r2, r3, #4
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	9203      	str	r2, [sp, #12]
 8012020:	2b00      	cmp	r3, #0
 8012022:	bfb8      	it	lt
 8012024:	f04f 33ff 	movlt.w	r3, #4294967295
 8012028:	3402      	adds	r4, #2
 801202a:	9305      	str	r3, [sp, #20]
 801202c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80120f8 <_svfiprintf_r+0x1fc>
 8012030:	7821      	ldrb	r1, [r4, #0]
 8012032:	2203      	movs	r2, #3
 8012034:	4650      	mov	r0, sl
 8012036:	f7ee f93b 	bl	80002b0 <memchr>
 801203a:	b140      	cbz	r0, 801204e <_svfiprintf_r+0x152>
 801203c:	2340      	movs	r3, #64	; 0x40
 801203e:	eba0 000a 	sub.w	r0, r0, sl
 8012042:	fa03 f000 	lsl.w	r0, r3, r0
 8012046:	9b04      	ldr	r3, [sp, #16]
 8012048:	4303      	orrs	r3, r0
 801204a:	3401      	adds	r4, #1
 801204c:	9304      	str	r3, [sp, #16]
 801204e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012052:	4826      	ldr	r0, [pc, #152]	; (80120ec <_svfiprintf_r+0x1f0>)
 8012054:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012058:	2206      	movs	r2, #6
 801205a:	f7ee f929 	bl	80002b0 <memchr>
 801205e:	2800      	cmp	r0, #0
 8012060:	d038      	beq.n	80120d4 <_svfiprintf_r+0x1d8>
 8012062:	4b23      	ldr	r3, [pc, #140]	; (80120f0 <_svfiprintf_r+0x1f4>)
 8012064:	bb1b      	cbnz	r3, 80120ae <_svfiprintf_r+0x1b2>
 8012066:	9b03      	ldr	r3, [sp, #12]
 8012068:	3307      	adds	r3, #7
 801206a:	f023 0307 	bic.w	r3, r3, #7
 801206e:	3308      	adds	r3, #8
 8012070:	9303      	str	r3, [sp, #12]
 8012072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012074:	4433      	add	r3, r6
 8012076:	9309      	str	r3, [sp, #36]	; 0x24
 8012078:	e767      	b.n	8011f4a <_svfiprintf_r+0x4e>
 801207a:	fb0c 3202 	mla	r2, ip, r2, r3
 801207e:	460c      	mov	r4, r1
 8012080:	2001      	movs	r0, #1
 8012082:	e7a5      	b.n	8011fd0 <_svfiprintf_r+0xd4>
 8012084:	2300      	movs	r3, #0
 8012086:	3401      	adds	r4, #1
 8012088:	9305      	str	r3, [sp, #20]
 801208a:	4619      	mov	r1, r3
 801208c:	f04f 0c0a 	mov.w	ip, #10
 8012090:	4620      	mov	r0, r4
 8012092:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012096:	3a30      	subs	r2, #48	; 0x30
 8012098:	2a09      	cmp	r2, #9
 801209a:	d903      	bls.n	80120a4 <_svfiprintf_r+0x1a8>
 801209c:	2b00      	cmp	r3, #0
 801209e:	d0c5      	beq.n	801202c <_svfiprintf_r+0x130>
 80120a0:	9105      	str	r1, [sp, #20]
 80120a2:	e7c3      	b.n	801202c <_svfiprintf_r+0x130>
 80120a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80120a8:	4604      	mov	r4, r0
 80120aa:	2301      	movs	r3, #1
 80120ac:	e7f0      	b.n	8012090 <_svfiprintf_r+0x194>
 80120ae:	ab03      	add	r3, sp, #12
 80120b0:	9300      	str	r3, [sp, #0]
 80120b2:	462a      	mov	r2, r5
 80120b4:	4b0f      	ldr	r3, [pc, #60]	; (80120f4 <_svfiprintf_r+0x1f8>)
 80120b6:	a904      	add	r1, sp, #16
 80120b8:	4638      	mov	r0, r7
 80120ba:	f7fd ffcb 	bl	8010054 <_printf_float>
 80120be:	1c42      	adds	r2, r0, #1
 80120c0:	4606      	mov	r6, r0
 80120c2:	d1d6      	bne.n	8012072 <_svfiprintf_r+0x176>
 80120c4:	89ab      	ldrh	r3, [r5, #12]
 80120c6:	065b      	lsls	r3, r3, #25
 80120c8:	f53f af2c 	bmi.w	8011f24 <_svfiprintf_r+0x28>
 80120cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80120ce:	b01d      	add	sp, #116	; 0x74
 80120d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d4:	ab03      	add	r3, sp, #12
 80120d6:	9300      	str	r3, [sp, #0]
 80120d8:	462a      	mov	r2, r5
 80120da:	4b06      	ldr	r3, [pc, #24]	; (80120f4 <_svfiprintf_r+0x1f8>)
 80120dc:	a904      	add	r1, sp, #16
 80120de:	4638      	mov	r0, r7
 80120e0:	f7fe fa5c 	bl	801059c <_printf_i>
 80120e4:	e7eb      	b.n	80120be <_svfiprintf_r+0x1c2>
 80120e6:	bf00      	nop
 80120e8:	080265ec 	.word	0x080265ec
 80120ec:	080265f6 	.word	0x080265f6
 80120f0:	08010055 	.word	0x08010055
 80120f4:	08011e45 	.word	0x08011e45
 80120f8:	080265f2 	.word	0x080265f2

080120fc <_sbrk_r>:
 80120fc:	b538      	push	{r3, r4, r5, lr}
 80120fe:	4d06      	ldr	r5, [pc, #24]	; (8012118 <_sbrk_r+0x1c>)
 8012100:	2300      	movs	r3, #0
 8012102:	4604      	mov	r4, r0
 8012104:	4608      	mov	r0, r1
 8012106:	602b      	str	r3, [r5, #0]
 8012108:	f7f0 fc88 	bl	8002a1c <_sbrk>
 801210c:	1c43      	adds	r3, r0, #1
 801210e:	d102      	bne.n	8012116 <_sbrk_r+0x1a>
 8012110:	682b      	ldr	r3, [r5, #0]
 8012112:	b103      	cbz	r3, 8012116 <_sbrk_r+0x1a>
 8012114:	6023      	str	r3, [r4, #0]
 8012116:	bd38      	pop	{r3, r4, r5, pc}
 8012118:	20012424 	.word	0x20012424

0801211c <__assert_func>:
 801211c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801211e:	4614      	mov	r4, r2
 8012120:	461a      	mov	r2, r3
 8012122:	4b09      	ldr	r3, [pc, #36]	; (8012148 <__assert_func+0x2c>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	4605      	mov	r5, r0
 8012128:	68d8      	ldr	r0, [r3, #12]
 801212a:	b14c      	cbz	r4, 8012140 <__assert_func+0x24>
 801212c:	4b07      	ldr	r3, [pc, #28]	; (801214c <__assert_func+0x30>)
 801212e:	9100      	str	r1, [sp, #0]
 8012130:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012134:	4906      	ldr	r1, [pc, #24]	; (8012150 <__assert_func+0x34>)
 8012136:	462b      	mov	r3, r5
 8012138:	f000 f80e 	bl	8012158 <fiprintf>
 801213c:	f000 faac 	bl	8012698 <abort>
 8012140:	4b04      	ldr	r3, [pc, #16]	; (8012154 <__assert_func+0x38>)
 8012142:	461c      	mov	r4, r3
 8012144:	e7f3      	b.n	801212e <__assert_func+0x12>
 8012146:	bf00      	nop
 8012148:	20000104 	.word	0x20000104
 801214c:	080265fd 	.word	0x080265fd
 8012150:	0802660a 	.word	0x0802660a
 8012154:	08026638 	.word	0x08026638

08012158 <fiprintf>:
 8012158:	b40e      	push	{r1, r2, r3}
 801215a:	b503      	push	{r0, r1, lr}
 801215c:	4601      	mov	r1, r0
 801215e:	ab03      	add	r3, sp, #12
 8012160:	4805      	ldr	r0, [pc, #20]	; (8012178 <fiprintf+0x20>)
 8012162:	f853 2b04 	ldr.w	r2, [r3], #4
 8012166:	6800      	ldr	r0, [r0, #0]
 8012168:	9301      	str	r3, [sp, #4]
 801216a:	f000 f897 	bl	801229c <_vfiprintf_r>
 801216e:	b002      	add	sp, #8
 8012170:	f85d eb04 	ldr.w	lr, [sp], #4
 8012174:	b003      	add	sp, #12
 8012176:	4770      	bx	lr
 8012178:	20000104 	.word	0x20000104

0801217c <__ascii_mbtowc>:
 801217c:	b082      	sub	sp, #8
 801217e:	b901      	cbnz	r1, 8012182 <__ascii_mbtowc+0x6>
 8012180:	a901      	add	r1, sp, #4
 8012182:	b142      	cbz	r2, 8012196 <__ascii_mbtowc+0x1a>
 8012184:	b14b      	cbz	r3, 801219a <__ascii_mbtowc+0x1e>
 8012186:	7813      	ldrb	r3, [r2, #0]
 8012188:	600b      	str	r3, [r1, #0]
 801218a:	7812      	ldrb	r2, [r2, #0]
 801218c:	1e10      	subs	r0, r2, #0
 801218e:	bf18      	it	ne
 8012190:	2001      	movne	r0, #1
 8012192:	b002      	add	sp, #8
 8012194:	4770      	bx	lr
 8012196:	4610      	mov	r0, r2
 8012198:	e7fb      	b.n	8012192 <__ascii_mbtowc+0x16>
 801219a:	f06f 0001 	mvn.w	r0, #1
 801219e:	e7f8      	b.n	8012192 <__ascii_mbtowc+0x16>

080121a0 <memmove>:
 80121a0:	4288      	cmp	r0, r1
 80121a2:	b510      	push	{r4, lr}
 80121a4:	eb01 0402 	add.w	r4, r1, r2
 80121a8:	d902      	bls.n	80121b0 <memmove+0x10>
 80121aa:	4284      	cmp	r4, r0
 80121ac:	4623      	mov	r3, r4
 80121ae:	d807      	bhi.n	80121c0 <memmove+0x20>
 80121b0:	1e43      	subs	r3, r0, #1
 80121b2:	42a1      	cmp	r1, r4
 80121b4:	d008      	beq.n	80121c8 <memmove+0x28>
 80121b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80121ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80121be:	e7f8      	b.n	80121b2 <memmove+0x12>
 80121c0:	4402      	add	r2, r0
 80121c2:	4601      	mov	r1, r0
 80121c4:	428a      	cmp	r2, r1
 80121c6:	d100      	bne.n	80121ca <memmove+0x2a>
 80121c8:	bd10      	pop	{r4, pc}
 80121ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80121ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80121d2:	e7f7      	b.n	80121c4 <memmove+0x24>

080121d4 <__malloc_lock>:
 80121d4:	4801      	ldr	r0, [pc, #4]	; (80121dc <__malloc_lock+0x8>)
 80121d6:	f000 bc1f 	b.w	8012a18 <__retarget_lock_acquire_recursive>
 80121da:	bf00      	nop
 80121dc:	20012428 	.word	0x20012428

080121e0 <__malloc_unlock>:
 80121e0:	4801      	ldr	r0, [pc, #4]	; (80121e8 <__malloc_unlock+0x8>)
 80121e2:	f000 bc1a 	b.w	8012a1a <__retarget_lock_release_recursive>
 80121e6:	bf00      	nop
 80121e8:	20012428 	.word	0x20012428

080121ec <_realloc_r>:
 80121ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121f0:	4680      	mov	r8, r0
 80121f2:	4614      	mov	r4, r2
 80121f4:	460e      	mov	r6, r1
 80121f6:	b921      	cbnz	r1, 8012202 <_realloc_r+0x16>
 80121f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80121fc:	4611      	mov	r1, r2
 80121fe:	f7ff bdad 	b.w	8011d5c <_malloc_r>
 8012202:	b92a      	cbnz	r2, 8012210 <_realloc_r+0x24>
 8012204:	f7ff fd3e 	bl	8011c84 <_free_r>
 8012208:	4625      	mov	r5, r4
 801220a:	4628      	mov	r0, r5
 801220c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012210:	f000 fc6a 	bl	8012ae8 <_malloc_usable_size_r>
 8012214:	4284      	cmp	r4, r0
 8012216:	4607      	mov	r7, r0
 8012218:	d802      	bhi.n	8012220 <_realloc_r+0x34>
 801221a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801221e:	d812      	bhi.n	8012246 <_realloc_r+0x5a>
 8012220:	4621      	mov	r1, r4
 8012222:	4640      	mov	r0, r8
 8012224:	f7ff fd9a 	bl	8011d5c <_malloc_r>
 8012228:	4605      	mov	r5, r0
 801222a:	2800      	cmp	r0, #0
 801222c:	d0ed      	beq.n	801220a <_realloc_r+0x1e>
 801222e:	42bc      	cmp	r4, r7
 8012230:	4622      	mov	r2, r4
 8012232:	4631      	mov	r1, r6
 8012234:	bf28      	it	cs
 8012236:	463a      	movcs	r2, r7
 8012238:	f7ff f97c 	bl	8011534 <memcpy>
 801223c:	4631      	mov	r1, r6
 801223e:	4640      	mov	r0, r8
 8012240:	f7ff fd20 	bl	8011c84 <_free_r>
 8012244:	e7e1      	b.n	801220a <_realloc_r+0x1e>
 8012246:	4635      	mov	r5, r6
 8012248:	e7df      	b.n	801220a <_realloc_r+0x1e>

0801224a <__sfputc_r>:
 801224a:	6893      	ldr	r3, [r2, #8]
 801224c:	3b01      	subs	r3, #1
 801224e:	2b00      	cmp	r3, #0
 8012250:	b410      	push	{r4}
 8012252:	6093      	str	r3, [r2, #8]
 8012254:	da08      	bge.n	8012268 <__sfputc_r+0x1e>
 8012256:	6994      	ldr	r4, [r2, #24]
 8012258:	42a3      	cmp	r3, r4
 801225a:	db01      	blt.n	8012260 <__sfputc_r+0x16>
 801225c:	290a      	cmp	r1, #10
 801225e:	d103      	bne.n	8012268 <__sfputc_r+0x1e>
 8012260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012264:	f000 b94a 	b.w	80124fc <__swbuf_r>
 8012268:	6813      	ldr	r3, [r2, #0]
 801226a:	1c58      	adds	r0, r3, #1
 801226c:	6010      	str	r0, [r2, #0]
 801226e:	7019      	strb	r1, [r3, #0]
 8012270:	4608      	mov	r0, r1
 8012272:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012276:	4770      	bx	lr

08012278 <__sfputs_r>:
 8012278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801227a:	4606      	mov	r6, r0
 801227c:	460f      	mov	r7, r1
 801227e:	4614      	mov	r4, r2
 8012280:	18d5      	adds	r5, r2, r3
 8012282:	42ac      	cmp	r4, r5
 8012284:	d101      	bne.n	801228a <__sfputs_r+0x12>
 8012286:	2000      	movs	r0, #0
 8012288:	e007      	b.n	801229a <__sfputs_r+0x22>
 801228a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801228e:	463a      	mov	r2, r7
 8012290:	4630      	mov	r0, r6
 8012292:	f7ff ffda 	bl	801224a <__sfputc_r>
 8012296:	1c43      	adds	r3, r0, #1
 8012298:	d1f3      	bne.n	8012282 <__sfputs_r+0xa>
 801229a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801229c <_vfiprintf_r>:
 801229c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122a0:	460d      	mov	r5, r1
 80122a2:	b09d      	sub	sp, #116	; 0x74
 80122a4:	4614      	mov	r4, r2
 80122a6:	4698      	mov	r8, r3
 80122a8:	4606      	mov	r6, r0
 80122aa:	b118      	cbz	r0, 80122b4 <_vfiprintf_r+0x18>
 80122ac:	6983      	ldr	r3, [r0, #24]
 80122ae:	b90b      	cbnz	r3, 80122b4 <_vfiprintf_r+0x18>
 80122b0:	f000 fb14 	bl	80128dc <__sinit>
 80122b4:	4b89      	ldr	r3, [pc, #548]	; (80124dc <_vfiprintf_r+0x240>)
 80122b6:	429d      	cmp	r5, r3
 80122b8:	d11b      	bne.n	80122f2 <_vfiprintf_r+0x56>
 80122ba:	6875      	ldr	r5, [r6, #4]
 80122bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80122be:	07d9      	lsls	r1, r3, #31
 80122c0:	d405      	bmi.n	80122ce <_vfiprintf_r+0x32>
 80122c2:	89ab      	ldrh	r3, [r5, #12]
 80122c4:	059a      	lsls	r2, r3, #22
 80122c6:	d402      	bmi.n	80122ce <_vfiprintf_r+0x32>
 80122c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80122ca:	f000 fba5 	bl	8012a18 <__retarget_lock_acquire_recursive>
 80122ce:	89ab      	ldrh	r3, [r5, #12]
 80122d0:	071b      	lsls	r3, r3, #28
 80122d2:	d501      	bpl.n	80122d8 <_vfiprintf_r+0x3c>
 80122d4:	692b      	ldr	r3, [r5, #16]
 80122d6:	b9eb      	cbnz	r3, 8012314 <_vfiprintf_r+0x78>
 80122d8:	4629      	mov	r1, r5
 80122da:	4630      	mov	r0, r6
 80122dc:	f000 f96e 	bl	80125bc <__swsetup_r>
 80122e0:	b1c0      	cbz	r0, 8012314 <_vfiprintf_r+0x78>
 80122e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80122e4:	07dc      	lsls	r4, r3, #31
 80122e6:	d50e      	bpl.n	8012306 <_vfiprintf_r+0x6a>
 80122e8:	f04f 30ff 	mov.w	r0, #4294967295
 80122ec:	b01d      	add	sp, #116	; 0x74
 80122ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122f2:	4b7b      	ldr	r3, [pc, #492]	; (80124e0 <_vfiprintf_r+0x244>)
 80122f4:	429d      	cmp	r5, r3
 80122f6:	d101      	bne.n	80122fc <_vfiprintf_r+0x60>
 80122f8:	68b5      	ldr	r5, [r6, #8]
 80122fa:	e7df      	b.n	80122bc <_vfiprintf_r+0x20>
 80122fc:	4b79      	ldr	r3, [pc, #484]	; (80124e4 <_vfiprintf_r+0x248>)
 80122fe:	429d      	cmp	r5, r3
 8012300:	bf08      	it	eq
 8012302:	68f5      	ldreq	r5, [r6, #12]
 8012304:	e7da      	b.n	80122bc <_vfiprintf_r+0x20>
 8012306:	89ab      	ldrh	r3, [r5, #12]
 8012308:	0598      	lsls	r0, r3, #22
 801230a:	d4ed      	bmi.n	80122e8 <_vfiprintf_r+0x4c>
 801230c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801230e:	f000 fb84 	bl	8012a1a <__retarget_lock_release_recursive>
 8012312:	e7e9      	b.n	80122e8 <_vfiprintf_r+0x4c>
 8012314:	2300      	movs	r3, #0
 8012316:	9309      	str	r3, [sp, #36]	; 0x24
 8012318:	2320      	movs	r3, #32
 801231a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801231e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012322:	2330      	movs	r3, #48	; 0x30
 8012324:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80124e8 <_vfiprintf_r+0x24c>
 8012328:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801232c:	f04f 0901 	mov.w	r9, #1
 8012330:	4623      	mov	r3, r4
 8012332:	469a      	mov	sl, r3
 8012334:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012338:	b10a      	cbz	r2, 801233e <_vfiprintf_r+0xa2>
 801233a:	2a25      	cmp	r2, #37	; 0x25
 801233c:	d1f9      	bne.n	8012332 <_vfiprintf_r+0x96>
 801233e:	ebba 0b04 	subs.w	fp, sl, r4
 8012342:	d00b      	beq.n	801235c <_vfiprintf_r+0xc0>
 8012344:	465b      	mov	r3, fp
 8012346:	4622      	mov	r2, r4
 8012348:	4629      	mov	r1, r5
 801234a:	4630      	mov	r0, r6
 801234c:	f7ff ff94 	bl	8012278 <__sfputs_r>
 8012350:	3001      	adds	r0, #1
 8012352:	f000 80aa 	beq.w	80124aa <_vfiprintf_r+0x20e>
 8012356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012358:	445a      	add	r2, fp
 801235a:	9209      	str	r2, [sp, #36]	; 0x24
 801235c:	f89a 3000 	ldrb.w	r3, [sl]
 8012360:	2b00      	cmp	r3, #0
 8012362:	f000 80a2 	beq.w	80124aa <_vfiprintf_r+0x20e>
 8012366:	2300      	movs	r3, #0
 8012368:	f04f 32ff 	mov.w	r2, #4294967295
 801236c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012370:	f10a 0a01 	add.w	sl, sl, #1
 8012374:	9304      	str	r3, [sp, #16]
 8012376:	9307      	str	r3, [sp, #28]
 8012378:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801237c:	931a      	str	r3, [sp, #104]	; 0x68
 801237e:	4654      	mov	r4, sl
 8012380:	2205      	movs	r2, #5
 8012382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012386:	4858      	ldr	r0, [pc, #352]	; (80124e8 <_vfiprintf_r+0x24c>)
 8012388:	f7ed ff92 	bl	80002b0 <memchr>
 801238c:	9a04      	ldr	r2, [sp, #16]
 801238e:	b9d8      	cbnz	r0, 80123c8 <_vfiprintf_r+0x12c>
 8012390:	06d1      	lsls	r1, r2, #27
 8012392:	bf44      	itt	mi
 8012394:	2320      	movmi	r3, #32
 8012396:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801239a:	0713      	lsls	r3, r2, #28
 801239c:	bf44      	itt	mi
 801239e:	232b      	movmi	r3, #43	; 0x2b
 80123a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80123a4:	f89a 3000 	ldrb.w	r3, [sl]
 80123a8:	2b2a      	cmp	r3, #42	; 0x2a
 80123aa:	d015      	beq.n	80123d8 <_vfiprintf_r+0x13c>
 80123ac:	9a07      	ldr	r2, [sp, #28]
 80123ae:	4654      	mov	r4, sl
 80123b0:	2000      	movs	r0, #0
 80123b2:	f04f 0c0a 	mov.w	ip, #10
 80123b6:	4621      	mov	r1, r4
 80123b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123bc:	3b30      	subs	r3, #48	; 0x30
 80123be:	2b09      	cmp	r3, #9
 80123c0:	d94e      	bls.n	8012460 <_vfiprintf_r+0x1c4>
 80123c2:	b1b0      	cbz	r0, 80123f2 <_vfiprintf_r+0x156>
 80123c4:	9207      	str	r2, [sp, #28]
 80123c6:	e014      	b.n	80123f2 <_vfiprintf_r+0x156>
 80123c8:	eba0 0308 	sub.w	r3, r0, r8
 80123cc:	fa09 f303 	lsl.w	r3, r9, r3
 80123d0:	4313      	orrs	r3, r2
 80123d2:	9304      	str	r3, [sp, #16]
 80123d4:	46a2      	mov	sl, r4
 80123d6:	e7d2      	b.n	801237e <_vfiprintf_r+0xe2>
 80123d8:	9b03      	ldr	r3, [sp, #12]
 80123da:	1d19      	adds	r1, r3, #4
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	9103      	str	r1, [sp, #12]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	bfbb      	ittet	lt
 80123e4:	425b      	neglt	r3, r3
 80123e6:	f042 0202 	orrlt.w	r2, r2, #2
 80123ea:	9307      	strge	r3, [sp, #28]
 80123ec:	9307      	strlt	r3, [sp, #28]
 80123ee:	bfb8      	it	lt
 80123f0:	9204      	strlt	r2, [sp, #16]
 80123f2:	7823      	ldrb	r3, [r4, #0]
 80123f4:	2b2e      	cmp	r3, #46	; 0x2e
 80123f6:	d10c      	bne.n	8012412 <_vfiprintf_r+0x176>
 80123f8:	7863      	ldrb	r3, [r4, #1]
 80123fa:	2b2a      	cmp	r3, #42	; 0x2a
 80123fc:	d135      	bne.n	801246a <_vfiprintf_r+0x1ce>
 80123fe:	9b03      	ldr	r3, [sp, #12]
 8012400:	1d1a      	adds	r2, r3, #4
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	9203      	str	r2, [sp, #12]
 8012406:	2b00      	cmp	r3, #0
 8012408:	bfb8      	it	lt
 801240a:	f04f 33ff 	movlt.w	r3, #4294967295
 801240e:	3402      	adds	r4, #2
 8012410:	9305      	str	r3, [sp, #20]
 8012412:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80124f8 <_vfiprintf_r+0x25c>
 8012416:	7821      	ldrb	r1, [r4, #0]
 8012418:	2203      	movs	r2, #3
 801241a:	4650      	mov	r0, sl
 801241c:	f7ed ff48 	bl	80002b0 <memchr>
 8012420:	b140      	cbz	r0, 8012434 <_vfiprintf_r+0x198>
 8012422:	2340      	movs	r3, #64	; 0x40
 8012424:	eba0 000a 	sub.w	r0, r0, sl
 8012428:	fa03 f000 	lsl.w	r0, r3, r0
 801242c:	9b04      	ldr	r3, [sp, #16]
 801242e:	4303      	orrs	r3, r0
 8012430:	3401      	adds	r4, #1
 8012432:	9304      	str	r3, [sp, #16]
 8012434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012438:	482c      	ldr	r0, [pc, #176]	; (80124ec <_vfiprintf_r+0x250>)
 801243a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801243e:	2206      	movs	r2, #6
 8012440:	f7ed ff36 	bl	80002b0 <memchr>
 8012444:	2800      	cmp	r0, #0
 8012446:	d03f      	beq.n	80124c8 <_vfiprintf_r+0x22c>
 8012448:	4b29      	ldr	r3, [pc, #164]	; (80124f0 <_vfiprintf_r+0x254>)
 801244a:	bb1b      	cbnz	r3, 8012494 <_vfiprintf_r+0x1f8>
 801244c:	9b03      	ldr	r3, [sp, #12]
 801244e:	3307      	adds	r3, #7
 8012450:	f023 0307 	bic.w	r3, r3, #7
 8012454:	3308      	adds	r3, #8
 8012456:	9303      	str	r3, [sp, #12]
 8012458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801245a:	443b      	add	r3, r7
 801245c:	9309      	str	r3, [sp, #36]	; 0x24
 801245e:	e767      	b.n	8012330 <_vfiprintf_r+0x94>
 8012460:	fb0c 3202 	mla	r2, ip, r2, r3
 8012464:	460c      	mov	r4, r1
 8012466:	2001      	movs	r0, #1
 8012468:	e7a5      	b.n	80123b6 <_vfiprintf_r+0x11a>
 801246a:	2300      	movs	r3, #0
 801246c:	3401      	adds	r4, #1
 801246e:	9305      	str	r3, [sp, #20]
 8012470:	4619      	mov	r1, r3
 8012472:	f04f 0c0a 	mov.w	ip, #10
 8012476:	4620      	mov	r0, r4
 8012478:	f810 2b01 	ldrb.w	r2, [r0], #1
 801247c:	3a30      	subs	r2, #48	; 0x30
 801247e:	2a09      	cmp	r2, #9
 8012480:	d903      	bls.n	801248a <_vfiprintf_r+0x1ee>
 8012482:	2b00      	cmp	r3, #0
 8012484:	d0c5      	beq.n	8012412 <_vfiprintf_r+0x176>
 8012486:	9105      	str	r1, [sp, #20]
 8012488:	e7c3      	b.n	8012412 <_vfiprintf_r+0x176>
 801248a:	fb0c 2101 	mla	r1, ip, r1, r2
 801248e:	4604      	mov	r4, r0
 8012490:	2301      	movs	r3, #1
 8012492:	e7f0      	b.n	8012476 <_vfiprintf_r+0x1da>
 8012494:	ab03      	add	r3, sp, #12
 8012496:	9300      	str	r3, [sp, #0]
 8012498:	462a      	mov	r2, r5
 801249a:	4b16      	ldr	r3, [pc, #88]	; (80124f4 <_vfiprintf_r+0x258>)
 801249c:	a904      	add	r1, sp, #16
 801249e:	4630      	mov	r0, r6
 80124a0:	f7fd fdd8 	bl	8010054 <_printf_float>
 80124a4:	4607      	mov	r7, r0
 80124a6:	1c78      	adds	r0, r7, #1
 80124a8:	d1d6      	bne.n	8012458 <_vfiprintf_r+0x1bc>
 80124aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80124ac:	07d9      	lsls	r1, r3, #31
 80124ae:	d405      	bmi.n	80124bc <_vfiprintf_r+0x220>
 80124b0:	89ab      	ldrh	r3, [r5, #12]
 80124b2:	059a      	lsls	r2, r3, #22
 80124b4:	d402      	bmi.n	80124bc <_vfiprintf_r+0x220>
 80124b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80124b8:	f000 faaf 	bl	8012a1a <__retarget_lock_release_recursive>
 80124bc:	89ab      	ldrh	r3, [r5, #12]
 80124be:	065b      	lsls	r3, r3, #25
 80124c0:	f53f af12 	bmi.w	80122e8 <_vfiprintf_r+0x4c>
 80124c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80124c6:	e711      	b.n	80122ec <_vfiprintf_r+0x50>
 80124c8:	ab03      	add	r3, sp, #12
 80124ca:	9300      	str	r3, [sp, #0]
 80124cc:	462a      	mov	r2, r5
 80124ce:	4b09      	ldr	r3, [pc, #36]	; (80124f4 <_vfiprintf_r+0x258>)
 80124d0:	a904      	add	r1, sp, #16
 80124d2:	4630      	mov	r0, r6
 80124d4:	f7fe f862 	bl	801059c <_printf_i>
 80124d8:	e7e4      	b.n	80124a4 <_vfiprintf_r+0x208>
 80124da:	bf00      	nop
 80124dc:	08026764 	.word	0x08026764
 80124e0:	08026784 	.word	0x08026784
 80124e4:	08026744 	.word	0x08026744
 80124e8:	080265ec 	.word	0x080265ec
 80124ec:	080265f6 	.word	0x080265f6
 80124f0:	08010055 	.word	0x08010055
 80124f4:	08012279 	.word	0x08012279
 80124f8:	080265f2 	.word	0x080265f2

080124fc <__swbuf_r>:
 80124fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124fe:	460e      	mov	r6, r1
 8012500:	4614      	mov	r4, r2
 8012502:	4605      	mov	r5, r0
 8012504:	b118      	cbz	r0, 801250e <__swbuf_r+0x12>
 8012506:	6983      	ldr	r3, [r0, #24]
 8012508:	b90b      	cbnz	r3, 801250e <__swbuf_r+0x12>
 801250a:	f000 f9e7 	bl	80128dc <__sinit>
 801250e:	4b21      	ldr	r3, [pc, #132]	; (8012594 <__swbuf_r+0x98>)
 8012510:	429c      	cmp	r4, r3
 8012512:	d12b      	bne.n	801256c <__swbuf_r+0x70>
 8012514:	686c      	ldr	r4, [r5, #4]
 8012516:	69a3      	ldr	r3, [r4, #24]
 8012518:	60a3      	str	r3, [r4, #8]
 801251a:	89a3      	ldrh	r3, [r4, #12]
 801251c:	071a      	lsls	r2, r3, #28
 801251e:	d52f      	bpl.n	8012580 <__swbuf_r+0x84>
 8012520:	6923      	ldr	r3, [r4, #16]
 8012522:	b36b      	cbz	r3, 8012580 <__swbuf_r+0x84>
 8012524:	6923      	ldr	r3, [r4, #16]
 8012526:	6820      	ldr	r0, [r4, #0]
 8012528:	1ac0      	subs	r0, r0, r3
 801252a:	6963      	ldr	r3, [r4, #20]
 801252c:	b2f6      	uxtb	r6, r6
 801252e:	4283      	cmp	r3, r0
 8012530:	4637      	mov	r7, r6
 8012532:	dc04      	bgt.n	801253e <__swbuf_r+0x42>
 8012534:	4621      	mov	r1, r4
 8012536:	4628      	mov	r0, r5
 8012538:	f000 f93c 	bl	80127b4 <_fflush_r>
 801253c:	bb30      	cbnz	r0, 801258c <__swbuf_r+0x90>
 801253e:	68a3      	ldr	r3, [r4, #8]
 8012540:	3b01      	subs	r3, #1
 8012542:	60a3      	str	r3, [r4, #8]
 8012544:	6823      	ldr	r3, [r4, #0]
 8012546:	1c5a      	adds	r2, r3, #1
 8012548:	6022      	str	r2, [r4, #0]
 801254a:	701e      	strb	r6, [r3, #0]
 801254c:	6963      	ldr	r3, [r4, #20]
 801254e:	3001      	adds	r0, #1
 8012550:	4283      	cmp	r3, r0
 8012552:	d004      	beq.n	801255e <__swbuf_r+0x62>
 8012554:	89a3      	ldrh	r3, [r4, #12]
 8012556:	07db      	lsls	r3, r3, #31
 8012558:	d506      	bpl.n	8012568 <__swbuf_r+0x6c>
 801255a:	2e0a      	cmp	r6, #10
 801255c:	d104      	bne.n	8012568 <__swbuf_r+0x6c>
 801255e:	4621      	mov	r1, r4
 8012560:	4628      	mov	r0, r5
 8012562:	f000 f927 	bl	80127b4 <_fflush_r>
 8012566:	b988      	cbnz	r0, 801258c <__swbuf_r+0x90>
 8012568:	4638      	mov	r0, r7
 801256a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801256c:	4b0a      	ldr	r3, [pc, #40]	; (8012598 <__swbuf_r+0x9c>)
 801256e:	429c      	cmp	r4, r3
 8012570:	d101      	bne.n	8012576 <__swbuf_r+0x7a>
 8012572:	68ac      	ldr	r4, [r5, #8]
 8012574:	e7cf      	b.n	8012516 <__swbuf_r+0x1a>
 8012576:	4b09      	ldr	r3, [pc, #36]	; (801259c <__swbuf_r+0xa0>)
 8012578:	429c      	cmp	r4, r3
 801257a:	bf08      	it	eq
 801257c:	68ec      	ldreq	r4, [r5, #12]
 801257e:	e7ca      	b.n	8012516 <__swbuf_r+0x1a>
 8012580:	4621      	mov	r1, r4
 8012582:	4628      	mov	r0, r5
 8012584:	f000 f81a 	bl	80125bc <__swsetup_r>
 8012588:	2800      	cmp	r0, #0
 801258a:	d0cb      	beq.n	8012524 <__swbuf_r+0x28>
 801258c:	f04f 37ff 	mov.w	r7, #4294967295
 8012590:	e7ea      	b.n	8012568 <__swbuf_r+0x6c>
 8012592:	bf00      	nop
 8012594:	08026764 	.word	0x08026764
 8012598:	08026784 	.word	0x08026784
 801259c:	08026744 	.word	0x08026744

080125a0 <__ascii_wctomb>:
 80125a0:	b149      	cbz	r1, 80125b6 <__ascii_wctomb+0x16>
 80125a2:	2aff      	cmp	r2, #255	; 0xff
 80125a4:	bf85      	ittet	hi
 80125a6:	238a      	movhi	r3, #138	; 0x8a
 80125a8:	6003      	strhi	r3, [r0, #0]
 80125aa:	700a      	strbls	r2, [r1, #0]
 80125ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80125b0:	bf98      	it	ls
 80125b2:	2001      	movls	r0, #1
 80125b4:	4770      	bx	lr
 80125b6:	4608      	mov	r0, r1
 80125b8:	4770      	bx	lr
	...

080125bc <__swsetup_r>:
 80125bc:	4b32      	ldr	r3, [pc, #200]	; (8012688 <__swsetup_r+0xcc>)
 80125be:	b570      	push	{r4, r5, r6, lr}
 80125c0:	681d      	ldr	r5, [r3, #0]
 80125c2:	4606      	mov	r6, r0
 80125c4:	460c      	mov	r4, r1
 80125c6:	b125      	cbz	r5, 80125d2 <__swsetup_r+0x16>
 80125c8:	69ab      	ldr	r3, [r5, #24]
 80125ca:	b913      	cbnz	r3, 80125d2 <__swsetup_r+0x16>
 80125cc:	4628      	mov	r0, r5
 80125ce:	f000 f985 	bl	80128dc <__sinit>
 80125d2:	4b2e      	ldr	r3, [pc, #184]	; (801268c <__swsetup_r+0xd0>)
 80125d4:	429c      	cmp	r4, r3
 80125d6:	d10f      	bne.n	80125f8 <__swsetup_r+0x3c>
 80125d8:	686c      	ldr	r4, [r5, #4]
 80125da:	89a3      	ldrh	r3, [r4, #12]
 80125dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125e0:	0719      	lsls	r1, r3, #28
 80125e2:	d42c      	bmi.n	801263e <__swsetup_r+0x82>
 80125e4:	06dd      	lsls	r5, r3, #27
 80125e6:	d411      	bmi.n	801260c <__swsetup_r+0x50>
 80125e8:	2309      	movs	r3, #9
 80125ea:	6033      	str	r3, [r6, #0]
 80125ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80125f0:	81a3      	strh	r3, [r4, #12]
 80125f2:	f04f 30ff 	mov.w	r0, #4294967295
 80125f6:	e03e      	b.n	8012676 <__swsetup_r+0xba>
 80125f8:	4b25      	ldr	r3, [pc, #148]	; (8012690 <__swsetup_r+0xd4>)
 80125fa:	429c      	cmp	r4, r3
 80125fc:	d101      	bne.n	8012602 <__swsetup_r+0x46>
 80125fe:	68ac      	ldr	r4, [r5, #8]
 8012600:	e7eb      	b.n	80125da <__swsetup_r+0x1e>
 8012602:	4b24      	ldr	r3, [pc, #144]	; (8012694 <__swsetup_r+0xd8>)
 8012604:	429c      	cmp	r4, r3
 8012606:	bf08      	it	eq
 8012608:	68ec      	ldreq	r4, [r5, #12]
 801260a:	e7e6      	b.n	80125da <__swsetup_r+0x1e>
 801260c:	0758      	lsls	r0, r3, #29
 801260e:	d512      	bpl.n	8012636 <__swsetup_r+0x7a>
 8012610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012612:	b141      	cbz	r1, 8012626 <__swsetup_r+0x6a>
 8012614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012618:	4299      	cmp	r1, r3
 801261a:	d002      	beq.n	8012622 <__swsetup_r+0x66>
 801261c:	4630      	mov	r0, r6
 801261e:	f7ff fb31 	bl	8011c84 <_free_r>
 8012622:	2300      	movs	r3, #0
 8012624:	6363      	str	r3, [r4, #52]	; 0x34
 8012626:	89a3      	ldrh	r3, [r4, #12]
 8012628:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801262c:	81a3      	strh	r3, [r4, #12]
 801262e:	2300      	movs	r3, #0
 8012630:	6063      	str	r3, [r4, #4]
 8012632:	6923      	ldr	r3, [r4, #16]
 8012634:	6023      	str	r3, [r4, #0]
 8012636:	89a3      	ldrh	r3, [r4, #12]
 8012638:	f043 0308 	orr.w	r3, r3, #8
 801263c:	81a3      	strh	r3, [r4, #12]
 801263e:	6923      	ldr	r3, [r4, #16]
 8012640:	b94b      	cbnz	r3, 8012656 <__swsetup_r+0x9a>
 8012642:	89a3      	ldrh	r3, [r4, #12]
 8012644:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801264c:	d003      	beq.n	8012656 <__swsetup_r+0x9a>
 801264e:	4621      	mov	r1, r4
 8012650:	4630      	mov	r0, r6
 8012652:	f000 fa09 	bl	8012a68 <__smakebuf_r>
 8012656:	89a0      	ldrh	r0, [r4, #12]
 8012658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801265c:	f010 0301 	ands.w	r3, r0, #1
 8012660:	d00a      	beq.n	8012678 <__swsetup_r+0xbc>
 8012662:	2300      	movs	r3, #0
 8012664:	60a3      	str	r3, [r4, #8]
 8012666:	6963      	ldr	r3, [r4, #20]
 8012668:	425b      	negs	r3, r3
 801266a:	61a3      	str	r3, [r4, #24]
 801266c:	6923      	ldr	r3, [r4, #16]
 801266e:	b943      	cbnz	r3, 8012682 <__swsetup_r+0xc6>
 8012670:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012674:	d1ba      	bne.n	80125ec <__swsetup_r+0x30>
 8012676:	bd70      	pop	{r4, r5, r6, pc}
 8012678:	0781      	lsls	r1, r0, #30
 801267a:	bf58      	it	pl
 801267c:	6963      	ldrpl	r3, [r4, #20]
 801267e:	60a3      	str	r3, [r4, #8]
 8012680:	e7f4      	b.n	801266c <__swsetup_r+0xb0>
 8012682:	2000      	movs	r0, #0
 8012684:	e7f7      	b.n	8012676 <__swsetup_r+0xba>
 8012686:	bf00      	nop
 8012688:	20000104 	.word	0x20000104
 801268c:	08026764 	.word	0x08026764
 8012690:	08026784 	.word	0x08026784
 8012694:	08026744 	.word	0x08026744

08012698 <abort>:
 8012698:	b508      	push	{r3, lr}
 801269a:	2006      	movs	r0, #6
 801269c:	f000 fa54 	bl	8012b48 <raise>
 80126a0:	2001      	movs	r0, #1
 80126a2:	f7f0 f943 	bl	800292c <_exit>
	...

080126a8 <__sflush_r>:
 80126a8:	898a      	ldrh	r2, [r1, #12]
 80126aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126ae:	4605      	mov	r5, r0
 80126b0:	0710      	lsls	r0, r2, #28
 80126b2:	460c      	mov	r4, r1
 80126b4:	d458      	bmi.n	8012768 <__sflush_r+0xc0>
 80126b6:	684b      	ldr	r3, [r1, #4]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	dc05      	bgt.n	80126c8 <__sflush_r+0x20>
 80126bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80126be:	2b00      	cmp	r3, #0
 80126c0:	dc02      	bgt.n	80126c8 <__sflush_r+0x20>
 80126c2:	2000      	movs	r0, #0
 80126c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80126ca:	2e00      	cmp	r6, #0
 80126cc:	d0f9      	beq.n	80126c2 <__sflush_r+0x1a>
 80126ce:	2300      	movs	r3, #0
 80126d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80126d4:	682f      	ldr	r7, [r5, #0]
 80126d6:	602b      	str	r3, [r5, #0]
 80126d8:	d032      	beq.n	8012740 <__sflush_r+0x98>
 80126da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80126dc:	89a3      	ldrh	r3, [r4, #12]
 80126de:	075a      	lsls	r2, r3, #29
 80126e0:	d505      	bpl.n	80126ee <__sflush_r+0x46>
 80126e2:	6863      	ldr	r3, [r4, #4]
 80126e4:	1ac0      	subs	r0, r0, r3
 80126e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80126e8:	b10b      	cbz	r3, 80126ee <__sflush_r+0x46>
 80126ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80126ec:	1ac0      	subs	r0, r0, r3
 80126ee:	2300      	movs	r3, #0
 80126f0:	4602      	mov	r2, r0
 80126f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80126f4:	6a21      	ldr	r1, [r4, #32]
 80126f6:	4628      	mov	r0, r5
 80126f8:	47b0      	blx	r6
 80126fa:	1c43      	adds	r3, r0, #1
 80126fc:	89a3      	ldrh	r3, [r4, #12]
 80126fe:	d106      	bne.n	801270e <__sflush_r+0x66>
 8012700:	6829      	ldr	r1, [r5, #0]
 8012702:	291d      	cmp	r1, #29
 8012704:	d82c      	bhi.n	8012760 <__sflush_r+0xb8>
 8012706:	4a2a      	ldr	r2, [pc, #168]	; (80127b0 <__sflush_r+0x108>)
 8012708:	40ca      	lsrs	r2, r1
 801270a:	07d6      	lsls	r6, r2, #31
 801270c:	d528      	bpl.n	8012760 <__sflush_r+0xb8>
 801270e:	2200      	movs	r2, #0
 8012710:	6062      	str	r2, [r4, #4]
 8012712:	04d9      	lsls	r1, r3, #19
 8012714:	6922      	ldr	r2, [r4, #16]
 8012716:	6022      	str	r2, [r4, #0]
 8012718:	d504      	bpl.n	8012724 <__sflush_r+0x7c>
 801271a:	1c42      	adds	r2, r0, #1
 801271c:	d101      	bne.n	8012722 <__sflush_r+0x7a>
 801271e:	682b      	ldr	r3, [r5, #0]
 8012720:	b903      	cbnz	r3, 8012724 <__sflush_r+0x7c>
 8012722:	6560      	str	r0, [r4, #84]	; 0x54
 8012724:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012726:	602f      	str	r7, [r5, #0]
 8012728:	2900      	cmp	r1, #0
 801272a:	d0ca      	beq.n	80126c2 <__sflush_r+0x1a>
 801272c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012730:	4299      	cmp	r1, r3
 8012732:	d002      	beq.n	801273a <__sflush_r+0x92>
 8012734:	4628      	mov	r0, r5
 8012736:	f7ff faa5 	bl	8011c84 <_free_r>
 801273a:	2000      	movs	r0, #0
 801273c:	6360      	str	r0, [r4, #52]	; 0x34
 801273e:	e7c1      	b.n	80126c4 <__sflush_r+0x1c>
 8012740:	6a21      	ldr	r1, [r4, #32]
 8012742:	2301      	movs	r3, #1
 8012744:	4628      	mov	r0, r5
 8012746:	47b0      	blx	r6
 8012748:	1c41      	adds	r1, r0, #1
 801274a:	d1c7      	bne.n	80126dc <__sflush_r+0x34>
 801274c:	682b      	ldr	r3, [r5, #0]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d0c4      	beq.n	80126dc <__sflush_r+0x34>
 8012752:	2b1d      	cmp	r3, #29
 8012754:	d001      	beq.n	801275a <__sflush_r+0xb2>
 8012756:	2b16      	cmp	r3, #22
 8012758:	d101      	bne.n	801275e <__sflush_r+0xb6>
 801275a:	602f      	str	r7, [r5, #0]
 801275c:	e7b1      	b.n	80126c2 <__sflush_r+0x1a>
 801275e:	89a3      	ldrh	r3, [r4, #12]
 8012760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012764:	81a3      	strh	r3, [r4, #12]
 8012766:	e7ad      	b.n	80126c4 <__sflush_r+0x1c>
 8012768:	690f      	ldr	r7, [r1, #16]
 801276a:	2f00      	cmp	r7, #0
 801276c:	d0a9      	beq.n	80126c2 <__sflush_r+0x1a>
 801276e:	0793      	lsls	r3, r2, #30
 8012770:	680e      	ldr	r6, [r1, #0]
 8012772:	bf08      	it	eq
 8012774:	694b      	ldreq	r3, [r1, #20]
 8012776:	600f      	str	r7, [r1, #0]
 8012778:	bf18      	it	ne
 801277a:	2300      	movne	r3, #0
 801277c:	eba6 0807 	sub.w	r8, r6, r7
 8012780:	608b      	str	r3, [r1, #8]
 8012782:	f1b8 0f00 	cmp.w	r8, #0
 8012786:	dd9c      	ble.n	80126c2 <__sflush_r+0x1a>
 8012788:	6a21      	ldr	r1, [r4, #32]
 801278a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801278c:	4643      	mov	r3, r8
 801278e:	463a      	mov	r2, r7
 8012790:	4628      	mov	r0, r5
 8012792:	47b0      	blx	r6
 8012794:	2800      	cmp	r0, #0
 8012796:	dc06      	bgt.n	80127a6 <__sflush_r+0xfe>
 8012798:	89a3      	ldrh	r3, [r4, #12]
 801279a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801279e:	81a3      	strh	r3, [r4, #12]
 80127a0:	f04f 30ff 	mov.w	r0, #4294967295
 80127a4:	e78e      	b.n	80126c4 <__sflush_r+0x1c>
 80127a6:	4407      	add	r7, r0
 80127a8:	eba8 0800 	sub.w	r8, r8, r0
 80127ac:	e7e9      	b.n	8012782 <__sflush_r+0xda>
 80127ae:	bf00      	nop
 80127b0:	20400001 	.word	0x20400001

080127b4 <_fflush_r>:
 80127b4:	b538      	push	{r3, r4, r5, lr}
 80127b6:	690b      	ldr	r3, [r1, #16]
 80127b8:	4605      	mov	r5, r0
 80127ba:	460c      	mov	r4, r1
 80127bc:	b913      	cbnz	r3, 80127c4 <_fflush_r+0x10>
 80127be:	2500      	movs	r5, #0
 80127c0:	4628      	mov	r0, r5
 80127c2:	bd38      	pop	{r3, r4, r5, pc}
 80127c4:	b118      	cbz	r0, 80127ce <_fflush_r+0x1a>
 80127c6:	6983      	ldr	r3, [r0, #24]
 80127c8:	b90b      	cbnz	r3, 80127ce <_fflush_r+0x1a>
 80127ca:	f000 f887 	bl	80128dc <__sinit>
 80127ce:	4b14      	ldr	r3, [pc, #80]	; (8012820 <_fflush_r+0x6c>)
 80127d0:	429c      	cmp	r4, r3
 80127d2:	d11b      	bne.n	801280c <_fflush_r+0x58>
 80127d4:	686c      	ldr	r4, [r5, #4]
 80127d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d0ef      	beq.n	80127be <_fflush_r+0xa>
 80127de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80127e0:	07d0      	lsls	r0, r2, #31
 80127e2:	d404      	bmi.n	80127ee <_fflush_r+0x3a>
 80127e4:	0599      	lsls	r1, r3, #22
 80127e6:	d402      	bmi.n	80127ee <_fflush_r+0x3a>
 80127e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80127ea:	f000 f915 	bl	8012a18 <__retarget_lock_acquire_recursive>
 80127ee:	4628      	mov	r0, r5
 80127f0:	4621      	mov	r1, r4
 80127f2:	f7ff ff59 	bl	80126a8 <__sflush_r>
 80127f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80127f8:	07da      	lsls	r2, r3, #31
 80127fa:	4605      	mov	r5, r0
 80127fc:	d4e0      	bmi.n	80127c0 <_fflush_r+0xc>
 80127fe:	89a3      	ldrh	r3, [r4, #12]
 8012800:	059b      	lsls	r3, r3, #22
 8012802:	d4dd      	bmi.n	80127c0 <_fflush_r+0xc>
 8012804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012806:	f000 f908 	bl	8012a1a <__retarget_lock_release_recursive>
 801280a:	e7d9      	b.n	80127c0 <_fflush_r+0xc>
 801280c:	4b05      	ldr	r3, [pc, #20]	; (8012824 <_fflush_r+0x70>)
 801280e:	429c      	cmp	r4, r3
 8012810:	d101      	bne.n	8012816 <_fflush_r+0x62>
 8012812:	68ac      	ldr	r4, [r5, #8]
 8012814:	e7df      	b.n	80127d6 <_fflush_r+0x22>
 8012816:	4b04      	ldr	r3, [pc, #16]	; (8012828 <_fflush_r+0x74>)
 8012818:	429c      	cmp	r4, r3
 801281a:	bf08      	it	eq
 801281c:	68ec      	ldreq	r4, [r5, #12]
 801281e:	e7da      	b.n	80127d6 <_fflush_r+0x22>
 8012820:	08026764 	.word	0x08026764
 8012824:	08026784 	.word	0x08026784
 8012828:	08026744 	.word	0x08026744

0801282c <std>:
 801282c:	2300      	movs	r3, #0
 801282e:	b510      	push	{r4, lr}
 8012830:	4604      	mov	r4, r0
 8012832:	e9c0 3300 	strd	r3, r3, [r0]
 8012836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801283a:	6083      	str	r3, [r0, #8]
 801283c:	8181      	strh	r1, [r0, #12]
 801283e:	6643      	str	r3, [r0, #100]	; 0x64
 8012840:	81c2      	strh	r2, [r0, #14]
 8012842:	6183      	str	r3, [r0, #24]
 8012844:	4619      	mov	r1, r3
 8012846:	2208      	movs	r2, #8
 8012848:	305c      	adds	r0, #92	; 0x5c
 801284a:	f7fd fb5b 	bl	800ff04 <memset>
 801284e:	4b05      	ldr	r3, [pc, #20]	; (8012864 <std+0x38>)
 8012850:	6263      	str	r3, [r4, #36]	; 0x24
 8012852:	4b05      	ldr	r3, [pc, #20]	; (8012868 <std+0x3c>)
 8012854:	62a3      	str	r3, [r4, #40]	; 0x28
 8012856:	4b05      	ldr	r3, [pc, #20]	; (801286c <std+0x40>)
 8012858:	62e3      	str	r3, [r4, #44]	; 0x2c
 801285a:	4b05      	ldr	r3, [pc, #20]	; (8012870 <std+0x44>)
 801285c:	6224      	str	r4, [r4, #32]
 801285e:	6323      	str	r3, [r4, #48]	; 0x30
 8012860:	bd10      	pop	{r4, pc}
 8012862:	bf00      	nop
 8012864:	08012b81 	.word	0x08012b81
 8012868:	08012ba3 	.word	0x08012ba3
 801286c:	08012bdb 	.word	0x08012bdb
 8012870:	08012bff 	.word	0x08012bff

08012874 <_cleanup_r>:
 8012874:	4901      	ldr	r1, [pc, #4]	; (801287c <_cleanup_r+0x8>)
 8012876:	f000 b8af 	b.w	80129d8 <_fwalk_reent>
 801287a:	bf00      	nop
 801287c:	080127b5 	.word	0x080127b5

08012880 <__sfmoreglue>:
 8012880:	b570      	push	{r4, r5, r6, lr}
 8012882:	2268      	movs	r2, #104	; 0x68
 8012884:	1e4d      	subs	r5, r1, #1
 8012886:	4355      	muls	r5, r2
 8012888:	460e      	mov	r6, r1
 801288a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801288e:	f7ff fa65 	bl	8011d5c <_malloc_r>
 8012892:	4604      	mov	r4, r0
 8012894:	b140      	cbz	r0, 80128a8 <__sfmoreglue+0x28>
 8012896:	2100      	movs	r1, #0
 8012898:	e9c0 1600 	strd	r1, r6, [r0]
 801289c:	300c      	adds	r0, #12
 801289e:	60a0      	str	r0, [r4, #8]
 80128a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80128a4:	f7fd fb2e 	bl	800ff04 <memset>
 80128a8:	4620      	mov	r0, r4
 80128aa:	bd70      	pop	{r4, r5, r6, pc}

080128ac <__sfp_lock_acquire>:
 80128ac:	4801      	ldr	r0, [pc, #4]	; (80128b4 <__sfp_lock_acquire+0x8>)
 80128ae:	f000 b8b3 	b.w	8012a18 <__retarget_lock_acquire_recursive>
 80128b2:	bf00      	nop
 80128b4:	20012429 	.word	0x20012429

080128b8 <__sfp_lock_release>:
 80128b8:	4801      	ldr	r0, [pc, #4]	; (80128c0 <__sfp_lock_release+0x8>)
 80128ba:	f000 b8ae 	b.w	8012a1a <__retarget_lock_release_recursive>
 80128be:	bf00      	nop
 80128c0:	20012429 	.word	0x20012429

080128c4 <__sinit_lock_acquire>:
 80128c4:	4801      	ldr	r0, [pc, #4]	; (80128cc <__sinit_lock_acquire+0x8>)
 80128c6:	f000 b8a7 	b.w	8012a18 <__retarget_lock_acquire_recursive>
 80128ca:	bf00      	nop
 80128cc:	2001242a 	.word	0x2001242a

080128d0 <__sinit_lock_release>:
 80128d0:	4801      	ldr	r0, [pc, #4]	; (80128d8 <__sinit_lock_release+0x8>)
 80128d2:	f000 b8a2 	b.w	8012a1a <__retarget_lock_release_recursive>
 80128d6:	bf00      	nop
 80128d8:	2001242a 	.word	0x2001242a

080128dc <__sinit>:
 80128dc:	b510      	push	{r4, lr}
 80128de:	4604      	mov	r4, r0
 80128e0:	f7ff fff0 	bl	80128c4 <__sinit_lock_acquire>
 80128e4:	69a3      	ldr	r3, [r4, #24]
 80128e6:	b11b      	cbz	r3, 80128f0 <__sinit+0x14>
 80128e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128ec:	f7ff bff0 	b.w	80128d0 <__sinit_lock_release>
 80128f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80128f4:	6523      	str	r3, [r4, #80]	; 0x50
 80128f6:	4b13      	ldr	r3, [pc, #76]	; (8012944 <__sinit+0x68>)
 80128f8:	4a13      	ldr	r2, [pc, #76]	; (8012948 <__sinit+0x6c>)
 80128fa:	681b      	ldr	r3, [r3, #0]
 80128fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80128fe:	42a3      	cmp	r3, r4
 8012900:	bf04      	itt	eq
 8012902:	2301      	moveq	r3, #1
 8012904:	61a3      	streq	r3, [r4, #24]
 8012906:	4620      	mov	r0, r4
 8012908:	f000 f820 	bl	801294c <__sfp>
 801290c:	6060      	str	r0, [r4, #4]
 801290e:	4620      	mov	r0, r4
 8012910:	f000 f81c 	bl	801294c <__sfp>
 8012914:	60a0      	str	r0, [r4, #8]
 8012916:	4620      	mov	r0, r4
 8012918:	f000 f818 	bl	801294c <__sfp>
 801291c:	2200      	movs	r2, #0
 801291e:	60e0      	str	r0, [r4, #12]
 8012920:	2104      	movs	r1, #4
 8012922:	6860      	ldr	r0, [r4, #4]
 8012924:	f7ff ff82 	bl	801282c <std>
 8012928:	68a0      	ldr	r0, [r4, #8]
 801292a:	2201      	movs	r2, #1
 801292c:	2109      	movs	r1, #9
 801292e:	f7ff ff7d 	bl	801282c <std>
 8012932:	68e0      	ldr	r0, [r4, #12]
 8012934:	2202      	movs	r2, #2
 8012936:	2112      	movs	r1, #18
 8012938:	f7ff ff78 	bl	801282c <std>
 801293c:	2301      	movs	r3, #1
 801293e:	61a3      	str	r3, [r4, #24]
 8012940:	e7d2      	b.n	80128e8 <__sinit+0xc>
 8012942:	bf00      	nop
 8012944:	080263c8 	.word	0x080263c8
 8012948:	08012875 	.word	0x08012875

0801294c <__sfp>:
 801294c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801294e:	4607      	mov	r7, r0
 8012950:	f7ff ffac 	bl	80128ac <__sfp_lock_acquire>
 8012954:	4b1e      	ldr	r3, [pc, #120]	; (80129d0 <__sfp+0x84>)
 8012956:	681e      	ldr	r6, [r3, #0]
 8012958:	69b3      	ldr	r3, [r6, #24]
 801295a:	b913      	cbnz	r3, 8012962 <__sfp+0x16>
 801295c:	4630      	mov	r0, r6
 801295e:	f7ff ffbd 	bl	80128dc <__sinit>
 8012962:	3648      	adds	r6, #72	; 0x48
 8012964:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012968:	3b01      	subs	r3, #1
 801296a:	d503      	bpl.n	8012974 <__sfp+0x28>
 801296c:	6833      	ldr	r3, [r6, #0]
 801296e:	b30b      	cbz	r3, 80129b4 <__sfp+0x68>
 8012970:	6836      	ldr	r6, [r6, #0]
 8012972:	e7f7      	b.n	8012964 <__sfp+0x18>
 8012974:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012978:	b9d5      	cbnz	r5, 80129b0 <__sfp+0x64>
 801297a:	4b16      	ldr	r3, [pc, #88]	; (80129d4 <__sfp+0x88>)
 801297c:	60e3      	str	r3, [r4, #12]
 801297e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012982:	6665      	str	r5, [r4, #100]	; 0x64
 8012984:	f000 f847 	bl	8012a16 <__retarget_lock_init_recursive>
 8012988:	f7ff ff96 	bl	80128b8 <__sfp_lock_release>
 801298c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012990:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012994:	6025      	str	r5, [r4, #0]
 8012996:	61a5      	str	r5, [r4, #24]
 8012998:	2208      	movs	r2, #8
 801299a:	4629      	mov	r1, r5
 801299c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80129a0:	f7fd fab0 	bl	800ff04 <memset>
 80129a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80129a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80129ac:	4620      	mov	r0, r4
 80129ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129b0:	3468      	adds	r4, #104	; 0x68
 80129b2:	e7d9      	b.n	8012968 <__sfp+0x1c>
 80129b4:	2104      	movs	r1, #4
 80129b6:	4638      	mov	r0, r7
 80129b8:	f7ff ff62 	bl	8012880 <__sfmoreglue>
 80129bc:	4604      	mov	r4, r0
 80129be:	6030      	str	r0, [r6, #0]
 80129c0:	2800      	cmp	r0, #0
 80129c2:	d1d5      	bne.n	8012970 <__sfp+0x24>
 80129c4:	f7ff ff78 	bl	80128b8 <__sfp_lock_release>
 80129c8:	230c      	movs	r3, #12
 80129ca:	603b      	str	r3, [r7, #0]
 80129cc:	e7ee      	b.n	80129ac <__sfp+0x60>
 80129ce:	bf00      	nop
 80129d0:	080263c8 	.word	0x080263c8
 80129d4:	ffff0001 	.word	0xffff0001

080129d8 <_fwalk_reent>:
 80129d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129dc:	4606      	mov	r6, r0
 80129de:	4688      	mov	r8, r1
 80129e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80129e4:	2700      	movs	r7, #0
 80129e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80129ea:	f1b9 0901 	subs.w	r9, r9, #1
 80129ee:	d505      	bpl.n	80129fc <_fwalk_reent+0x24>
 80129f0:	6824      	ldr	r4, [r4, #0]
 80129f2:	2c00      	cmp	r4, #0
 80129f4:	d1f7      	bne.n	80129e6 <_fwalk_reent+0xe>
 80129f6:	4638      	mov	r0, r7
 80129f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129fc:	89ab      	ldrh	r3, [r5, #12]
 80129fe:	2b01      	cmp	r3, #1
 8012a00:	d907      	bls.n	8012a12 <_fwalk_reent+0x3a>
 8012a02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012a06:	3301      	adds	r3, #1
 8012a08:	d003      	beq.n	8012a12 <_fwalk_reent+0x3a>
 8012a0a:	4629      	mov	r1, r5
 8012a0c:	4630      	mov	r0, r6
 8012a0e:	47c0      	blx	r8
 8012a10:	4307      	orrs	r7, r0
 8012a12:	3568      	adds	r5, #104	; 0x68
 8012a14:	e7e9      	b.n	80129ea <_fwalk_reent+0x12>

08012a16 <__retarget_lock_init_recursive>:
 8012a16:	4770      	bx	lr

08012a18 <__retarget_lock_acquire_recursive>:
 8012a18:	4770      	bx	lr

08012a1a <__retarget_lock_release_recursive>:
 8012a1a:	4770      	bx	lr

08012a1c <__swhatbuf_r>:
 8012a1c:	b570      	push	{r4, r5, r6, lr}
 8012a1e:	460e      	mov	r6, r1
 8012a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a24:	2900      	cmp	r1, #0
 8012a26:	b096      	sub	sp, #88	; 0x58
 8012a28:	4614      	mov	r4, r2
 8012a2a:	461d      	mov	r5, r3
 8012a2c:	da08      	bge.n	8012a40 <__swhatbuf_r+0x24>
 8012a2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012a32:	2200      	movs	r2, #0
 8012a34:	602a      	str	r2, [r5, #0]
 8012a36:	061a      	lsls	r2, r3, #24
 8012a38:	d410      	bmi.n	8012a5c <__swhatbuf_r+0x40>
 8012a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a3e:	e00e      	b.n	8012a5e <__swhatbuf_r+0x42>
 8012a40:	466a      	mov	r2, sp
 8012a42:	f000 f903 	bl	8012c4c <_fstat_r>
 8012a46:	2800      	cmp	r0, #0
 8012a48:	dbf1      	blt.n	8012a2e <__swhatbuf_r+0x12>
 8012a4a:	9a01      	ldr	r2, [sp, #4]
 8012a4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012a50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012a54:	425a      	negs	r2, r3
 8012a56:	415a      	adcs	r2, r3
 8012a58:	602a      	str	r2, [r5, #0]
 8012a5a:	e7ee      	b.n	8012a3a <__swhatbuf_r+0x1e>
 8012a5c:	2340      	movs	r3, #64	; 0x40
 8012a5e:	2000      	movs	r0, #0
 8012a60:	6023      	str	r3, [r4, #0]
 8012a62:	b016      	add	sp, #88	; 0x58
 8012a64:	bd70      	pop	{r4, r5, r6, pc}
	...

08012a68 <__smakebuf_r>:
 8012a68:	898b      	ldrh	r3, [r1, #12]
 8012a6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012a6c:	079d      	lsls	r5, r3, #30
 8012a6e:	4606      	mov	r6, r0
 8012a70:	460c      	mov	r4, r1
 8012a72:	d507      	bpl.n	8012a84 <__smakebuf_r+0x1c>
 8012a74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012a78:	6023      	str	r3, [r4, #0]
 8012a7a:	6123      	str	r3, [r4, #16]
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	6163      	str	r3, [r4, #20]
 8012a80:	b002      	add	sp, #8
 8012a82:	bd70      	pop	{r4, r5, r6, pc}
 8012a84:	ab01      	add	r3, sp, #4
 8012a86:	466a      	mov	r2, sp
 8012a88:	f7ff ffc8 	bl	8012a1c <__swhatbuf_r>
 8012a8c:	9900      	ldr	r1, [sp, #0]
 8012a8e:	4605      	mov	r5, r0
 8012a90:	4630      	mov	r0, r6
 8012a92:	f7ff f963 	bl	8011d5c <_malloc_r>
 8012a96:	b948      	cbnz	r0, 8012aac <__smakebuf_r+0x44>
 8012a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a9c:	059a      	lsls	r2, r3, #22
 8012a9e:	d4ef      	bmi.n	8012a80 <__smakebuf_r+0x18>
 8012aa0:	f023 0303 	bic.w	r3, r3, #3
 8012aa4:	f043 0302 	orr.w	r3, r3, #2
 8012aa8:	81a3      	strh	r3, [r4, #12]
 8012aaa:	e7e3      	b.n	8012a74 <__smakebuf_r+0xc>
 8012aac:	4b0d      	ldr	r3, [pc, #52]	; (8012ae4 <__smakebuf_r+0x7c>)
 8012aae:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ab0:	89a3      	ldrh	r3, [r4, #12]
 8012ab2:	6020      	str	r0, [r4, #0]
 8012ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ab8:	81a3      	strh	r3, [r4, #12]
 8012aba:	9b00      	ldr	r3, [sp, #0]
 8012abc:	6163      	str	r3, [r4, #20]
 8012abe:	9b01      	ldr	r3, [sp, #4]
 8012ac0:	6120      	str	r0, [r4, #16]
 8012ac2:	b15b      	cbz	r3, 8012adc <__smakebuf_r+0x74>
 8012ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012ac8:	4630      	mov	r0, r6
 8012aca:	f000 f8d1 	bl	8012c70 <_isatty_r>
 8012ace:	b128      	cbz	r0, 8012adc <__smakebuf_r+0x74>
 8012ad0:	89a3      	ldrh	r3, [r4, #12]
 8012ad2:	f023 0303 	bic.w	r3, r3, #3
 8012ad6:	f043 0301 	orr.w	r3, r3, #1
 8012ada:	81a3      	strh	r3, [r4, #12]
 8012adc:	89a0      	ldrh	r0, [r4, #12]
 8012ade:	4305      	orrs	r5, r0
 8012ae0:	81a5      	strh	r5, [r4, #12]
 8012ae2:	e7cd      	b.n	8012a80 <__smakebuf_r+0x18>
 8012ae4:	08012875 	.word	0x08012875

08012ae8 <_malloc_usable_size_r>:
 8012ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012aec:	1f18      	subs	r0, r3, #4
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	bfbc      	itt	lt
 8012af2:	580b      	ldrlt	r3, [r1, r0]
 8012af4:	18c0      	addlt	r0, r0, r3
 8012af6:	4770      	bx	lr

08012af8 <_raise_r>:
 8012af8:	291f      	cmp	r1, #31
 8012afa:	b538      	push	{r3, r4, r5, lr}
 8012afc:	4604      	mov	r4, r0
 8012afe:	460d      	mov	r5, r1
 8012b00:	d904      	bls.n	8012b0c <_raise_r+0x14>
 8012b02:	2316      	movs	r3, #22
 8012b04:	6003      	str	r3, [r0, #0]
 8012b06:	f04f 30ff 	mov.w	r0, #4294967295
 8012b0a:	bd38      	pop	{r3, r4, r5, pc}
 8012b0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012b0e:	b112      	cbz	r2, 8012b16 <_raise_r+0x1e>
 8012b10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012b14:	b94b      	cbnz	r3, 8012b2a <_raise_r+0x32>
 8012b16:	4620      	mov	r0, r4
 8012b18:	f000 f830 	bl	8012b7c <_getpid_r>
 8012b1c:	462a      	mov	r2, r5
 8012b1e:	4601      	mov	r1, r0
 8012b20:	4620      	mov	r0, r4
 8012b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b26:	f000 b817 	b.w	8012b58 <_kill_r>
 8012b2a:	2b01      	cmp	r3, #1
 8012b2c:	d00a      	beq.n	8012b44 <_raise_r+0x4c>
 8012b2e:	1c59      	adds	r1, r3, #1
 8012b30:	d103      	bne.n	8012b3a <_raise_r+0x42>
 8012b32:	2316      	movs	r3, #22
 8012b34:	6003      	str	r3, [r0, #0]
 8012b36:	2001      	movs	r0, #1
 8012b38:	e7e7      	b.n	8012b0a <_raise_r+0x12>
 8012b3a:	2400      	movs	r4, #0
 8012b3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012b40:	4628      	mov	r0, r5
 8012b42:	4798      	blx	r3
 8012b44:	2000      	movs	r0, #0
 8012b46:	e7e0      	b.n	8012b0a <_raise_r+0x12>

08012b48 <raise>:
 8012b48:	4b02      	ldr	r3, [pc, #8]	; (8012b54 <raise+0xc>)
 8012b4a:	4601      	mov	r1, r0
 8012b4c:	6818      	ldr	r0, [r3, #0]
 8012b4e:	f7ff bfd3 	b.w	8012af8 <_raise_r>
 8012b52:	bf00      	nop
 8012b54:	20000104 	.word	0x20000104

08012b58 <_kill_r>:
 8012b58:	b538      	push	{r3, r4, r5, lr}
 8012b5a:	4d07      	ldr	r5, [pc, #28]	; (8012b78 <_kill_r+0x20>)
 8012b5c:	2300      	movs	r3, #0
 8012b5e:	4604      	mov	r4, r0
 8012b60:	4608      	mov	r0, r1
 8012b62:	4611      	mov	r1, r2
 8012b64:	602b      	str	r3, [r5, #0]
 8012b66:	f7ef fed1 	bl	800290c <_kill>
 8012b6a:	1c43      	adds	r3, r0, #1
 8012b6c:	d102      	bne.n	8012b74 <_kill_r+0x1c>
 8012b6e:	682b      	ldr	r3, [r5, #0]
 8012b70:	b103      	cbz	r3, 8012b74 <_kill_r+0x1c>
 8012b72:	6023      	str	r3, [r4, #0]
 8012b74:	bd38      	pop	{r3, r4, r5, pc}
 8012b76:	bf00      	nop
 8012b78:	20012424 	.word	0x20012424

08012b7c <_getpid_r>:
 8012b7c:	f7ef bebe 	b.w	80028fc <_getpid>

08012b80 <__sread>:
 8012b80:	b510      	push	{r4, lr}
 8012b82:	460c      	mov	r4, r1
 8012b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b88:	f000 f894 	bl	8012cb4 <_read_r>
 8012b8c:	2800      	cmp	r0, #0
 8012b8e:	bfab      	itete	ge
 8012b90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012b92:	89a3      	ldrhlt	r3, [r4, #12]
 8012b94:	181b      	addge	r3, r3, r0
 8012b96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012b9a:	bfac      	ite	ge
 8012b9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012b9e:	81a3      	strhlt	r3, [r4, #12]
 8012ba0:	bd10      	pop	{r4, pc}

08012ba2 <__swrite>:
 8012ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ba6:	461f      	mov	r7, r3
 8012ba8:	898b      	ldrh	r3, [r1, #12]
 8012baa:	05db      	lsls	r3, r3, #23
 8012bac:	4605      	mov	r5, r0
 8012bae:	460c      	mov	r4, r1
 8012bb0:	4616      	mov	r6, r2
 8012bb2:	d505      	bpl.n	8012bc0 <__swrite+0x1e>
 8012bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bb8:	2302      	movs	r3, #2
 8012bba:	2200      	movs	r2, #0
 8012bbc:	f000 f868 	bl	8012c90 <_lseek_r>
 8012bc0:	89a3      	ldrh	r3, [r4, #12]
 8012bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012bc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012bca:	81a3      	strh	r3, [r4, #12]
 8012bcc:	4632      	mov	r2, r6
 8012bce:	463b      	mov	r3, r7
 8012bd0:	4628      	mov	r0, r5
 8012bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bd6:	f000 b817 	b.w	8012c08 <_write_r>

08012bda <__sseek>:
 8012bda:	b510      	push	{r4, lr}
 8012bdc:	460c      	mov	r4, r1
 8012bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012be2:	f000 f855 	bl	8012c90 <_lseek_r>
 8012be6:	1c43      	adds	r3, r0, #1
 8012be8:	89a3      	ldrh	r3, [r4, #12]
 8012bea:	bf15      	itete	ne
 8012bec:	6560      	strne	r0, [r4, #84]	; 0x54
 8012bee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012bf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012bf6:	81a3      	strheq	r3, [r4, #12]
 8012bf8:	bf18      	it	ne
 8012bfa:	81a3      	strhne	r3, [r4, #12]
 8012bfc:	bd10      	pop	{r4, pc}

08012bfe <__sclose>:
 8012bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c02:	f000 b813 	b.w	8012c2c <_close_r>
	...

08012c08 <_write_r>:
 8012c08:	b538      	push	{r3, r4, r5, lr}
 8012c0a:	4d07      	ldr	r5, [pc, #28]	; (8012c28 <_write_r+0x20>)
 8012c0c:	4604      	mov	r4, r0
 8012c0e:	4608      	mov	r0, r1
 8012c10:	4611      	mov	r1, r2
 8012c12:	2200      	movs	r2, #0
 8012c14:	602a      	str	r2, [r5, #0]
 8012c16:	461a      	mov	r2, r3
 8012c18:	f7ef feaf 	bl	800297a <_write>
 8012c1c:	1c43      	adds	r3, r0, #1
 8012c1e:	d102      	bne.n	8012c26 <_write_r+0x1e>
 8012c20:	682b      	ldr	r3, [r5, #0]
 8012c22:	b103      	cbz	r3, 8012c26 <_write_r+0x1e>
 8012c24:	6023      	str	r3, [r4, #0]
 8012c26:	bd38      	pop	{r3, r4, r5, pc}
 8012c28:	20012424 	.word	0x20012424

08012c2c <_close_r>:
 8012c2c:	b538      	push	{r3, r4, r5, lr}
 8012c2e:	4d06      	ldr	r5, [pc, #24]	; (8012c48 <_close_r+0x1c>)
 8012c30:	2300      	movs	r3, #0
 8012c32:	4604      	mov	r4, r0
 8012c34:	4608      	mov	r0, r1
 8012c36:	602b      	str	r3, [r5, #0]
 8012c38:	f7ef febb 	bl	80029b2 <_close>
 8012c3c:	1c43      	adds	r3, r0, #1
 8012c3e:	d102      	bne.n	8012c46 <_close_r+0x1a>
 8012c40:	682b      	ldr	r3, [r5, #0]
 8012c42:	b103      	cbz	r3, 8012c46 <_close_r+0x1a>
 8012c44:	6023      	str	r3, [r4, #0]
 8012c46:	bd38      	pop	{r3, r4, r5, pc}
 8012c48:	20012424 	.word	0x20012424

08012c4c <_fstat_r>:
 8012c4c:	b538      	push	{r3, r4, r5, lr}
 8012c4e:	4d07      	ldr	r5, [pc, #28]	; (8012c6c <_fstat_r+0x20>)
 8012c50:	2300      	movs	r3, #0
 8012c52:	4604      	mov	r4, r0
 8012c54:	4608      	mov	r0, r1
 8012c56:	4611      	mov	r1, r2
 8012c58:	602b      	str	r3, [r5, #0]
 8012c5a:	f7ef feb6 	bl	80029ca <_fstat>
 8012c5e:	1c43      	adds	r3, r0, #1
 8012c60:	d102      	bne.n	8012c68 <_fstat_r+0x1c>
 8012c62:	682b      	ldr	r3, [r5, #0]
 8012c64:	b103      	cbz	r3, 8012c68 <_fstat_r+0x1c>
 8012c66:	6023      	str	r3, [r4, #0]
 8012c68:	bd38      	pop	{r3, r4, r5, pc}
 8012c6a:	bf00      	nop
 8012c6c:	20012424 	.word	0x20012424

08012c70 <_isatty_r>:
 8012c70:	b538      	push	{r3, r4, r5, lr}
 8012c72:	4d06      	ldr	r5, [pc, #24]	; (8012c8c <_isatty_r+0x1c>)
 8012c74:	2300      	movs	r3, #0
 8012c76:	4604      	mov	r4, r0
 8012c78:	4608      	mov	r0, r1
 8012c7a:	602b      	str	r3, [r5, #0]
 8012c7c:	f7ef feb5 	bl	80029ea <_isatty>
 8012c80:	1c43      	adds	r3, r0, #1
 8012c82:	d102      	bne.n	8012c8a <_isatty_r+0x1a>
 8012c84:	682b      	ldr	r3, [r5, #0]
 8012c86:	b103      	cbz	r3, 8012c8a <_isatty_r+0x1a>
 8012c88:	6023      	str	r3, [r4, #0]
 8012c8a:	bd38      	pop	{r3, r4, r5, pc}
 8012c8c:	20012424 	.word	0x20012424

08012c90 <_lseek_r>:
 8012c90:	b538      	push	{r3, r4, r5, lr}
 8012c92:	4d07      	ldr	r5, [pc, #28]	; (8012cb0 <_lseek_r+0x20>)
 8012c94:	4604      	mov	r4, r0
 8012c96:	4608      	mov	r0, r1
 8012c98:	4611      	mov	r1, r2
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	602a      	str	r2, [r5, #0]
 8012c9e:	461a      	mov	r2, r3
 8012ca0:	f7ef feae 	bl	8002a00 <_lseek>
 8012ca4:	1c43      	adds	r3, r0, #1
 8012ca6:	d102      	bne.n	8012cae <_lseek_r+0x1e>
 8012ca8:	682b      	ldr	r3, [r5, #0]
 8012caa:	b103      	cbz	r3, 8012cae <_lseek_r+0x1e>
 8012cac:	6023      	str	r3, [r4, #0]
 8012cae:	bd38      	pop	{r3, r4, r5, pc}
 8012cb0:	20012424 	.word	0x20012424

08012cb4 <_read_r>:
 8012cb4:	b538      	push	{r3, r4, r5, lr}
 8012cb6:	4d07      	ldr	r5, [pc, #28]	; (8012cd4 <_read_r+0x20>)
 8012cb8:	4604      	mov	r4, r0
 8012cba:	4608      	mov	r0, r1
 8012cbc:	4611      	mov	r1, r2
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	602a      	str	r2, [r5, #0]
 8012cc2:	461a      	mov	r2, r3
 8012cc4:	f7ef fe3c 	bl	8002940 <_read>
 8012cc8:	1c43      	adds	r3, r0, #1
 8012cca:	d102      	bne.n	8012cd2 <_read_r+0x1e>
 8012ccc:	682b      	ldr	r3, [r5, #0]
 8012cce:	b103      	cbz	r3, 8012cd2 <_read_r+0x1e>
 8012cd0:	6023      	str	r3, [r4, #0]
 8012cd2:	bd38      	pop	{r3, r4, r5, pc}
 8012cd4:	20012424 	.word	0x20012424

08012cd8 <_init>:
 8012cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cda:	bf00      	nop
 8012cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cde:	bc08      	pop	{r3}
 8012ce0:	469e      	mov	lr, r3
 8012ce2:	4770      	bx	lr

08012ce4 <_fini>:
 8012ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ce6:	bf00      	nop
 8012ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cea:	bc08      	pop	{r3}
 8012cec:	469e      	mov	lr, r3
 8012cee:	4770      	bx	lr
