Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 23:13:19 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1448)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1935)
5. checking no_input_delay (27)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1448)
---------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 714 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 714 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1935)
---------------------------------------------------
 There are 1935 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.824        0.000                      0                 1469        0.098        0.000                      0                 1469        4.500        0.000                       0                   624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.824        0.000                      0                 1469        0.098        0.000                      0                 1469        4.500        0.000                       0                   624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 4.824ns (53.959%)  route 4.116ns (46.041%))
  Logic Levels:           4  (DSP48E1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.981    12.755    rand_auto/rand_gen/rand_gen/P[0]
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    12.879    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_3__0_n_0
    SLICE_X7Y65          MUXF7 (Prop_muxf7_I1_O)      0.217    13.096 r  rand_auto/rand_gen/rand_gen/M_randint1_q_reg[0]_i_1/O
                         net (fo=2, routed)           0.976    14.072    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X6Y66          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.500    14.904    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.231    14.896    rand_auto/rand_gen/M_randint1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.824ns (54.644%)  route 4.004ns (45.356%))
  Logic Levels:           4  (DSP48E1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.981    12.755    rand_auto/rand_gen/rand_gen/P[0]
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    12.879    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_3__0_n_0
    SLICE_X7Y65          MUXF7 (Prop_muxf7_I1_O)      0.217    13.096 r  rand_auto/rand_gen/rand_gen/M_randint1_q_reg[0]_i_1/O
                         net (fo=2, routed)           0.864    13.960    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X6Y69          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.496    14.900    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y69          FDRE (Setup_fdre_C_D)       -0.220    14.903    rand_auto/rand_gen/M_randint_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 4.731ns (53.945%)  route 4.039ns (46.055%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.747    12.521    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124    12.645 f  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_3__0/O
                         net (fo=1, routed)           0.263    12.908    rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_3__0_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.124    13.032 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1__0/O
                         net (fo=2, routed)           0.870    13.902    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X9Y66          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.433    14.837    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.105    14.969    rand_auto/rand_gen/M_randint1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 4.731ns (54.684%)  route 3.920ns (45.315%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.919    12.692    rand_auto/rand_gen/alu/adder/s0_n_102
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_3__0/O
                         net (fo=1, routed)           0.302    13.118    rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_3__0_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.124    13.242 r  rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_2__0/O
                         net (fo=2, routed)           0.541    13.783    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X6Y70          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.496    14.900    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)       -0.031    15.092    rand_auto/rand_gen/M_randint_temp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 4.821ns (57.772%)  route 3.524ns (42.228%))
  Logic Levels:           4  (DSP48E1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[1]
                         net (fo=1, routed)           0.492    12.266    rand_auto/rand_gen/rand_gen/P[1]
    SLICE_X10Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.390 r  rand_auto/rand_gen/rand_gen/M_randint1_q[1]_i_3__0/O
                         net (fo=1, routed)           0.000    12.390    rand_auto/rand_gen/rand_gen/M_randint1_q[1]_i_3__0_n_0
    SLICE_X10Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    12.604 r  rand_auto/rand_gen/rand_gen/M_randint1_q_reg[1]_i_1/O
                         net (fo=2, routed)           0.873    13.477    rand_auto/rand_gen/M_randint1_d[1]
    SLICE_X9Y65          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.434    14.838    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.276    14.799    rand_auto/rand_gen/M_randint1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 4.731ns (55.281%)  route 3.827ns (44.719%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.747    12.521    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124    12.645 f  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_3__0/O
                         net (fo=1, routed)           0.263    12.908    rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_3__0_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.124    13.032 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1__0/O
                         net (fo=2, routed)           0.658    13.690    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X8Y66          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.433    14.837    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)       -0.026    15.048    rand_auto/rand_gen/M_randint_temp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 4.731ns (55.906%)  route 3.731ns (44.094%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.919    12.692    rand_auto/rand_gen/alu/adder/s0_n_102
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_3__0/O
                         net (fo=1, routed)           0.302    13.118    rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_3__0_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.124    13.242 r  rand_auto/rand_gen/alu/adder/M_randint1_q[3]_i_2__0/O
                         net (fo=2, routed)           0.352    13.594    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X5Y71          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.495    14.899    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X5Y71          FDRE (Setup_fdre_C_D)       -0.043    15.079    rand_auto/rand_gen/M_randint1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 4.821ns (59.490%)  route 3.283ns (40.510%))
  Logic Levels:           4  (DSP48E1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[1]
                         net (fo=1, routed)           0.492    12.266    rand_auto/rand_gen/rand_gen/P[1]
    SLICE_X10Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.390 r  rand_auto/rand_gen/rand_gen/M_randint1_q[1]_i_3__0/O
                         net (fo=1, routed)           0.000    12.390    rand_auto/rand_gen/rand_gen/M_randint1_q[1]_i_3__0_n_0
    SLICE_X10Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    12.604 r  rand_auto/rand_gen/rand_gen/M_randint1_q_reg[1]_i_1/O
                         net (fo=2, routed)           0.632    13.236    rand_auto/rand_gen/M_randint1_d[1]
    SLICE_X8Y65          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.434    14.838    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y65          FDRE (Setup_fdre_C_D)       -0.204    14.871    rand_auto/rand_gen/M_randint_temp_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 4.731ns (56.940%)  route 3.578ns (43.060%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.985    12.759    rand_auto/rand_gen/rand_gen/P[8]
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    12.883 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_2__0/O
                         net (fo=1, routed)           0.434    13.317    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_2__0_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.441 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.441    rand_auto/rand_gen/M_alu_out[9]
    SLICE_X9Y72          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.426    14.830    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/C
                         clock pessimism              0.272    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.031    15.098    rand_auto/rand_gen/M_randint_temp_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 4.731ns (57.012%)  route 3.567ns (42.988%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.548     5.132    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y67          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDSE (Prop_fdse_C_Q)         0.518     5.650 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=46, routed)          1.356     7.006    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2][0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  rand_auto/rand_gen/rand_gen/s0_i_14__3/O
                         net (fo=1, routed)           0.802     7.933    rand_auto/rand_gen/alu/adder/A[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    11.774 r  rand_auto/rand_gen/alu/adder/s0/P[6]
                         net (fo=1, routed)           0.767    12.541    rand_auto/rand_gen/rand_gen/P[5]
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.665 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_2__0/O
                         net (fo=1, routed)           0.641    13.306    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_2__0_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.430 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.430    rand_auto/rand_gen/M_alu_out[6]
    SLICE_X6Y68          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.497    14.901    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[6]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.077    15.201    rand_auto/rand_gen/M_randint_temp_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.797    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.007    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.563     1.507    game/buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.797    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.006    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__4_n_7
    SLICE_X34Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.829     2.019    game/buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.983    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X31Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.797    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.020    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 manual/FSM_onehot_M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.862%)  route 0.267ns (56.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.594     1.538    manual/clk_IBUF_BUFG
    SLICE_X2Y50          FDSE                                         r  manual/FSM_onehot_M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDSE (Prop_fdse_C_Q)         0.164     1.702 r  manual/FSM_onehot_M_input_controller_q_reg[0]/Q
                         net (fo=32, routed)          0.267     1.969    manual/M_a_mem_d
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  manual/FSM_onehot_M_input_controller_q[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     2.014    manual/FSM_onehot_M_input_controller_q[1]_rep__5_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.867     2.057    manual/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]_rep__5/C
                         clock pessimism             -0.246     1.811    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.903    manual/FSM_onehot_M_input_controller_q_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.563     1.507    game/buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.797    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.019    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__4_n_5
    SLICE_X34Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.829     2.019    game/buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.994    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X31Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 manual/FSM_onehot_M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/FSM_onehot_M_input_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.587%)  route 0.270ns (56.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.594     1.538    manual/clk_IBUF_BUFG
    SLICE_X2Y50          FDSE                                         r  manual/FSM_onehot_M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDSE (Prop_fdse_C_Q)         0.164     1.702 r  manual/FSM_onehot_M_input_controller_q_reg[0]/Q
                         net (fo=32, routed)          0.270     1.972    manual/M_a_mem_d
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.045     2.017 r  manual/FSM_onehot_M_input_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    manual/FSM_onehot_M_input_controller_q[1]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.867     2.057    manual/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  manual/FSM_onehot_M_input_controller_q_reg[1]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.903    manual/FSM_onehot_M_input_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.781    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.942    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.996    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X32Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.508    game/buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.781    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.942    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.007    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X32Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.830     2.020    game/buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    rand_auto/rand_gen/rand_gen/M_w_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74    rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76    rand_auto/rand_gen/rand_gen/M_w_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76    rand_auto/rand_gen/rand_gen/M_x_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   FSM_sequential_M_mode_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75    rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73    rand_auto/rand_gen/rand_gen/M_w_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    rand_auto/rand_gen/rand_gen/M_w_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    rand_auto/rand_gen/rand_gen/M_w_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    rand_auto/rand_gen/rand_gen/M_w_q_reg[29]/C



