

================================================================
== Synthesis Summary Report of 'cluster_top_function'
================================================================
+ General Information: 
    * Date:           Wed Jul 10 20:48:51 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        Edgedetect_cluster
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+
    |                               Modules                              | Issue|      | Latency  |  Latency  | Iteration|          |  Trip  |          |         |          |             |              |     |
    |                               & Loops                              | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count | Pipelined|  BRAM   |    DSP   |      FF     |      LUT     | URAM|
    +--------------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+
    |+ cluster_top_function                                              |     -|  0.00|  18005295|  1.201e+08|         -|  18005296|       -|        no|  60 (3%)|   29 (1%)|  93251 (17%)|  159639 (58%)|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_10_2     |     -|  0.00|    921709|  6.148e+06|         -|    921709|       -|        no|  2 (~0%)|  14 (~0%)|   5357 (~0%)|    10869 (3%)|    -|
    |  o VITIS_LOOP_7_1_VITIS_LOOP_10_2                                  |    II|  4.87|    921707|  6.148e+06|       111|         3|  307200|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_40_2    |     -|  0.00|        83|    553.610|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_38_1_VITIS_LOOP_40_2                                 |     -|  4.87|        81|    540.270|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_49_3_VITIS_LOOP_51_4    |     -|  0.00|   5489522|  3.662e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13395 (2%)|   44273 (16%)|    -|
    |  o VITIS_LOOP_49_3_VITIS_LOOP_51_4                                 |    II|  4.87|   5489520|  3.662e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2    |     -|  0.00|        83|    553.610|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_81_1_VITIS_LOOP_83_2                                 |     -|  4.87|        81|    540.270|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_92_3_VITIS_LOOP_94_4    |     -|  0.00|   5489522|  3.662e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13395 (2%)|   44273 (16%)|    -|
    |  o VITIS_LOOP_92_3_VITIS_LOOP_94_4                                 |    II|  4.87|   5489520|  3.662e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_126_2  |     -|  0.00|        83|    553.610|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_124_1_VITIS_LOOP_126_2                               |     -|  4.87|        81|    540.270|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_135_3_VITIS_LOOP_137_4  |     -|  0.00|   5489522|  3.662e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13395 (2%)|   44273 (16%)|    -|
    |  o VITIS_LOOP_135_3_VITIS_LOOP_137_4                               |    II|  4.87|   5489520|  3.662e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + cluster_top_function_Pipeline_VITIS_LOOP_159_1_VITIS_LOOP_161_2  |     -|  0.00|    614475|  4.099e+06|         -|    614475|       -|        no|        -|         -|   41528 (7%)|     3075 (1%)|    -|
    |  o VITIS_LOOP_159_1_VITIS_LOOP_161_2                               |    II|  4.87|    614473|  4.099e+06|        76|         2|  307200|       yes|        -|         -|            -|             -|    -|
    +--------------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 512   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | image_rgb_1  | 0x10   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_rgb_2  | 0x14   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_gray_1 | 0x1c   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | image_gray_2 | 0x20   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | temp_buf_1   | 0x28   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | temp_buf_2   | 0x2c   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | filter_1     | 0x34   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | filter_2     | 0x38   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | output_r_1   | 0x40   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2   | 0x44   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------------+
| Argument   | Direction | Datatype       |
+------------+-----------+----------------+
| image_rgb  | inout     | unsigned char* |
| image_gray | inout     | unsigned char* |
| temp_buf   | inout     | unsigned char* |
| filter     | inout     | unsigned char* |
| output     | inout     | unsigned char* |
+------------+-----------+----------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| image_rgb  | m_axi_gmem    | interface |          | channel=0                              |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_1 offset=0x10 range=32  |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_2 offset=0x14 range=32  |
| image_gray | m_axi_gmem    | interface |          | channel=0                              |
| image_gray | s_axi_control | register  | offset   | name=image_gray_1 offset=0x1c range=32 |
| image_gray | s_axi_control | register  | offset   | name=image_gray_2 offset=0x20 range=32 |
| temp_buf   | m_axi_gmem    | interface |          | channel=0                              |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_1 offset=0x28 range=32   |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_2 offset=0x2c range=32   |
| filter     | m_axi_gmem    | interface |          | channel=0                              |
| filter     | s_axi_control | register  | offset   | name=filter_1 offset=0x34 range=32     |
| filter     | s_axi_control | register  | offset   | name=filter_2 offset=0x38 range=32     |
| output     | m_axi_gmem    | interface |          | channel=0                              |
| output     | s_axi_control | register  | offset   | name=output_r_1 offset=0x40 range=32   |
| output     | s_axi_control | register  | offset   | name=output_r_2 offset=0x44 range=32   |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 4800   | 512   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+------------+---------------------------+-----------+--------------+--------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable   | Access Location           | Direction | Burst Status | Length | Loop             | Loop Location             | Resolution | Problem                                                                                |
+--------------+------------+---------------------------+-----------+--------------+--------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_gmem   | image_rgb  | src/edgedetect.cpp:12:31  | read      | Inferred     | 921600 | VITIS_LOOP_7_1   | src/edgedetect.cpp:7:21   |            |                                                                                        |
| m_axi_gmem   | image_rgb  | src/edgedetect.cpp:13:31  | read      | Inferred     | 921600 | VITIS_LOOP_7_1   | src/edgedetect.cpp:7:21   |            |                                                                                        |
| m_axi_gmem   | image_rgb  | src/edgedetect.cpp:14:31  | read      | Inferred     | 921600 | VITIS_LOOP_7_1   | src/edgedetect.cpp:7:21   |            |                                                                                        |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:18:39  | write     | Widened      | 4800   | VITIS_LOOP_10_2  | src/edgedetect.cpp:10:26  |            |                                                                                        |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:18:39  | write     | Inferred     | 307200 | VITIS_LOOP_7_1   | src/edgedetect.cpp:7:21   |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:42:34  | read      | Widen Fail   |        | VITIS_LOOP_40_2  | src/edgedetect.cpp:40:26  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:42:34  | read      | Widen Fail   |        | VITIS_LOOP_40_2  | src/edgedetect.cpp:40:26  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:42:34  | read      | Inferred     | 9      | VITIS_LOOP_38_1  | src/edgedetect.cpp:38:22  |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:58:67  | read      | Widen Fail   |        | VITIS_LOOP_56_6  | src/edgedetect.cpp:56:34  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:58:67  | read      | Widen Fail   |        | VITIS_LOOP_56_6  | src/edgedetect.cpp:56:34  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:58:28  | read      | Widen Fail   |        | VITIS_LOOP_56_6  | src/edgedetect.cpp:56:34  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | src/edgedetect.cpp:58:67  | read      | Fail         |        | VITIS_LOOP_51_4  | src/edgedetect.cpp:51:26  | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:58:28  | read      | Fail         |        | VITIS_LOOP_54_5  | src/edgedetect.cpp:54:30  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:58:67  | read      | Inferred     | 9      | VITIS_LOOP_54_5  | src/edgedetect.cpp:54:30  |            |                                                                                        |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:58:28  | read      | Inferred     | 3      | VITIS_LOOP_56_6  | src/edgedetect.cpp:56:34  |            |                                                                                        |
| m_axi_gmem   | output     | src/edgedetect.cpp:61:67  | write     | Widen Fail   |        | VITIS_LOOP_51_4  | src/edgedetect.cpp:51:26  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | output     | src/edgedetect.cpp:61:67  | write     | Fail         |        | VITIS_LOOP_49_3  | src/edgedetect.cpp:49:22  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | output     | src/edgedetect.cpp:61:67  | write     | Inferred     | 638    | VITIS_LOOP_51_4  | src/edgedetect.cpp:51:26  |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:85:34  | read      | Widen Fail   |        | VITIS_LOOP_83_2  | src/edgedetect.cpp:83:26  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:85:34  | read      | Widen Fail   |        | VITIS_LOOP_83_2  | src/edgedetect.cpp:83:26  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:85:34  | read      | Inferred     | 9      | VITIS_LOOP_81_1  | src/edgedetect.cpp:81:22  |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:101:67 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | src/edgedetect.cpp:99:34  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:101:67 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | src/edgedetect.cpp:99:34  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | src/edgedetect.cpp:101:28 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | src/edgedetect.cpp:99:34  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | src/edgedetect.cpp:101:67 | read      | Fail         |        | VITIS_LOOP_94_4  | src/edgedetect.cpp:94:26  | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | src/edgedetect.cpp:101:28 | read      | Fail         |        | VITIS_LOOP_97_5  | src/edgedetect.cpp:97:30  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:101:67 | read      | Inferred     | 9      | VITIS_LOOP_97_5  | src/edgedetect.cpp:97:30  |            |                                                                                        |
| m_axi_gmem   | output     | src/edgedetect.cpp:101:28 | read      | Inferred     | 3      | VITIS_LOOP_99_6  | src/edgedetect.cpp:99:34  |            |                                                                                        |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:104:67 | write     | Widen Fail   |        | VITIS_LOOP_94_4  | src/edgedetect.cpp:94:26  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:104:67 | write     | Fail         |        | VITIS_LOOP_92_3  | src/edgedetect.cpp:92:22  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:104:67 | write     | Inferred     | 638    | VITIS_LOOP_94_4  | src/edgedetect.cpp:94:26  |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:128:34 | read      | Widen Fail   |        | VITIS_LOOP_126_2 | src/edgedetect.cpp:126:27 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:128:34 | read      | Widen Fail   |        | VITIS_LOOP_126_2 | src/edgedetect.cpp:126:27 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:128:34 | read      | Inferred     | 9      | VITIS_LOOP_124_1 | src/edgedetect.cpp:124:23 |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:144:67 | read      | Widen Fail   |        | VITIS_LOOP_142_6 | src/edgedetect.cpp:142:35 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:144:67 | read      | Widen Fail   |        | VITIS_LOOP_142_6 | src/edgedetect.cpp:142:35 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | src/edgedetect.cpp:144:28 | read      | Widen Fail   |        | VITIS_LOOP_142_6 | src/edgedetect.cpp:142:35 | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | src/edgedetect.cpp:144:67 | read      | Fail         |        | VITIS_LOOP_137_4 | src/edgedetect.cpp:137:27 | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | src/edgedetect.cpp:144:28 | read      | Fail         |        | VITIS_LOOP_140_5 | src/edgedetect.cpp:140:31 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | src/edgedetect.cpp:144:67 | read      | Inferred     | 9      | VITIS_LOOP_140_5 | src/edgedetect.cpp:140:31 |            |                                                                                        |
| m_axi_gmem   | output     | src/edgedetect.cpp:144:28 | read      | Inferred     | 3      | VITIS_LOOP_142_6 | src/edgedetect.cpp:142:35 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | src/edgedetect.cpp:147:67 | write     | Widen Fail   |        | VITIS_LOOP_137_4 | src/edgedetect.cpp:137:27 | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | temp_buf   | src/edgedetect.cpp:147:67 | write     | Fail         |        | VITIS_LOOP_135_3 | src/edgedetect.cpp:135:23 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | temp_buf   | src/edgedetect.cpp:147:67 | write     | Inferred     | 638    | VITIS_LOOP_137_4 | src/edgedetect.cpp:137:27 |            |                                                                                        |
| m_axi_gmem   |            | src/edgedetect.cpp:159:23 | read      | Fail         |        |                  |                           | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region. |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:164:14 | read      | Widened      | 4800   | VITIS_LOOP_161_2 | src/edgedetect.cpp:161:27 |            |                                                                                        |
| m_axi_gmem   | image_gray | src/edgedetect.cpp:164:14 | read      | Inferred     | 307200 | VITIS_LOOP_159_1 | src/edgedetect.cpp:159:23 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | src/edgedetect.cpp:165:25 | read      | Widened      | 4800   | VITIS_LOOP_161_2 | src/edgedetect.cpp:161:27 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | src/edgedetect.cpp:165:25 | read      | Inferred     | 307200 | VITIS_LOOP_159_1 | src/edgedetect.cpp:159:23 |            |                                                                                        |
| m_axi_gmem   | output     | src/edgedetect.cpp:167:33 | write     | Widened      | 4800   | VITIS_LOOP_161_2 | src/edgedetect.cpp:161:27 |            |                                                                                        |
| m_axi_gmem   | output     | src/edgedetect.cpp:167:33 | write     | Inferred     | 307200 | VITIS_LOOP_159_1 | src/edgedetect.cpp:159:23 |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:174:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:174:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:175:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:175:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:176:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:176:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:177:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:177:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:178:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:178:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:179:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:179:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:180:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:180:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:181:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:181:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:182:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:182:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:187:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:187:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:188:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:188:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:189:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:189:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:190:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:190:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:191:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:191:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:192:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:192:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:193:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:193:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:194:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:194:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:195:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:195:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:200:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:200:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:201:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:201:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:202:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:202:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:203:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:203:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:204:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:204:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:205:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:205:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:206:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:206:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:207:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:207:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
| m_axi_gmem   | filter     | src/edgedetect.cpp:208:15 | write     | Widen Fail   |        |                  |                           | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | src/edgedetect.cpp:208:15 | write     | Inferred     | 9      |                  |                           |            |                                                                                        |
+--------------+------------+---------------------------+-----------+--------------+--------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+
| Name                                                               | DSP | Pragma | Variable                     | Op        | Impl      | Latency |
+--------------------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+
| + cluster_top_function                                             | 29  |        |                              |           |           |         |
|   icmp_ln46_fu_408_p2                                              |     |        | icmp_ln46                    | seteq     | auto      | 0       |
|   empty_52_fu_423_p2                                               |     |        | empty_52                     | add       | fabric    | 0       |
|   empty_54_fu_452_p2                                               |     |        | empty_54                     | add       | fabric    | 0       |
|   empty_56_fu_481_p2                                               |     |        | empty_56                     | add       | fabric    | 0       |
|   empty_58_fu_510_p2                                               |     |        | empty_58                     | add       | fabric    | 0       |
|   empty_60_fu_539_p2                                               |     |        | empty_60                     | add       | fabric    | 0       |
|   empty_62_fu_568_p2                                               |     |        | empty_62                     | add       | fabric    | 0       |
|   empty_64_fu_597_p2                                               |     |        | empty_64                     | add       | fabric    | 0       |
|   empty_66_fu_626_p2                                               |     |        | empty_66                     | add       | fabric    | 0       |
|   icmp_ln89_fu_659_p2                                              |     |        | icmp_ln89                    | seteq     | auto      | 0       |
|   icmp_ln132_fu_670_p2                                             |     |        | icmp_ln132                   | seteq     | auto      | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_10_2    | 14  |        |                              |           |           |         |
|    icmp_ln7_fu_325_p2                                              |     |        | icmp_ln7                     | seteq     | auto      | 0       |
|    add_ln7_fu_331_p2                                               |     |        | add_ln7                      | add       | fabric    | 0       |
|    icmp_ln10_fu_346_p2                                             |     |        | icmp_ln10                    | seteq     | auto      | 0       |
|    select_ln7_fu_352_p3                                            |     |        | select_ln7                   | select    | auto_sel  | 0       |
|    select_ln7_1_fu_360_p3                                          |     |        | select_ln7_1                 | select    | auto_sel  | 0       |
|    select_ln7_2_fu_991_p3                                          |     |        | select_ln7_2                 | select    | auto_sel  | 0       |
|    add_ln7_1_fu_368_p2                                             |     |        | add_ln7_1                    | add       | fabric    | 0       |
|    select_ln7_3_fu_374_p3                                          |     |        | select_ln7_3                 | select    | auto_sel  | 0       |
|    empty_fu_402_p2                                                 |     |        | empty                        | sub       | fabric    | 0       |
|    add_ln12_fu_440_p2                                              |     |        | add_ln12                     | add       | fabric    | 0       |
|    add_ln12_1_fu_445_p2                                            |     |        | add_ln12_1                   | add       | fabric    | 0       |
|    lshr_ln12_fu_604_p2                                             |     |        | lshr_ln12                    | lshr      | auto_pipe | 0       |
|    add_ln12_2_fu_535_p2                                            |     |        | add_ln12_2                   | add       | fabric    | 0       |
|    lshr_ln12_1_fu_624_p2                                           |     |        | lshr_ln12_1                  | lshr      | auto_pipe | 0       |
|    add_ln12_3_fu_554_p2                                            |     |        | add_ln12_3                   | add       | fabric    | 0       |
|    lshr_ln12_2_fu_648_p2                                           |     |        | lshr_ln12_2                  | lshr      | auto_pipe | 0       |
|    add_ln15_fu_465_p2                                              |     |        | add_ln15                     | add       | fabric    | 0       |
|    sitodp_32ns_64_5_no_dsp_1_U5                                    |     |        | conv19_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                                | 11  |        | mul20_i                      | dmul      | maxdsp    | 6       |
|    sitodp_32ns_64_5_no_dsp_1_U5                                    |     |        | conv22_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                                | 11  |        | mul23_i                      | dmul      | maxdsp    | 6       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U3                               | 3   |        | add24_i                      | dadd      | fulldsp   | 7       |
|    sitodp_32ns_64_5_no_dsp_1_U5                                    |     |        | conv26_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                                | 11  |        | mul27_i                      | dmul      | maxdsp    | 6       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U3                               | 3   |        | add28_i                      | dadd      | fulldsp   | 7       |
|    fptrunc_64ns_32_2_no_dsp_1_U1                                   |     |        | gray                         | fptrunc   | auto      | 1       |
|    fpext_32ns_64_2_no_dsp_1_U2                                     |     |        | dc                           | fpext     | auto      | 1       |
|    icmp_ln18_1_fu_710_p2                                           |     |        | icmp_ln18_1                  | setlt     | auto      | 0       |
|    icmp_ln24_fu_715_p2                                             |     |        | icmp_ln24                    | setgt     | auto      | 0       |
|    add_ln36_fu_742_p2                                              |     |        | add_ln36                     | add       | fabric    | 0       |
|    xs_sign_2_fu_770_p2                                             |     |        | xs_sign_2                    | and       | auto      | 0       |
|    xs_exp_2_fu_775_p3                                              |     |        | xs_exp_2                     | select    | auto_sel  | 0       |
|    xs_sig_2_fu_781_p3                                              |     |        | xs_sig_2                     | select    | auto_sel  | 0       |
|    xor_ln39_fu_787_p2                                              |     |        | xor_ln39                     | xor       | auto      | 0       |
|    xs_sig_3_fu_793_p2                                              |     |        | xs_sig_3                     | and       | auto      | 0       |
|    xor_ln18_fu_813_p2                                              |     |        | xor_ln18                     | xor       | auto      | 0       |
|    and_ln24_fu_819_p2                                              |     |        | and_ln24                     | and       | auto      | 0       |
|    or_ln24_fu_825_p2                                               |     |        | or_ln24                      | or        | auto      | 0       |
|    xor_ln24_fu_831_p2                                              |     |        | xor_ln24                     | xor       | auto      | 0       |
|    icmp_ln19_fu_837_p2                                             |     |        | icmp_ln19                    | setne     | auto      | 0       |
|    icmp_ln19_1_fu_842_p2                                           |     |        | icmp_ln19_1                  | setne     | auto      | 0       |
|    or_ln19_fu_847_p2                                               |     |        | or_ln19                      | or        | auto      | 0       |
|    and_ln19_fu_853_p2                                              |     |        | and_ln19                     | and       | auto      | 0       |
|    and_ln19_1_fu_858_p2                                            |     |        | and_ln19_1                   | and       | auto      | 0       |
|    sparsemux_9_3_64_1_1_U6                                         |     |        | dc_1                         | sparsemux | auto      | 0       |
|    add_ln486_fu_932_p2                                             |     |        | add_ln486                    | add       | fabric    | 0       |
|    sub_ln71_fu_946_p2                                              |     |        | sub_ln71                     | sub       | fabric    | 0       |
|    select_ln71_fu_956_p3                                           |     |        | select_ln71                  | select    | auto_sel  | 0       |
|    lshr_ln71_fu_972_p2                                             |     |        | lshr_ln71                    | lshr      | auto_pipe | 0       |
|    shl_ln71_fu_998_p2                                              |     |        | shl_ln71                     | shl       | auto_pipe | 0       |
|    icmp_ln18_fu_471_p2                                             |     |        | icmp_ln18                    | seteq     | auto      | 0       |
|    select_ln71_1_fu_1012_p3                                        |     |        | select_ln71_1                | select    | auto_sel  | 0       |
|    add_ln10_fu_477_p2                                              |     |        | add_ln10                     | add       | fabric    | 0       |
|    select_ln18_fu_1044_p3                                          |     |        | select_ln18                  | select    | auto_sel  | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_40_2   | 0   |        |                              |           |           |         |
|    icmp_ln38_fu_140_p2                                             |     |        | icmp_ln38                    | seteq     | auto      | 0       |
|    add_ln38_fu_146_p2                                              |     |        | add_ln38                     | add       | fabric    | 0       |
|    icmp_ln40_fu_158_p2                                             |     |        | icmp_ln40                    | seteq     | auto      | 0       |
|    select_ln28_fu_164_p3                                           |     |        | select_ln28                  | select    | auto_sel  | 0       |
|    add_ln38_1_fu_172_p2                                            |     |        | add_ln38_1                   | add       | fabric    | 0       |
|    select_ln38_fu_178_p3                                           |     |        | select_ln38                  | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                                 |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln42_fu_283_p2                                             |     |        | lshr_ln42                    | lshr      | auto_pipe | 0       |
|    neg_fu_292_p2                                                   |     |        | neg                          | sub       | fabric    | 0       |
|    abscond_fu_298_p2                                               |     |        | abscond                      | setne     | auto      | 0       |
|    abs_fu_304_p3                                                   |     |        | abs                          | select    | auto_sel  | 0       |
|    normal_factor_fu_316_p2                                         |     |        | normal_factor                | add       | fabric    | 0       |
|    add_ln40_fu_238_p2                                              |     |        | add_ln40                     | add       | fabric    | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_49_3_VITIS_LOOP_51_4   | 5   |        |                              |           |           |         |
|    icmp_ln49_fu_607_p2                                             |     |        | icmp_ln49                    | seteq     | auto      | 0       |
|    add_ln49_fu_613_p2                                              |     |        | add_ln49                     | add       | fabric    | 0       |
|    icmp_ln51_fu_625_p2                                             |     |        | icmp_ln51                    | seteq     | auto      | 0       |
|    select_ln28_fu_631_p3                                           |     |        | select_ln28                  | select    | auto_sel  | 0       |
|    indvars_iv_next25_i_dup443_fu_639_p2                            |     |        | indvars_iv_next25_i_dup443   | add       | fabric    | 0       |
|    select_ln49_fu_645_p3                                           |     |        | select_ln49                  | select    | auto_sel  | 0       |
|    empty_fu_677_p2                                                 |     |        | empty                        | add       | fabric    | 0       |
|    add_ln54_fu_687_p2                                              |     |        | add_ln54                     | add       | fabric    | 0       |
|    empty_36_fu_697_p2                                              |     |        | empty_36                     | add       | fabric    | 0       |
|    lshr_ln58_fu_1062_p2                                            |     |        | lshr_ln58                    | lshr      | auto_pipe | 0       |
|    lshr_ln58_1_fu_1074_p2                                          |     |        | lshr_ln58_1                  | lshr      | auto_pipe | 0       |
|    add_ln58_fu_753_p2                                              |     |        | add_ln58                     | add       | fabric    | 0       |
|    lshr_ln58_2_fu_1097_p2                                          |     |        | lshr_ln58_2                  | lshr      | auto_pipe | 0       |
|    lshr_ln58_3_fu_1109_p2                                          |     |        | lshr_ln58_3                  | lshr      | auto_pipe | 0       |
|    add_ln58_1_fu_788_p2                                            |     |        | add_ln58_1                   | add       | fabric    | 0       |
|    lshr_ln58_4_fu_1142_p2                                          |     |        | lshr_ln58_4                  | lshr      | auto_pipe | 0       |
|    lshr_ln58_5_fu_1154_p2                                          |     |        | lshr_ln58_5                  | lshr      | auto_pipe | 0       |
|    tmp7_fu_823_p2                                                  |     |        | tmp7                         | add       | fabric    | 0       |
|    empty_37_fu_832_p2                                              |     |        | empty_37                     | add       | fabric    | 0       |
|    lshr_ln58_6_fu_1183_p2                                          |     |        | lshr_ln58_6                  | lshr      | auto_pipe | 0       |
|    lshr_ln58_7_fu_1195_p2                                          |     |        | lshr_ln58_7                  | lshr      | auto_pipe | 0       |
|    add_ln58_2_fu_867_p2                                            |     |        | add_ln58_2                   | add       | fabric    | 0       |
|    lshr_ln58_8_fu_1218_p2                                          |     |        | lshr_ln58_8                  | lshr      | auto_pipe | 0       |
|    lshr_ln58_9_fu_1230_p2                                          |     |        | lshr_ln58_9                  | lshr      | auto_pipe | 0       |
|    add_ln58_3_fu_902_p2                                            |     |        | add_ln58_3                   | add       | fabric    | 0       |
|    lshr_ln58_10_fu_1262_p2                                         |     |        | lshr_ln58_10                 | lshr      | auto_pipe | 0       |
|    lshr_ln58_11_fu_1286_p2                                         |     |        | lshr_ln58_11                 | lshr      | auto_pipe | 0       |
|    tmp8_fu_937_p2                                                  |     |        | tmp8                         | add       | fabric    | 0       |
|    empty_38_fu_946_p2                                              |     |        | empty_38                     | add       | fabric    | 0       |
|    lshr_ln58_12_fu_1309_p2                                         |     |        | lshr_ln58_12                 | lshr      | auto_pipe | 0       |
|    lshr_ln58_13_fu_1318_p2                                         |     |        | lshr_ln58_13                 | lshr      | auto_pipe | 0       |
|    add_ln58_4_fu_981_p2                                            |     |        | add_ln58_4                   | add       | fabric    | 0       |
|    lshr_ln58_14_fu_1340_p2                                         |     |        | lshr_ln58_14                 | lshr      | auto_pipe | 0       |
|    lshr_ln58_15_fu_1352_p2                                         |     |        | lshr_ln58_15                 | lshr      | auto_pipe | 0       |
|    add_ln58_5_fu_1016_p2                                           |     |        | add_ln58_5                   | add       | fabric    | 0       |
|    lshr_ln58_16_fu_1381_p2                                         |     |        | lshr_ln58_16                 | lshr      | auto_pipe | 0       |
|    lshr_ln58_17_fu_1393_p2                                         |     |        | lshr_ln58_17                 | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U23                                          |     |        | mul_ln58                     | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                              | 1   |        | mul_ln58_1                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                              | 1   |        | zext_ln58_26                 | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U21                                          |     |        | mul_ln58_2                   | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U20                                          |     |        | mul_ln58_3                   | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                              | 1   |        | mul_ln58_4                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                              | 1   |        | zext_ln58_29                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                              | 1   |        | mul_ln58_5                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                              | 1   |        | zext_ln58_30                 | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U22                                          |     |        | mul_ln58_6                   | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                              | 1   |        | mul_ln58_7                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                              | 1   |        | zext_ln58_32                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                              | 1   |        | mul_ln58_8                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                              | 1   |        | zext_ln58_33                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                              | 1   |        | add_ln58_6                   | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                              | 1   |        | add_ln58_7                   | add       | dsp_slice | 3       |
|    add_ln58_8_fu_1277_p2                                           |     |        | add_ln58_8                   | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                              | 1   |        | add_ln58_9                   | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                              | 1   |        | add_ln58_10                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                              | 1   |        | add_ln58_11                  | add       | dsp_slice | 3       |
|    add_ln58_12_fu_1426_p2                                          |     |        | add_ln58_12                  | add       | fabric    | 0       |
|    grp_fu_1452_p0                                                  |     |        | sum                          | add       | fabric    | 0       |
|    select_ln61_fu_1442_p3                                          |     |        | select_ln61                  | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U24                                       |     |        | udiv_ln61                    | udiv      | auto      | 23      |
|    add_ln61_fu_716_p2                                              |     |        | add_ln61                     | add       | fabric    | 0       |
|    add_ln61_3_fu_1469_p2                                           |     |        | add_ln61_3                   | add       | fabric    | 0       |
|    shl_ln61_fu_1493_p2                                             |     |        | shl_ln61                     | shl       | auto_pipe | 0       |
|    shl_ln61_2_fu_1528_p2                                           |     |        | shl_ln61_2                   | shl       | auto_pipe | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2   | 0   |        |                              |           |           |         |
|    icmp_ln81_fu_140_p2                                             |     |        | icmp_ln81                    | seteq     | auto      | 0       |
|    add_ln81_fu_146_p2                                              |     |        | add_ln81                     | add       | fabric    | 0       |
|    icmp_ln83_fu_158_p2                                             |     |        | icmp_ln83                    | seteq     | auto      | 0       |
|    select_ln71_fu_164_p3                                           |     |        | select_ln71                  | select    | auto_sel  | 0       |
|    add_ln81_1_fu_172_p2                                            |     |        | add_ln81_1                   | add       | fabric    | 0       |
|    select_ln81_fu_178_p3                                           |     |        | select_ln81                  | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                                 |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln85_fu_283_p2                                             |     |        | lshr_ln85                    | lshr      | auto_pipe | 0       |
|    neg2_fu_292_p2                                                  |     |        | neg2                         | sub       | fabric    | 0       |
|    abscond3_fu_298_p2                                              |     |        | abscond3                     | setne     | auto      | 0       |
|    abs4_fu_304_p3                                                  |     |        | abs4                         | select    | auto_sel  | 0       |
|    normal_factor_2_fu_316_p2                                       |     |        | normal_factor_2              | add       | fabric    | 0       |
|    add_ln83_fu_238_p2                                              |     |        | add_ln83                     | add       | fabric    | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_92_3_VITIS_LOOP_94_4   | 5   |        |                              |           |           |         |
|    icmp_ln92_fu_607_p2                                             |     |        | icmp_ln92                    | seteq     | auto      | 0       |
|    add_ln92_fu_613_p2                                              |     |        | add_ln92                     | add       | fabric    | 0       |
|    icmp_ln94_fu_625_p2                                             |     |        | icmp_ln94                    | seteq     | auto      | 0       |
|    select_ln71_fu_631_p3                                           |     |        | select_ln71                  | select    | auto_sel  | 0       |
|    indvars_iv_next25_i33_dup449_fu_639_p2                          |     |        | indvars_iv_next25_i33_dup449 | add       | fabric    | 0       |
|    select_ln92_fu_645_p3                                           |     |        | select_ln92                  | select    | auto_sel  | 0       |
|    empty_fu_677_p2                                                 |     |        | empty                        | add       | fabric    | 0       |
|    add_ln97_fu_687_p2                                              |     |        | add_ln97                     | add       | fabric    | 0       |
|    empty_31_fu_697_p2                                              |     |        | empty_31                     | add       | fabric    | 0       |
|    lshr_ln101_fu_1062_p2                                           |     |        | lshr_ln101                   | lshr      | auto_pipe | 0       |
|    lshr_ln101_1_fu_1074_p2                                         |     |        | lshr_ln101_1                 | lshr      | auto_pipe | 0       |
|    add_ln101_fu_753_p2                                             |     |        | add_ln101                    | add       | fabric    | 0       |
|    lshr_ln101_2_fu_1097_p2                                         |     |        | lshr_ln101_2                 | lshr      | auto_pipe | 0       |
|    lshr_ln101_3_fu_1109_p2                                         |     |        | lshr_ln101_3                 | lshr      | auto_pipe | 0       |
|    add_ln101_1_fu_788_p2                                           |     |        | add_ln101_1                  | add       | fabric    | 0       |
|    lshr_ln101_4_fu_1142_p2                                         |     |        | lshr_ln101_4                 | lshr      | auto_pipe | 0       |
|    lshr_ln101_5_fu_1154_p2                                         |     |        | lshr_ln101_5                 | lshr      | auto_pipe | 0       |
|    tmp20_fu_823_p2                                                 |     |        | tmp20                        | add       | fabric    | 0       |
|    empty_32_fu_832_p2                                              |     |        | empty_32                     | add       | fabric    | 0       |
|    lshr_ln101_6_fu_1183_p2                                         |     |        | lshr_ln101_6                 | lshr      | auto_pipe | 0       |
|    lshr_ln101_7_fu_1195_p2                                         |     |        | lshr_ln101_7                 | lshr      | auto_pipe | 0       |
|    add_ln101_2_fu_867_p2                                           |     |        | add_ln101_2                  | add       | fabric    | 0       |
|    lshr_ln101_8_fu_1218_p2                                         |     |        | lshr_ln101_8                 | lshr      | auto_pipe | 0       |
|    lshr_ln101_9_fu_1230_p2                                         |     |        | lshr_ln101_9                 | lshr      | auto_pipe | 0       |
|    add_ln101_3_fu_902_p2                                           |     |        | add_ln101_3                  | add       | fabric    | 0       |
|    lshr_ln101_10_fu_1262_p2                                        |     |        | lshr_ln101_10                | lshr      | auto_pipe | 0       |
|    lshr_ln101_11_fu_1286_p2                                        |     |        | lshr_ln101_11                | lshr      | auto_pipe | 0       |
|    tmp21_fu_937_p2                                                 |     |        | tmp21                        | add       | fabric    | 0       |
|    empty_33_fu_946_p2                                              |     |        | empty_33                     | add       | fabric    | 0       |
|    lshr_ln101_12_fu_1309_p2                                        |     |        | lshr_ln101_12                | lshr      | auto_pipe | 0       |
|    lshr_ln101_13_fu_1318_p2                                        |     |        | lshr_ln101_13                | lshr      | auto_pipe | 0       |
|    add_ln101_4_fu_981_p2                                           |     |        | add_ln101_4                  | add       | fabric    | 0       |
|    lshr_ln101_14_fu_1340_p2                                        |     |        | lshr_ln101_14                | lshr      | auto_pipe | 0       |
|    lshr_ln101_15_fu_1352_p2                                        |     |        | lshr_ln101_15                | lshr      | auto_pipe | 0       |
|    add_ln101_5_fu_1016_p2                                          |     |        | add_ln101_5                  | add       | fabric    | 0       |
|    lshr_ln101_16_fu_1381_p2                                        |     |        | lshr_ln101_16                | lshr      | auto_pipe | 0       |
|    lshr_ln101_17_fu_1393_p2                                        |     |        | lshr_ln101_17                | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U63                                          |     |        | mul_ln101                    | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                              | 1   |        | mul_ln101_1                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                              | 1   |        | zext_ln101_26                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U61                                          |     |        | mul_ln101_2                  | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U60                                          |     |        | mul_ln101_3                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                              | 1   |        | mul_ln101_4                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                              | 1   |        | zext_ln101_29                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                              | 1   |        | mul_ln101_5                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                              | 1   |        | zext_ln101_30                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U62                                          |     |        | mul_ln101_6                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                              | 1   |        | mul_ln101_7                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                              | 1   |        | zext_ln101_32                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                              | 1   |        | mul_ln101_8                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                              | 1   |        | zext_ln101_33                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                              | 1   |        | add_ln101_6                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                              | 1   |        | add_ln101_7                  | add       | dsp_slice | 3       |
|    add_ln101_8_fu_1277_p2                                          |     |        | add_ln101_8                  | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                              | 1   |        | add_ln101_9                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                              | 1   |        | add_ln101_10                 | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                              | 1   |        | add_ln101_11                 | add       | dsp_slice | 3       |
|    add_ln101_12_fu_1426_p2                                         |     |        | add_ln101_12                 | add       | fabric    | 0       |
|    grp_fu_1452_p0                                                  |     |        | sum                          | add       | fabric    | 0       |
|    select_ln104_fu_1442_p3                                         |     |        | select_ln104                 | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U64                                       |     |        | udiv_ln104                   | udiv      | auto      | 23      |
|    add_ln104_fu_716_p2                                             |     |        | add_ln104                    | add       | fabric    | 0       |
|    add_ln104_3_fu_1469_p2                                          |     |        | add_ln104_3                  | add       | fabric    | 0       |
|    shl_ln104_fu_1493_p2                                            |     |        | shl_ln104                    | shl       | auto_pipe | 0       |
|    shl_ln104_2_fu_1528_p2                                          |     |        | shl_ln104_2                  | shl       | auto_pipe | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_126_2 | 0   |        |                              |           |           |         |
|    icmp_ln124_fu_140_p2                                            |     |        | icmp_ln124                   | seteq     | auto      | 0       |
|    add_ln124_fu_146_p2                                             |     |        | add_ln124                    | add       | fabric    | 0       |
|    icmp_ln126_fu_158_p2                                            |     |        | icmp_ln126                   | seteq     | auto      | 0       |
|    select_ln114_fu_164_p3                                          |     |        | select_ln114                 | select    | auto_sel  | 0       |
|    add_ln124_1_fu_172_p2                                           |     |        | add_ln124_1                  | add       | fabric    | 0       |
|    select_ln124_fu_178_p3                                          |     |        | select_ln124                 | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                                 |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln128_fu_283_p2                                            |     |        | lshr_ln128                   | lshr      | auto_pipe | 0       |
|    neg5_fu_292_p2                                                  |     |        | neg5                         | sub       | fabric    | 0       |
|    abscond6_fu_298_p2                                              |     |        | abscond6                     | setne     | auto      | 0       |
|    abs7_fu_304_p3                                                  |     |        | abs7                         | select    | auto_sel  | 0       |
|    normal_factor_4_fu_316_p2                                       |     |        | normal_factor_4              | add       | fabric    | 0       |
|    add_ln126_fu_238_p2                                             |     |        | add_ln126                    | add       | fabric    | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_135_3_VITIS_LOOP_137_4 | 5   |        |                              |           |           |         |
|    icmp_ln135_fu_607_p2                                            |     |        | icmp_ln135                   | seteq     | auto      | 0       |
|    add_ln135_fu_613_p2                                             |     |        | add_ln135                    | add       | fabric    | 0       |
|    icmp_ln137_fu_625_p2                                            |     |        | icmp_ln137                   | seteq     | auto      | 0       |
|    select_ln114_fu_631_p3                                          |     |        | select_ln114                 | select    | auto_sel  | 0       |
|    indvars_iv_next25_i85_dup455_fu_639_p2                          |     |        | indvars_iv_next25_i85_dup455 | add       | fabric    | 0       |
|    select_ln135_fu_645_p3                                          |     |        | select_ln135                 | select    | auto_sel  | 0       |
|    empty_fu_677_p2                                                 |     |        | empty                        | add       | fabric    | 0       |
|    add_ln140_fu_687_p2                                             |     |        | add_ln140                    | add       | fabric    | 0       |
|    empty_43_fu_697_p2                                              |     |        | empty_43                     | add       | fabric    | 0       |
|    lshr_ln144_fu_1062_p2                                           |     |        | lshr_ln144                   | lshr      | auto_pipe | 0       |
|    lshr_ln144_1_fu_1074_p2                                         |     |        | lshr_ln144_1                 | lshr      | auto_pipe | 0       |
|    add_ln144_fu_753_p2                                             |     |        | add_ln144                    | add       | fabric    | 0       |
|    lshr_ln144_2_fu_1097_p2                                         |     |        | lshr_ln144_2                 | lshr      | auto_pipe | 0       |
|    lshr_ln144_3_fu_1109_p2                                         |     |        | lshr_ln144_3                 | lshr      | auto_pipe | 0       |
|    add_ln144_1_fu_788_p2                                           |     |        | add_ln144_1                  | add       | fabric    | 0       |
|    lshr_ln144_4_fu_1142_p2                                         |     |        | lshr_ln144_4                 | lshr      | auto_pipe | 0       |
|    lshr_ln144_5_fu_1154_p2                                         |     |        | lshr_ln144_5                 | lshr      | auto_pipe | 0       |
|    tmp33_fu_823_p2                                                 |     |        | tmp33                        | add       | fabric    | 0       |
|    empty_44_fu_832_p2                                              |     |        | empty_44                     | add       | fabric    | 0       |
|    lshr_ln144_6_fu_1183_p2                                         |     |        | lshr_ln144_6                 | lshr      | auto_pipe | 0       |
|    lshr_ln144_7_fu_1195_p2                                         |     |        | lshr_ln144_7                 | lshr      | auto_pipe | 0       |
|    add_ln144_2_fu_867_p2                                           |     |        | add_ln144_2                  | add       | fabric    | 0       |
|    lshr_ln144_8_fu_1218_p2                                         |     |        | lshr_ln144_8                 | lshr      | auto_pipe | 0       |
|    lshr_ln144_9_fu_1230_p2                                         |     |        | lshr_ln144_9                 | lshr      | auto_pipe | 0       |
|    add_ln144_3_fu_902_p2                                           |     |        | add_ln144_3                  | add       | fabric    | 0       |
|    lshr_ln144_10_fu_1262_p2                                        |     |        | lshr_ln144_10                | lshr      | auto_pipe | 0       |
|    lshr_ln144_11_fu_1286_p2                                        |     |        | lshr_ln144_11                | lshr      | auto_pipe | 0       |
|    tmp34_fu_937_p2                                                 |     |        | tmp34                        | add       | fabric    | 0       |
|    empty_45_fu_946_p2                                              |     |        | empty_45                     | add       | fabric    | 0       |
|    lshr_ln144_12_fu_1309_p2                                        |     |        | lshr_ln144_12                | lshr      | auto_pipe | 0       |
|    lshr_ln144_13_fu_1318_p2                                        |     |        | lshr_ln144_13                | lshr      | auto_pipe | 0       |
|    add_ln144_4_fu_981_p2                                           |     |        | add_ln144_4                  | add       | fabric    | 0       |
|    lshr_ln144_14_fu_1340_p2                                        |     |        | lshr_ln144_14                | lshr      | auto_pipe | 0       |
|    lshr_ln144_15_fu_1352_p2                                        |     |        | lshr_ln144_15                | lshr      | auto_pipe | 0       |
|    add_ln144_5_fu_1016_p2                                          |     |        | add_ln144_5                  | add       | fabric    | 0       |
|    lshr_ln144_16_fu_1381_p2                                        |     |        | lshr_ln144_16                | lshr      | auto_pipe | 0       |
|    lshr_ln144_17_fu_1393_p2                                        |     |        | lshr_ln144_17                | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U99                                          |     |        | mul_ln144                    | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                             | 1   |        | mul_ln144_1                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                             | 1   |        | zext_ln144_26                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U97                                          |     |        | mul_ln144_2                  | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U96                                          |     |        | mul_ln144_3                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                             | 1   |        | mul_ln144_4                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                             | 1   |        | zext_ln144_29                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                             | 1   |        | mul_ln144_5                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                             | 1   |        | zext_ln144_30                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U98                                          |     |        | mul_ln144_6                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                             | 1   |        | mul_ln144_7                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                             | 1   |        | zext_ln144_32                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                             | 1   |        | mul_ln144_8                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                             | 1   |        | zext_ln144_33                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                             | 1   |        | add_ln144_6                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                             | 1   |        | add_ln144_7                  | add       | dsp_slice | 3       |
|    add_ln144_8_fu_1277_p2                                          |     |        | add_ln144_8                  | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                             | 1   |        | add_ln144_9                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                             | 1   |        | add_ln144_10                 | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                             | 1   |        | add_ln144_11                 | add       | dsp_slice | 3       |
|    add_ln144_12_fu_1426_p2                                         |     |        | add_ln144_12                 | add       | fabric    | 0       |
|    grp_fu_1452_p0                                                  |     |        | sum                          | add       | fabric    | 0       |
|    select_ln147_fu_1442_p3                                         |     |        | select_ln147                 | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U100                                      |     |        | udiv_ln147                   | udiv      | auto      | 23      |
|    add_ln147_fu_716_p2                                             |     |        | add_ln147                    | add       | fabric    | 0       |
|    add_ln147_3_fu_1469_p2                                          |     |        | add_ln147_3                  | add       | fabric    | 0       |
|    shl_ln147_fu_1493_p2                                            |     |        | shl_ln147                    | shl       | auto_pipe | 0       |
|    shl_ln147_2_fu_1528_p2                                          |     |        | shl_ln147_2                  | shl       | auto_pipe | 0       |
|  + cluster_top_function_Pipeline_VITIS_LOOP_159_1_VITIS_LOOP_161_2 | 0   |        |                              |           |           |         |
|    icmp_ln159_fu_243_p2                                            |     |        | icmp_ln159                   | seteq     | auto      | 0       |
|    add_ln159_fu_249_p2                                             |     |        | add_ln159                    | add       | fabric    | 0       |
|    icmp_ln161_fu_261_p2                                            |     |        | icmp_ln161                   | seteq     | auto      | 0       |
|    select_ln154_fu_267_p3                                          |     |        | select_ln154                 | select    | auto_sel  | 0       |
|    select_ln154_1_fu_419_p3                                        |     |        | select_ln154_1               | select    | auto_sel  | 0       |
|    select_ln154_2_fu_426_p3                                        |     |        | select_ln154_2               | select    | auto_sel  | 0       |
|    select_ln154_3_fu_433_p3                                        |     |        | select_ln154_3               | select    | auto_sel  | 0       |
|    add_ln159_1_fu_275_p2                                           |     |        | add_ln159_1                  | add       | fabric    | 0       |
|    select_ln159_fu_281_p3                                          |     |        | select_ln159                 | select    | auto_sel  | 0       |
|    icmp_ln164_fu_347_p2                                            |     |        | icmp_ln164                   | seteq     | auto      | 0       |
|    add_ln164_1_fu_353_p2                                           |     |        | add_ln164_1                  | add       | fabric    | 0       |
|    add_ln165_fu_358_p2                                             |     |        | add_ln165                    | add       | fabric    | 0       |
|    neg8_fu_462_p2                                                  |     |        | neg8                         | sub       | fabric    | 0       |
|    abscond9_fu_468_p2                                              |     |        | abscond9                     | setne     | auto      | 0       |
|    temp1_fu_474_p3                                                 |     |        | temp1                        | select    | auto_sel  | 0       |
|    neg11_fu_496_p2                                                 |     |        | neg11                        | sub       | fabric    | 0       |
|    abscond12_fu_502_p2                                             |     |        | abscond12                    | setne     | auto      | 0       |
|    temp2_fu_508_p3                                                 |     |        | temp2                        | select    | auto_sel  | 0       |
|    icmp_ln166_fu_516_p2                                            |     |        | icmp_ln166                   | setgt     | auto      | 0       |
|    temp3_fu_522_p3                                                 |     |        | temp3                        | select    | auto_sel  | 0       |
|    icmp_ln167_fu_530_p2                                            |     |        | icmp_ln167                   | setgt     | auto      | 0       |
|    icmp_ln167_1_fu_363_p2                                          |     |        | icmp_ln167_1                 | seteq     | auto      | 0       |
|    add_ln161_fu_369_p2                                             |     |        | add_ln161                    | add       | fabric    | 0       |
|    select_ln167_fu_557_p3                                          |     |        | select_ln167                 | select    | auto_sel  | 0       |
+--------------------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| Name                                                            | Usage     | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                                                                 |           |           |      |      |        |            |      |         | Banks            |
+-----------------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| + cluster_top_function                                          |           |           | 60   | 0    |        |            |      |         |                  |
|   control_s_axi_U                                               | interface | s_axilite |      |      |        |            |      |         |                  |
|   gmem_m_axi_U                                                  | interface | m_axi     | 58   |      |        |            |      |         |                  |
|  + cluster_top_function_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_10_2 |           |           | 2    | 0    |        |            |      |         |                  |
|    mask_table_U                                                 | rom_1p    |           | 2    |      |        | mask_table | auto | 1       | 52, 64, 1        |
+-----------------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------------+
| Type     | Options | Location                                |
+----------+---------+-----------------------------------------+
| pipeline |         | src/edgedetect.cpp:163 in combthreshold |
+----------+---------+-----------------------------------------+


