Timing Analyzer report for DE0_NANO
Tue Sep 24 11:45:14 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; DE0_NANO                                                   ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.9%      ;
;     Processor 3            ;   4.3%      ;
;     Processor 4            ;   3.4%      ;
;     Processors 5-10        ;   2.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.sdc  ; OK     ; Tue Sep 24 11:45:13 2024 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; CLOCK_50                                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                       ;                                                                                 ; { CLOCK_50 }                                                                      ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50                                              ; u_pll_sys|altpll_component|auto_generated|pll1|inclk[0]                         ; { u_pll_sys|altpll_component|auto_generated|pll1|clk[0] }                         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50                                              ; u_pll_sys|altpll_component|auto_generated|pll1|inclk[0]                         ; { u_pll_sys|altpll_component|auto_generated|pll1|clk[1] }                         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
; 127.7 MHz  ; 100.0 MHz       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; limit due to minimum period restriction (tmin) ;
; 184.54 MHz ; 184.54 MHz      ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 230.47 MHz ; 230.47 MHz      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ;                                                ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 1.452  ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.581  ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 15.661 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.327 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 0.357 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.479 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 7.696 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.927 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.632 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.000 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.752 ; 0.000         ;
; CLOCK_50                                                                      ; 9.747 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 9.747 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.452 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated|ram_block1a0~porta_we_reg ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.593     ; 4.905      ;
; 2.169 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 7.764      ;
; 2.745 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 7.188      ;
; 2.747 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 7.192      ;
; 2.756 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 7.180      ;
; 2.963 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.973      ;
; 3.029 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.907      ;
; 3.053 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[10]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 6.886      ;
; 3.103 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.833      ;
; 3.141 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.789      ;
; 3.161 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.769      ;
; 3.171 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[27]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.765      ;
; 3.186 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.747      ;
; 3.235 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.698      ;
; 3.240 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.693      ;
; 3.255 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.678      ;
; 3.268 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 3.281      ; 5.008      ;
; 3.280 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.653      ;
; 3.305 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[3]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.628      ;
; 3.313 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.620      ;
; 3.322 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[8]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.611      ;
; 3.351 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[25]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.585      ;
; 3.353 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|idle_state          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 3.281      ; 4.923      ;
; 3.385 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.551      ;
; 3.423 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.513      ;
; 3.430 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.500      ;
; 3.440 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 6.499      ;
; 3.447 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.486      ;
; 3.449 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.487      ;
; 3.451 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[2]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.479      ;
; 3.458 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[13]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 6.480      ;
; 3.478 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.455      ;
; 3.506 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.427      ;
; 3.515 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.418      ;
; 3.524 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.409      ;
; 3.526 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.407      ;
; 3.543 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.292     ; 3.115      ;
; 3.544 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.389      ;
; 3.547 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.292     ; 3.111      ;
; 3.551 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[12]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 6.387      ;
; 3.558 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 3.281      ; 4.718      ;
; 3.571 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.359      ;
; 3.574 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.356      ;
; 3.578 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.355      ;
; 3.583 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u10_mcp3208|rx_data[1]                                                                                                             ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 6.356      ;
; 3.591 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 6.339      ;
; 3.592 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.344      ;
; 3.597 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.336      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.612 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.304      ;
; 3.624 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[7]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.311      ;
; 3.624 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.312      ;
; 3.627 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.627 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.627 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.627 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.627 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.628 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.308      ;
; 3.629 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.287      ;
; 3.629 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.287      ;
; 3.629 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.287      ;
; 3.629 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.287      ;
; 3.629 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.287      ;
; 3.630 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.306      ;
; 3.638 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.295      ;
; 3.644 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 3.282      ; 4.633      ;
; 3.653 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.283      ;
; 3.656 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.280      ;
; 3.660 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.276      ;
; 3.664 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[27]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.254      ;
; 3.664 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[27]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.254      ;
; 3.664 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[27]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.254      ;
; 3.664 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[27]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.254      ;
; 3.664 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[27]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.254      ;
; 3.665 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[26]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.253      ;
; 3.665 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[26]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.253      ;
; 3.665 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[26]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.253      ;
; 3.665 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[26]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.253      ;
; 3.665 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[26]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.253      ;
; 3.672 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.244      ;
; 3.672 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.244      ;
; 3.672 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.244      ;
; 3.672 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.244      ;
; 3.672 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.244      ;
; 3.673 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.243      ;
; 3.673 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.243      ;
; 3.673 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.243      ;
; 3.673 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.243      ;
; 3.673 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.243      ;
; 3.674 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[8]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.259      ;
; 3.688 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[11]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.228      ;
; 3.688 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.228      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                   ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 4.581 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.353      ;
; 4.679 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.255      ;
; 4.868 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 5.067      ;
; 4.876 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.058      ;
; 4.974 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.960      ;
; 5.102 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.832      ;
; 5.161 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.772      ;
; 5.161 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.772      ;
; 5.161 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.772      ;
; 5.163 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.772      ;
; 5.216 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.717      ;
; 5.216 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.717      ;
; 5.216 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.717      ;
; 5.218 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.716      ;
; 5.277 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.656      ;
; 5.277 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.656      ;
; 5.277 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.656      ;
; 5.279 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.654      ;
; 5.299 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.635      ;
; 5.334 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.599      ;
; 5.382 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.550      ;
; 5.382 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.550      ;
; 5.382 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.550      ;
; 5.393 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.540      ;
; 5.393 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.540      ;
; 5.393 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.540      ;
; 5.395 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.538      ;
; 5.397 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.537      ;
; 5.459 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.473      ;
; 5.459 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.473      ;
; 5.459 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.473      ;
; 5.474 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.459      ;
; 5.474 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.459      ;
; 5.474 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.459      ;
; 5.481 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.453      ;
; 5.481 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.453      ;
; 5.481 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.453      ;
; 5.485 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.448      ;
; 5.485 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.448      ;
; 5.485 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.448      ;
; 5.500 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.432      ;
; 5.511 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.422      ;
; 5.513 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.421      ;
; 5.561 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.372      ;
; 5.561 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.372      ;
; 5.561 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.372      ;
; 5.577 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.355      ;
; 5.592 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.341      ;
; 5.594 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.340      ;
; 5.599 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.335      ;
; 5.603 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.330      ;
; 5.625 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.307      ;
; 5.625 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.307      ;
; 5.625 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.307      ;
; 5.651 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.282      ;
; 5.678 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.256      ;
; 5.678 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.256      ;
; 5.679 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.254      ;
; 5.685 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.249      ;
; 5.743 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.189      ;
; 5.759 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.175      ;
; 5.767 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.167      ;
; 5.767 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.167      ;
; 5.767 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.167      ;
; 5.767 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.167      ;
; 5.774 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.160      ;
; 5.774 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.160      ;
; 5.796 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.138      ;
; 5.799 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.135      ;
; 5.799 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.135      ;
; 5.800 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.134      ;
; 5.805 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.129      ;
; 5.841 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.093      ;
; 5.846 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.088      ;
; 5.846 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.088      ;
; 5.853 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.081      ;
; 5.880 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.054      ;
; 5.880 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.054      ;
; 5.885 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.049      ;
; 5.885 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.049      ;
; 5.887 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.047      ;
; 5.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.046      ;
; 5.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.046      ;
; 5.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.046      ;
; 5.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.046      ;
; 5.889 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.045      ;
; 5.889 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.045      ;
; 5.894 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.040      ;
; 5.894 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.040      ;
; 5.946 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.987      ;
; 5.964 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.970      ;
; 5.967 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.967      ;
; 5.967 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.967      ;
; 5.968 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.966      ;
; 5.973 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.961      ;
; 5.994 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.940      ;
; 5.994 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.940      ;
; 5.998 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.936      ;
; 6.001 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.933      ;
; 6.001 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.933      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 15.661 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]  ; spi_dac_top:u_multi_dac_top|wbs_readdata[1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.285      ;
; 16.321 ; wishbone_register:register0|reg_in_d[7][4]  ; wishbone_register:register0|wbs_readdata[4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.606      ;
; 16.439 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.507      ;
; 16.439 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.507      ;
; 16.485 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.459      ;
; 16.490 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.455      ;
; 16.491 ; wishbone_register:register0|reg_in_d[1][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.453      ;
; 16.503 ; wishbone_register:register0|reg_in_d[5][10] ; wishbone_register:register0|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.446      ;
; 16.514 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12] ; spi_dac_top:u_multi_dac_top|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 3.427      ;
; 16.541 ; wishbone_register:register0|reg_in_d[0][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.403      ;
; 16.547 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.402      ;
; 16.554 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10] ; spi_dac_top:u_multi_dac_top|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.388      ;
; 16.559 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.391      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.580 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.346      ;
; 16.581 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.365      ;
; 16.581 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.365      ;
; 16.595 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.355      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.612 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.335      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.646 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.299      ;
; 16.652 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.296      ;
; 16.667 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.277      ;
; 16.672 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.273      ;
; 16.678 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.272      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.688 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.261      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.704 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.244      ;
; 16.723 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][14] ; spi_dac_top:u_multi_dac_top|wbs_readdata[14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.208      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.743 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.196      ;
; 16.745 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.191      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
; 16.750 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.192      ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.327 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.892      ;
; 0.328 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.893      ;
; 0.330 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[0]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.895      ;
; 0.330 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.895      ;
; 0.331 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.896      ;
; 0.342 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.907      ;
; 0.343 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.908      ;
; 0.345 ; spi_adc_top:u_multi_adc_drv|adc_waddr[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf|altsyncram:altsyncram_component|altsyncram_6oo3:auto_generated|ram_block1a4~porta_address_reg0  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 0.905      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                        ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state     ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state     ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                             ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[1]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[0]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                   ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                   ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                    ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state          ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                            ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                    ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                     ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[1]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.923      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                           ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                       ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                    ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                               ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                            ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state             ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.580      ;
; 0.371 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[4]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.936      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|busy                                                                    ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|adcBusy_r[0]                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|mosi                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                           ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[15]                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[4]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.937      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[36]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[37]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[35]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[29]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[30]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[0]                                                                                                              ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[1]                                                                                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|adcBusy_r[1]                                                                           ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|rxData_valid                                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                           ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                           ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[11]                                                           ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                            ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[8]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.938      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[54]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[55]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[50]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[43]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[31]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[27]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[23]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[24]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[19]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[16]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[17]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[7]                                                                                                              ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[8]                                                                                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[3]                                                                                                              ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[4]                                                                                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1     ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_state             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|adcBusy_r[1]                                                                                   ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|rxData_valid                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[14]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[8]                          ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 0.939      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[60]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[56]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[46]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[42]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[43]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[42]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[25]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[22]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[18]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[19]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[13]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[11]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u26_mcp3208|rx_buffer[11]                                                   ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u26_mcp3208|rx_data[11]                                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[52]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[40]                                                                                                             ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[4]                                                                                                              ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[5]                                                                                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_wishbone_wrapper:Master_0|sck_t           ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_wishbone_wrapper:Master_0|ss_t            ; spi_wishbone_wrapper:Master_0|ss_t           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_wishbone_wrapper:Master_0|mosi_t          ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.372 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][7]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; wishbone_register:register0|reg_out_d[10][1]  ; wishbone_register:register0|reg_in_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wishbone_register:register0|reg_out_d[5][2]   ; wishbone_register:register0|reg_in_d[5][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wishbone_register:register0|reg_out_d[4][2]   ; wishbone_register:register0|reg_in_d[4][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[8][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wishbone_register:register0|reg_out_d[7][1]   ; wishbone_register:register0|reg_in_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wishbone_register:register0|reg_out_d[6][8]   ; wishbone_register:register0|reg_in_d[6][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; wishbone_register:register0|reg_out_d[5][12]  ; wishbone_register:register0|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wishbone_register:register0|reg_out_d[14][12] ; wishbone_register:register0|reg_in_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; wishbone_register:register0|reg_out_d[6][15]  ; wishbone_register:register0|reg_in_d[6][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[10][15] ; wishbone_register:register0|reg_in_d[10][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[6][11]  ; wishbone_register:register0|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[6][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][7]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[6][7]   ; wishbone_register:register0|reg_in_d[6][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[10][4]  ; wishbone_register:register0|reg_in_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; wishbone_register:register0|reg_out_d[5][4]   ; wishbone_register:register0|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[7][3]   ; wishbone_register:register0|reg_in_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[10][8]  ; wishbone_register:register0|reg_in_d[10][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; wishbone_register:register0|reg_out_d[14][14] ; wishbone_register:register0|reg_in_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_wishbone_wrapper:Master_0|mosi_r[3]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; wishbone_register:register0|reg_out_d[7][15]  ; wishbone_register:register0|reg_in_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[7][4]   ; wishbone_register:register0|reg_in_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[7][2]   ; wishbone_register:register0|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[7][0]   ; wishbone_register:register0|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[5][0]   ; wishbone_register:register0|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[13][0]  ; wishbone_register:register0|reg_in_d[13][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[10][3]  ; wishbone_register:register0|reg_in_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; wishbone_register:register0|reg_out_d[6][13]  ; wishbone_register:register0|reg_in_d[6][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.380 ; spi_wishbone_wrapper:Master_0|ss_r[0]         ; spi_wishbone_wrapper:Master_0|ss_r[1]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; spi_wishbone_wrapper:Master_0|mosi_r[1]       ; spi_wishbone_wrapper:Master_0|mosi_r[2]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.388 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_r[3]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.607      ;
; 0.501 ; wishbone_register:register0|reg_out_d[11][15] ; wishbone_register:register0|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.721      ;
; 0.514 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][3]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.730      ;
; 0.515 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][3]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; wishbone_register:register0|reg_out_d[9][6]   ; wishbone_register:register0|reg_in_d[9][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; wishbone_register:register0|reg_out_d[6][10]  ; wishbone_register:register0|reg_in_d[6][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.515 ; wishbone_register:register0|reg_out_d[10][12] ; wishbone_register:register0|reg_in_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; spi_dac_top:u_multi_dac_top|reg_out_d[15][6]  ; spi_dac_top:u_multi_dac_top|reg_in_d[15][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; wishbone_register:register0|reg_out_d[7][5]   ; wishbone_register:register0|reg_in_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; wishbone_register:register0|reg_out_d[4][5]   ; wishbone_register:register0|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; wishbone_register:register0|reg_out_d[0][12]  ; wishbone_register:register0|reg_in_d[0][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; wishbone_register:register0|reg_out_d[10][14] ; wishbone_register:register0|reg_in_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[5][15]  ; wishbone_register:register0|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[0][9]   ; wishbone_register:register0|reg_in_d[0][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[10][9]  ; wishbone_register:register0|reg_in_d[10][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; wishbone_register:register0|reg_out_d[7][6]   ; wishbone_register:register0|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[14][8]  ; wishbone_register:register0|reg_in_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[9][8]   ; wishbone_register:register0|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; wishbone_register:register0|reg_out_d[8][10]  ; wishbone_register:register0|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; spi_wishbone_wrapper:Master_0|sck_r[0]        ; spi_wishbone_wrapper:Master_0|sck_r[1]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.738      ;
; 0.518 ; wishbone_register:register0|reg_out_d[0][11]  ; wishbone_register:register0|reg_in_d[0][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; wishbone_register:register0|reg_out_d[12][4]  ; wishbone_register:register0|reg_in_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; wishbone_register:register0|reg_out_d[4][6]   ; wishbone_register:register0|reg_in_d[4][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.738      ;
; 0.522 ; spi_dac_top:u_multi_dac_top|reg_out_d[2][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[2][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][2]  ; spi_dac_top:u_multi_dac_top|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; wishbone_register:register0|reg_out_d[11][8]  ; wishbone_register:register0|reg_in_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; spi_wishbone_wrapper:Master_0|sck_r[1]        ; spi_wishbone_wrapper:Master_0|sck_r[2]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; spi_wishbone_wrapper:Master_0|ss_r[1]         ; spi_wishbone_wrapper:Master_0|ss_r[2]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; wishbone_register:register0|reg_out_d[6][4]   ; wishbone_register:register0|reg_in_d[6][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.744      ;
; 0.525 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.745      ;
; 0.526 ; spi_dac_top:u_multi_dac_top|reg_out_d[14][5]  ; spi_dac_top:u_multi_dac_top|reg_in_d[14][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.533 ; wishbone_register:register0|reg_out_d[11][2]  ; wishbone_register:register0|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; wishbone_register:register0|reg_out_d[4][3]   ; wishbone_register:register0|reg_in_d[4][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; wishbone_register:register0|reg_out_d[13][6]  ; wishbone_register:register0|reg_in_d[13][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.536 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.756      ;
; 0.539 ; wishbone_register:register0|reg_out_d[7][7]   ; wishbone_register:register0|reg_in_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.550 ; spi_wishbone_wrapper:Master_0|sck_r[3]        ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.552 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.784      ;
; 0.565 ; wishbone_register:register0|reg_out_d[9][3]   ; wishbone_register:register0|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.776      ;
; 0.566 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.572 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.777      ;
; 0.574 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.779      ;
; 0.647 ; wishbone_register:register0|reg_out_d[12][0]  ; wishbone_register:register0|reg_in_d[12][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.867      ;
; 0.649 ; spi_dac_top:u_multi_dac_top|reg_in_d[15][1]   ; spi_dac_top:u_multi_dac_top|wbs_readdata[1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                            ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.371 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                      ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.689 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                                                              ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.906      ;
; 0.871 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 1.143 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.362      ;
; 1.201 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.420      ;
; 1.213 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.432      ;
; 1.274 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.492      ;
; 1.276 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.278 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.496      ;
; 1.283 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.502      ;
; 1.287 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.506      ;
; 1.290 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.509      ;
; 1.315 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.533      ;
; 1.320 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.539      ;
; 1.324 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.542      ;
; 1.353 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.572      ;
; 1.391 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.609      ;
; 1.399 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.617      ;
; 1.402 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.620      ;
; 1.414 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.634      ;
; 1.415 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.633      ;
; 1.426 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.645      ;
; 1.429 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.648      ;
; 1.433 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.651      ;
; 1.439 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.659      ;
; 1.443 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.663      ;
; 1.453 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.671      ;
; 1.454 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.673      ;
; 1.454 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.673      ;
; 1.459 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.679      ;
; 1.501 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.726      ;
; 1.502 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.720      ;
; 1.510 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.728      ;
; 1.511 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.729      ;
; 1.511 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.729      ;
; 1.513 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.731      ;
; 1.520 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.738      ;
; 1.521 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.738      ;
; 1.521 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.739      ;
; 1.522 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.740      ;
; 1.522 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.740      ;
; 1.527 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.746      ;
; 1.546 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.764      ;
; 1.552 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.771      ;
; 1.557 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.775      ;
; 1.560 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.779      ;
; 1.560 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.779      ;
; 1.564 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.782      ;
; 1.568 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.786      ;
; 1.568 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.786      ;
; 1.568 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.786      ;
; 1.578 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.796      ;
; 1.579 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.798      ;
; 1.582 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.800      ;
; 1.585 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.803      ;
; 1.586 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.804      ;
; 1.587 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.805      ;
; 1.587 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.805      ;
; 1.589 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.807      ;
; 1.590 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.810      ;
; 1.592 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.811      ;
; 1.596 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.814      ;
; 1.597 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.815      ;
; 1.598 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.816      ;
; 1.598 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.816      ;
; 1.605 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.824      ;
; 1.606 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.623 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.842      ;
; 1.625 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.843      ;
; 1.628 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.846      ;
; 1.636 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.854      ;
; 1.637 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.855      ;
; 1.638 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.858      ;
; 1.638 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.856      ;
; 1.640 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.859      ;
; 1.644 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.863      ;
; 1.645 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.863      ;
; 1.653 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.872      ;
; 1.656 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.873      ;
; 1.669 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.888      ;
; 1.672 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.890      ;
; 1.673 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.892      ;
; 1.674 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.891      ;
; 1.680 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.898      ;
; 1.690 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.909      ;
; 1.699 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.918      ;
; 1.699 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.917      ;
; 1.700 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.919      ;
; 1.700 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.919      ;
; 1.701 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.919      ;
; 1.703 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.922      ;
; 1.705 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.923      ;
; 1.708 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.926      ;
; 1.709 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.927      ;
; 1.710 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.928      ;
; 1.710 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.928      ;
; 1.715 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.934      ;
; 1.719 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.938      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 6.479 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 2.111      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.696 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.915      ; 3.114      ;
; 7.961 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.213      ; 2.181      ;
; 7.961 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.213      ; 2.181      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
; 8.103 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.917      ; 2.709      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 0.927 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.298      ; 2.482      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.341 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.296      ; 2.894      ;
; 1.543 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.334      ; 2.036      ;
; 1.543 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.334      ; 2.036      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.632 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.943     ; 1.966      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.816 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
; 143.33 MHz ; 100.0 MHz       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; limit due to minimum period restriction (tmin) ;
; 206.65 MHz ; 206.65 MHz      ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 260.21 MHz ; 260.21 MHz      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ;                                                ;
+------------+-----------------+-------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 1.908  ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.161  ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 16.157 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 0.311 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.311 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.835 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 7.917 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.869 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.377 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.000 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.746 ; 0.000         ;
; CLOCK_50                                                                      ; 9.709 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 9.743 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.908 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated|ram_block1a0~porta_we_reg ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.543     ; 4.447      ;
; 3.023 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 6.917      ;
; 3.374 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 2.919      ; 4.540      ;
; 3.443 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|idle_state          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 2.919      ; 4.471      ;
; 3.470 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 6.473      ;
; 3.508 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.438      ;
; 3.534 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 6.406      ;
; 3.627 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 2.919      ; 4.287      ;
; 3.700 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 6.243      ;
; 3.718 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 2.920      ; 4.197      ;
; 3.745 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 6.198      ;
; 3.770 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.274     ; 2.854      ;
; 3.773 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.274     ; 2.851      ;
; 3.776 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[10]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.170      ;
; 3.814 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 6.127      ;
; 3.876 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[27]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 6.065      ;
; 3.889 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 6.051      ;
; 3.907 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.274     ; 2.717      ;
; 3.918 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.018      ;
; 3.921 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 6.019      ;
; 3.936 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 6.004      ;
; 3.936 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 6.000      ;
; 3.954 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.986      ;
; 3.985 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.955      ;
; 3.993 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.946      ;
; 4.001 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[8]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.939      ;
; 4.001 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.274     ; 2.623      ;
; 4.009 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.935      ;
; 4.012 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.932      ;
; 4.035 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[25]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 5.906      ;
; 4.050 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[3]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.889      ;
; 4.092 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.852      ;
; 4.128 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 5.808      ;
; 4.130 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 5.816      ;
; 4.164 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[2]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 5.772      ;
; 4.166 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.773      ;
; 4.168 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.274     ; 2.456      ;
; 4.169 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.771      ;
; 4.174 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate2_state                                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate3_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.072     ; 0.749      ;
; 4.183 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[13]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 5.763      ;
; 4.196 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.744      ;
; 4.198 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[12]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 5.748      ;
; 4.200 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.744      ;
; 4.212 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 5.730      ;
; 4.229 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 5.707      ;
; 4.243 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.701      ;
; 4.244 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 5.697      ;
; 4.245 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.695      ;
; 4.251 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 5.685      ;
; 4.253 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.686      ;
; 4.256 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.683      ;
; 4.263 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.677      ;
; 4.269 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 5.667      ;
; 4.271 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.654      ;
; 4.271 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.654      ;
; 4.271 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.654      ;
; 4.271 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.654      ;
; 4.271 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.654      ;
; 4.274 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.665      ;
; 4.275 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 5.664      ;
; 4.277 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.648      ;
; 4.277 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.648      ;
; 4.277 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.648      ;
; 4.277 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.648      ;
; 4.277 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.648      ;
; 4.281 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[3]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 5.660      ;
; 4.283 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.642      ;
; 4.283 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.642      ;
; 4.283 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.642      ;
; 4.283 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.642      ;
; 4.283 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.642      ;
; 4.287 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 5.657      ;
; 4.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.634      ;
; 4.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.634      ;
; 4.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.634      ;
; 4.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.634      ;
; 4.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.634      ;
; 4.294 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[7]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 5.647      ;
; 4.296 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 5.646      ;
; 4.297 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u10_mcp3208|rx_data[1]                                                                                                             ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 5.649      ;
; 4.298 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 5.640      ;
; 4.309 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.616      ;
; 4.309 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.616      ;
; 4.309 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.616      ;
; 4.309 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.616      ;
; 4.309 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.616      ;
; 4.314 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.611      ;
; 4.314 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.611      ;
; 4.314 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.611      ;
; 4.314 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.611      ;
; 4.314 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.611      ;
; 4.316 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[29]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 5.626      ;
; 4.318 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[7]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 5.622      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[11]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[8]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[7]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[6]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
; 4.319 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[5]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.606      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                   ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 5.161 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.780      ;
; 5.265 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.676      ;
; 5.422 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.519      ;
; 5.424 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.517      ;
; 5.526 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.415      ;
; 5.634 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.307      ;
; 5.685 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.256      ;
; 5.685 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.256      ;
; 5.685 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.256      ;
; 5.685 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.256      ;
; 5.726 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.215      ;
; 5.726 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.215      ;
; 5.726 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.215      ;
; 5.733 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.208      ;
; 5.778 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.163      ;
; 5.784 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.157      ;
; 5.784 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.157      ;
; 5.784 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.157      ;
; 5.800 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.141      ;
; 5.819 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.122      ;
; 5.877 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.064      ;
; 5.883 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.058      ;
; 5.883 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.058      ;
; 5.883 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.058      ;
; 5.895 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.046      ;
; 5.915 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.025      ;
; 5.915 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.025      ;
; 5.915 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.025      ;
; 5.938 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.002      ;
; 5.938 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.002      ;
; 5.938 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.002      ;
; 5.950 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.991      ;
; 5.950 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.991      ;
; 5.950 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.991      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.962 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.979      ;
; 5.976 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.965      ;
; 5.994 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.947      ;
; 6.008 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.932      ;
; 6.023 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.918      ;
; 6.023 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.918      ;
; 6.023 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.918      ;
; 6.031 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.909      ;
; 6.043 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.898      ;
; 6.055 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.886      ;
; 6.055 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.886      ;
; 6.061 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.880      ;
; 6.079 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.861      ;
; 6.080 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.860      ;
; 6.081 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.859      ;
; 6.087 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.853      ;
; 6.116 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.825      ;
; 6.140 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.801      ;
; 6.142 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.799      ;
; 6.147 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.794      ;
; 6.197 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.743      ;
; 6.200 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.741      ;
; 6.213 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.728      ;
; 6.215 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.726      ;
; 6.217 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.724      ;
; 6.219 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.722      ;
; 6.220 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.721      ;
; 6.224 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.717      ;
; 6.238 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.703      ;
; 6.242 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.699      ;
; 6.244 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.697      ;
; 6.244 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.697      ;
; 6.247 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.694      ;
; 6.280 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.661      ;
; 6.282 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.659      ;
; 6.282 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.659      ;
; 6.287 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.654      ;
; 6.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.630      ;
; 6.315 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.626      ;
; 6.315 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.626      ;
; 6.315 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.626      ;
; 6.317 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.624      ;
; 6.317 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.624      ;
; 6.317 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.624      ;
; 6.319 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.622      ;
; 6.320 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.621      ;
; 6.321 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.620      ;
; 6.321 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.620      ;
; 6.322 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.619      ;
; 6.324 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.617      ;
; 6.348 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.592      ;
; 6.378 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.563      ;
; 6.382 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.559      ;
; 6.384 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.557      ;
; 6.384 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.557      ;
; 6.387 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.554      ;
; 6.411 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.530      ;
; 6.413 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.528      ;
; 6.413 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.528      ;
; 6.417 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.524      ;
; 6.418 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.523      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 16.157 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]  ; spi_dac_top:u_multi_dac_top|wbs_readdata[1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.795      ;
; 16.722 ; wishbone_register:register0|reg_in_d[7][4]  ; wishbone_register:register0|wbs_readdata[4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.212      ;
; 16.778 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.175      ;
; 16.778 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.175      ;
; 16.853 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.099      ;
; 16.854 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 3.097      ;
; 16.859 ; wishbone_register:register0|reg_in_d[1][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.091      ;
; 16.885 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12] ; spi_dac_top:u_multi_dac_top|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.063      ;
; 16.890 ; wishbone_register:register0|reg_in_d[5][10] ; wishbone_register:register0|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.063      ;
; 16.890 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.066      ;
; 16.904 ; wishbone_register:register0|reg_in_d[0][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.046      ;
; 16.907 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.050      ;
; 16.915 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.038      ;
; 16.915 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.038      ;
; 16.927 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.031      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.928 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.025      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.931 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.006      ;
; 16.936 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10] ; spi_dac_top:u_multi_dac_top|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.014      ;
; 16.950 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.007      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.976 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.977      ;
; 16.989 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.966      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.020 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.936      ;
; 17.027 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.925      ;
; 17.028 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.923      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.039 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.908      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.053 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.902      ;
; 17.070 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.873      ;
; 17.087 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][14] ; spi_dac_top:u_multi_dac_top|wbs_readdata[14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.852      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
; 17.096 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.853      ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_wishbone_wrapper:Master_0|sck_t           ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_wishbone_wrapper:Master_0|ss_t            ; spi_wishbone_wrapper:Master_0|ss_t           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_wishbone_wrapper:Master_0|mosi_t          ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][7]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; wishbone_register:register0|reg_out_d[5][2]   ; wishbone_register:register0|reg_in_d[5][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[8][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[6][15]  ; wishbone_register:register0|reg_in_d[6][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[10][15] ; wishbone_register:register0|reg_in_d[10][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[6][7]   ; wishbone_register:register0|reg_in_d[6][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[5][4]   ; wishbone_register:register0|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[4][2]   ; wishbone_register:register0|reg_in_d[4][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[7][1]   ; wishbone_register:register0|reg_in_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[10][1]  ; wishbone_register:register0|reg_in_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[10][8]  ; wishbone_register:register0|reg_in_d[10][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[5][12]  ; wishbone_register:register0|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; wishbone_register:register0|reg_out_d[14][12] ; wishbone_register:register0|reg_in_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[6][11]  ; wishbone_register:register0|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[6][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][7]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[7][4]   ; wishbone_register:register0|reg_in_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[10][4]  ; wishbone_register:register0|reg_in_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[7][2]   ; wishbone_register:register0|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[7][0]   ; wishbone_register:register0|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[5][0]   ; wishbone_register:register0|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[13][0]  ; wishbone_register:register0|reg_in_d[13][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[7][3]   ; wishbone_register:register0|reg_in_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[6][8]   ; wishbone_register:register0|reg_in_d[6][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; wishbone_register:register0|reg_out_d[14][14] ; wishbone_register:register0|reg_in_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_wishbone_wrapper:Master_0|mosi_r[3]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; wishbone_register:register0|reg_out_d[7][15]  ; wishbone_register:register0|reg_in_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; wishbone_register:register0|reg_out_d[10][3]  ; wishbone_register:register0|reg_in_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; wishbone_register:register0|reg_out_d[6][13]  ; wishbone_register:register0|reg_in_d[6][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; spi_wishbone_wrapper:Master_0|ss_r[0]         ; spi_wishbone_wrapper:Master_0|ss_r[1]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; spi_wishbone_wrapper:Master_0|mosi_r[1]       ; spi_wishbone_wrapper:Master_0|mosi_r[2]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.353 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_r[3]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.460 ; wishbone_register:register0|reg_out_d[11][15] ; wishbone_register:register0|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.661      ;
; 0.464 ; wishbone_register:register0|reg_out_d[9][6]   ; wishbone_register:register0|reg_in_d[9][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; wishbone_register:register0|reg_out_d[7][5]   ; wishbone_register:register0|reg_in_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][3]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; wishbone_register:register0|reg_out_d[6][10]  ; wishbone_register:register0|reg_in_d[6][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; wishbone_register:register0|reg_out_d[5][15]  ; wishbone_register:register0|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[0][9]   ; wishbone_register:register0|reg_in_d[0][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[15][6]  ; spi_dac_top:u_multi_dac_top|reg_in_d[15][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[4][5]   ; wishbone_register:register0|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; wishbone_register:register0|reg_out_d[7][6]   ; wishbone_register:register0|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[9][8]   ; wishbone_register:register0|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[8][10]  ; wishbone_register:register0|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[10][12] ; wishbone_register:register0|reg_in_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wishbone_register:register0|reg_out_d[0][12]  ; wishbone_register:register0|reg_in_d[0][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; wishbone_register:register0|reg_out_d[0][11]  ; wishbone_register:register0|reg_in_d[0][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; wishbone_register:register0|reg_out_d[10][9]  ; wishbone_register:register0|reg_in_d[10][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; wishbone_register:register0|reg_out_d[12][4]  ; wishbone_register:register0|reg_in_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; wishbone_register:register0|reg_out_d[14][8]  ; wishbone_register:register0|reg_in_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; wishbone_register:register0|reg_out_d[10][14] ; wishbone_register:register0|reg_in_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; wishbone_register:register0|reg_out_d[4][6]   ; wishbone_register:register0|reg_in_d[4][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][3]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.666      ;
; 0.471 ; spi_wishbone_wrapper:Master_0|ss_r[1]         ; spi_wishbone_wrapper:Master_0|ss_r[2]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.473 ; spi_wishbone_wrapper:Master_0|sck_r[1]        ; spi_wishbone_wrapper:Master_0|sck_r[2]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.673      ;
; 0.478 ; spi_dac_top:u_multi_dac_top|reg_out_d[2][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[2][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.677      ;
; 0.480 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][2]  ; spi_dac_top:u_multi_dac_top|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.680      ;
; 0.480 ; wishbone_register:register0|reg_out_d[11][8]  ; wishbone_register:register0|reg_in_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.680      ;
; 0.482 ; spi_wishbone_wrapper:Master_0|sck_r[0]        ; spi_wishbone_wrapper:Master_0|sck_r[1]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; wishbone_register:register0|reg_out_d[6][4]   ; wishbone_register:register0|reg_in_d[6][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; spi_dac_top:u_multi_dac_top|reg_out_d[14][5]  ; spi_dac_top:u_multi_dac_top|reg_in_d[14][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.490 ; wishbone_register:register0|reg_out_d[11][2]  ; wishbone_register:register0|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.492 ; wishbone_register:register0|reg_out_d[4][3]   ; wishbone_register:register0|reg_in_d[4][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492 ; wishbone_register:register0|reg_out_d[13][6]  ; wishbone_register:register0|reg_in_d[13][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.493 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_wishbone_wrapper:Master_0|sck_r[3]        ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; wishbone_register:register0|reg_out_d[7][7]   ; wishbone_register:register0|reg_in_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.507 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.718      ;
; 0.508 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.518 ; wishbone_register:register0|reg_out_d[9][3]   ; wishbone_register:register0|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.709      ;
; 0.523 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.710      ;
; 0.525 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.712      ;
; 0.575 ; spi_dac_top:u_multi_dac_top|reg_in_d[15][1]   ; spi_dac_top:u_multi_dac_top|wbs_readdata[1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.774      ;
; 0.576 ; wishbone_register:register0|reg_in_d[5][7]    ; wishbone_register:register0|wbs_readdata[7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.775      ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                                                              ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                                                             ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                                                                  ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                                                           ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                                                                 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                                                          ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state                                                ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                                                          ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                                                                   ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                                                             ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                                                         ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                                                                     ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                                                                  ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                                                         ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.318 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.825      ;
; 0.319 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state                                                   ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[0]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.826      ;
; 0.320 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.827      ;
; 0.321 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.828      ;
; 0.323 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.830      ;
; 0.331 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.838      ;
; 0.332 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|busy                                                                                                          ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|adcBusy_r[0]                                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.840      ;
; 0.335 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[4] ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[4] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; spi_adc_top:u_multi_adc_drv|samp_cnt[10]                                                                                                                                                     ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[0]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                                                                                   ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; spi_adc_top:u_multi_adc_drv|adc_waddr[5]                                                                                                                                                     ; spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf|altsyncram:altsyncram_component|altsyncram_6oo3:auto_generated|ram_block1a4~porta_address_reg0                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 0.838      ;
; 0.336 ; spi_adc_top:u_multi_adc_drv|samp_cnt[10]                                                                                                                                                     ; spi_adc_top:u_multi_adc_drv|samp_cnt[10]                                                                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|mosi                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[36]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[37]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|adcBusy_r[1]                                                                                                                 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|rxData_valid                                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[15]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[43]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[35]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[31]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[29]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[30]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[27]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[23]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[24]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[0]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[1]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_state                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[14]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[11]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[54]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[55]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[50]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[46]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[42]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[43]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[42]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[40]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[22]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[19]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[16]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[17]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[11]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[7]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[8]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[3]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[4]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|adcBusy_r[1]                                                                                                                         ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|rxData_valid                                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[60]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[56]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[52]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[38]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[39]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[25]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[18]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[19]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[13]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[4]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[5]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u26_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u26_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                            ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.313 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.331 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                      ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.630 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                                                              ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.827      ;
; 0.788 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.987      ;
; 0.804 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 1.047 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.245      ;
; 1.084 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.282      ;
; 1.102 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.300      ;
; 1.164 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.362      ;
; 1.167 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.365      ;
; 1.170 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.368      ;
; 1.178 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.376      ;
; 1.181 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.379      ;
; 1.185 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.383      ;
; 1.196 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.394      ;
; 1.202 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.400      ;
; 1.205 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.403      ;
; 1.234 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.432      ;
; 1.249 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.448      ;
; 1.262 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.460      ;
; 1.269 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.467      ;
; 1.274 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.472      ;
; 1.285 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.483      ;
; 1.291 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.489      ;
; 1.299 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.497      ;
; 1.299 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.498      ;
; 1.302 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.501      ;
; 1.307 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.505      ;
; 1.315 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.513      ;
; 1.317 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.515      ;
; 1.323 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.521      ;
; 1.334 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.533      ;
; 1.358 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.556      ;
; 1.360 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.558      ;
; 1.361 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.559      ;
; 1.366 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.564      ;
; 1.367 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.565      ;
; 1.367 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.565      ;
; 1.368 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.566      ;
; 1.374 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.572      ;
; 1.375 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.573      ;
; 1.375 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.573      ;
; 1.375 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.573      ;
; 1.378 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.582      ;
; 1.379 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.577      ;
; 1.400 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.598      ;
; 1.411 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.609      ;
; 1.412 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.610      ;
; 1.414 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.612      ;
; 1.418 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.616      ;
; 1.421 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.619      ;
; 1.424 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.622      ;
; 1.426 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.427 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.427 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.625      ;
; 1.427 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.625      ;
; 1.428 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.626      ;
; 1.428 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.626      ;
; 1.428 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.626      ;
; 1.429 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.627      ;
; 1.433 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.631      ;
; 1.434 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.632      ;
; 1.434 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.633      ;
; 1.434 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.632      ;
; 1.434 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.632      ;
; 1.434 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.632      ;
; 1.436 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.634      ;
; 1.445 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.452 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.650      ;
; 1.452 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.650      ;
; 1.458 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.656      ;
; 1.459 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.657      ;
; 1.465 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.663      ;
; 1.470 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.669      ;
; 1.472 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.670      ;
; 1.478 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.676      ;
; 1.478 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.676      ;
; 1.486 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.684      ;
; 1.491 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.689      ;
; 1.495 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.693      ;
; 1.496 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.694      ;
; 1.497 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.695      ;
; 1.503 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.701      ;
; 1.508 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.706      ;
; 1.515 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.713      ;
; 1.518 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.716      ;
; 1.523 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.721      ;
; 1.526 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.724      ;
; 1.532 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.730      ;
; 1.532 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.730      ;
; 1.533 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.731      ;
; 1.533 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.731      ;
; 1.533 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.731      ;
; 1.539 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.737      ;
; 1.546 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.744      ;
; 1.546 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.744      ;
; 1.549 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.747      ;
; 1.551 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.749      ;
; 1.551 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.749      ;
; 1.552 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.750      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 6.835 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.191     ; 1.889      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 7.917 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.827      ; 2.805      ;
; 8.152 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 1.967      ;
; 8.152 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 1.967      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
; 8.315 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.829      ; 2.409      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 0.869 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.165      ; 2.278      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.221 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.164      ; 2.629      ;
; 1.400 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 1.840      ;
; 1.400 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 1.840      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.377 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.853     ; 1.788      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.952 ns




+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 3.248  ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.986  ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 17.478 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.163 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 0.186 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.927 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 8.530 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.463 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.401 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.000 ; 0.000         ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.782 ; 0.000         ;
; CLOCK_50                                                                      ; 9.416 ; 0.000         ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 9.752 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.248 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated|ram_block1a0~porta_we_reg ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.322     ; 2.616      ;
; 3.980 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 1.972      ; 2.979      ;
; 4.030 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|idle_state          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 1.972      ; 2.929      ;
; 4.144 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 1.972      ; 2.815      ;
; 4.187 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 1.972      ; 2.772      ;
; 4.331 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.148     ; 1.707      ;
; 4.334 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.148     ; 1.704      ;
; 4.417 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.148     ; 1.621      ;
; 4.477 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.148     ; 1.561      ;
; 4.526 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate2_state                                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate3_state ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.021     ; 0.440      ;
; 4.543 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.148     ; 1.495      ;
; 4.734 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.303      ;
; 4.737 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.300      ;
; 4.818 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.219      ;
; 4.891 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.146      ;
; 4.931 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                                        ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.106      ;
; 5.035 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 1.002      ;
; 5.214 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.149     ; 0.823      ;
; 5.492 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.459      ;
; 5.616 ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.021     ; 5.549      ;
; 5.760 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.193      ;
; 5.821 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.130      ;
; 5.880 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 4.075      ;
; 5.892 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 4.061      ;
; 5.996 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[18]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.957      ;
; 6.025 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[26]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.928      ;
; 6.030 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.918      ;
; 6.043 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.905      ;
; 6.045 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[27]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.908      ;
; 6.055 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[10]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.900      ;
; 6.091 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.860      ;
; 6.095 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.856      ;
; 6.099 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[8]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.852      ;
; 6.104 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.847      ;
; 6.113 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.838      ;
; 6.122 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.829      ;
; 6.124 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[3]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.826      ;
; 6.145 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.809      ;
; 6.148 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[25]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.805      ;
; 6.159 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.795      ;
; 6.159 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[9]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.791      ;
; 6.185 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[19]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.769      ;
; 6.219 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[4]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.729      ;
; 6.224 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[13]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[1]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.731      ;
; 6.227 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.724      ;
; 6.235 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[2]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.713      ;
; 6.246 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.694      ;
; 6.246 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.694      ;
; 6.246 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.694      ;
; 6.246 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.694      ;
; 6.246 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.694      ;
; 6.247 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.693      ;
; 6.247 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.693      ;
; 6.247 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.693      ;
; 6.247 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.693      ;
; 6.247 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.693      ;
; 6.248 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[1]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.702      ;
; 6.251 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.699      ;
; 6.256 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.684      ;
; 6.256 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.684      ;
; 6.256 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.684      ;
; 6.256 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.684      ;
; 6.256 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[5]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.684      ;
; 6.258 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.682      ;
; 6.258 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.682      ;
; 6.258 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.682      ;
; 6.258 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.682      ;
; 6.258 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[8]                                                                                                               ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.682      ;
; 6.264 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[0]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.686      ;
; 6.265 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[2]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.683      ;
; 6.269 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[8]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.679      ;
; 6.277 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[17]                                                                                                                                                               ; spi_adc_top:u_multi_adc_drv|adc_wdata[11]                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.677      ;
; 6.278 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[0]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[6]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.670      ;
; 6.286 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.654      ;
; 6.286 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.654      ;
; 6.286 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.654      ;
; 6.286 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.654      ;
; 6.286 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[16]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.654      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.653      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.653      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.653      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.653      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[13]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.653      ;
; 6.287 ; spi_adc_top:u_multi_adc_drv|rxData_valid0_r[9]                                                                                                                                                                ; spi_adc_top:u_multi_adc_drv|adc_wdata[5]                                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.668      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[11]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[8]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[7]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[6]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[5]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[4]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[3]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[2]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[1]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.290 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[10]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[0]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.650      ;
; 6.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[11]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.649      ;
; 6.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[10]                                               ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.649      ;
; 6.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[9]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.649      ;
; 6.291 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[12]                                                                                                              ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208|rx_buffer[8]                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.649      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                   ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 6.986 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.968      ;
; 7.008 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.946      ;
; 7.137 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.817      ;
; 7.150 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.804      ;
; 7.172 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.782      ;
; 7.216 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.736      ;
; 7.217 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.735      ;
; 7.217 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.735      ;
; 7.250 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.702      ;
; 7.251 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.701      ;
; 7.251 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.701      ;
; 7.265 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.689      ;
; 7.284 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.668      ;
; 7.285 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.667      ;
; 7.285 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.667      ;
; 7.289 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.663      ;
; 7.301 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.653      ;
; 7.320 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.630      ;
; 7.321 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.629      ;
; 7.321 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.629      ;
; 7.323 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.629      ;
; 7.332 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.622      ;
; 7.351 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.601      ;
; 7.352 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.600      ;
; 7.352 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.600      ;
; 7.357 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.595      ;
; 7.367 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.583      ;
; 7.368 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.582      ;
; 7.368 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.582      ;
; 7.381 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.573      ;
; 7.393 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.557      ;
; 7.400 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.552      ;
; 7.401 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.551      ;
; 7.401 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.551      ;
; 7.404 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.548      ;
; 7.405 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.547      ;
; 7.405 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.547      ;
; 7.407 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.545      ;
; 7.408 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.544      ;
; 7.408 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.544      ;
; 7.424 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.528      ;
; 7.429 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.525      ;
; 7.440 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.510      ;
; 7.452 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.500      ;
; 7.453 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.499      ;
; 7.453 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.499      ;
; 7.473 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.479      ;
; 7.477 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.475      ;
; 7.480 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.472      ;
; 7.496 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.458      ;
; 7.516 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.434      ;
; 7.517 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.433      ;
; 7.517 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.433      ;
; 7.525 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.427      ;
; 7.545 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.409      ;
; 7.589 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.361      ;
; 7.594 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.358      ;
; 7.612 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.340      ;
; 7.618 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.334      ;
; 7.619 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.333      ;
; 7.626 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.328      ;
; 7.664 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.288      ;
; 7.665 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.287      ;
; 7.670 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.282      ;
; 7.671 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.283      ;
; 7.671 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.281      ;
; 7.671 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.281      ;
; 7.672 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.280      ;
; 7.681 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.271      ;
; 7.681 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.271      ;
; 7.682 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.270      ;
; 7.686 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.266      ;
; 7.692 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.260      ;
; 7.712 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.240      ;
; 7.718 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.234      ;
; 7.719 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.233      ;
; 7.733 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.219      ;
; 7.733 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.219      ;
; 7.733 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.219      ;
; 7.734 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.218      ;
; 7.734 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.218      ;
; 7.734 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.218      ;
; 7.735 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.217      ;
; 7.738 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.214      ;
; 7.739 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.213      ;
; 7.739 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.213      ;
; 7.740 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.212      ;
; 7.744 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.208      ;
; 7.745 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.207      ;
; 7.758 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.194      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
; 7.779 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 1.365      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 17.478 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]  ; spi_dac_top:u_multi_dac_top|wbs_readdata[1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 2.480      ;
; 17.837 ; wishbone_register:register0|reg_in_d[7][4]  ; wishbone_register:register0|wbs_readdata[4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.107      ;
; 17.845 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.115      ;
; 17.845 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.115      ;
; 17.913 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 2.046      ;
; 17.916 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.044      ;
; 17.936 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.024      ;
; 17.936 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 2.024      ;
; 17.957 ; wishbone_register:register0|reg_in_d[1][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 2.000      ;
; 17.961 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 2.000      ;
; 17.969 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.993      ;
; 17.978 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12] ; spi_dac_top:u_multi_dac_top|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 1.977      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.978 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 1.971      ;
; 17.980 ; wishbone_register:register0|reg_in_d[0][12] ; wishbone_register:register0|wbs_readdata[12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.977      ;
; 17.990 ; wishbone_register:register0|reg_in_d[5][10] ; wishbone_register:register0|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.968      ;
; 17.990 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 1.973      ;
; 17.992 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.968      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.005 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.955      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.007 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.951      ;
; 18.018 ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10] ; spi_dac_top:u_multi_dac_top|wbs_readdata[10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 1.941      ;
; 18.021 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.941      ;
; 18.022 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 1.937      ;
; 18.025 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[10][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.935      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.034 ; spi_wishbone_wrapper:Master_0|write         ; spi_dac_top:u_multi_dac_top|reg_out_d[14][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 1.927      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][13] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.055 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[10][11] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 1.907      ;
; 18.070 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 1.883      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.073 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[1][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.884      ;
; 18.074 ; spi_wishbone_wrapper:Master_0|strobe        ; wishbone_register:register0|reg_out_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.884      ;
; 18.080 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[6][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.872      ;
; 18.083 ; spi_wishbone_wrapper:Master_0|strobe        ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 1.877      ;
; 18.084 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[4][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 1.871      ;
; 18.084 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[4][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 1.871      ;
; 18.084 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[4][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 1.871      ;
; 18.084 ; spi_wishbone_wrapper:Master_0|write         ; wishbone_register:register0|reg_out_d[4][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 1.871      ;
+--------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.163 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[0]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[5]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[7]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.490      ;
; 0.172 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[3]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.497      ;
; 0.177 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[0]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[1]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.504      ;
; 0.178 ; spi_adc_top:u_multi_adc_drv|adc_waddr[5]                                                                                                                                                     ; spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf|altsyncram:altsyncram_component|altsyncram_6oo3:auto_generated|ram_block1a4~porta_address_reg0                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.500      ;
; 0.179 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[1]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.503      ;
; 0.183 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[4]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.509      ;
; 0.184 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[4]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.508      ;
; 0.185 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[8]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.511      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                                                              ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                                                                                                                              ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[1]                                                                                                                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change_dur[0]                                                                                                                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0011                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0111                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0110                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0101                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.0100                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                                                          ; DVI_DEMO:u_video_src|vpg:vpg_inst|config_state.1000                                                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                                                             ; DVI_DEMO:u_video_src|vpg:vpg_inst|write_from_rom                                                                                                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                       ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                                                                  ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|sclk                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                                                                   ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|assert_data                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                                                           ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|assert_data                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|cntr_rsf:cntr1|counter_reg_bit[8]                                                                ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0                                      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.510      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                                                                 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|state                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                                                             ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|count[31]                                                                                             ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                                                          ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|clk_ratio[0]                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                                                         ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|state                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                                                         ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state                                                ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                                                          ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|sclk                                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                                                                     ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|count[31]                                                                                                     ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                                                                  ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|clk_ratio[0]                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|mosi                                                                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state                                                   ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[18]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[17]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[15]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[11]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[60]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[59]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[58]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[54]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[55]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[50]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[36]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[37]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[35]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[34]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[33]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[31]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[32]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[29]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[30]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[27]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[0]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[1]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1                                           ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_state                                                  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|adcBusy_r[1]                                                                                                                         ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|rxData_valid                                                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[14]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[12]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[46]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[45]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[43]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[44]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[23]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[24]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[22]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[21]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[19]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[20]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[16]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[17]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[11]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[7]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[8]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[3]                                                                                                                                                    ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[4]                                                                                                                                                    ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|adcBusy_r[1]                                                                                                                 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|rxData_valid                                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[4] ; DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated|counter_reg_bit[4] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[15]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208|tx_buffer[16]                                                                                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[13]                                                                                                 ; spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208|tx_buffer[14]                                                                                                 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[56]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[57]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[52]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[53]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[51]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[52]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[42]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[40]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[41]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[25]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[26]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[12]                                                                                                                                                   ; spi_adc_top:u_multi_adc_drv|s_adc_en_r[13]                                                                                                                                                   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_buffer[11]                                                                                         ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208|rx_data[11]                                                                                           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u10_mcp3208|rx_buffer[3]                                                                                          ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u10_mcp3208|rx_buffer[4]                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_buffer[3]                                                                                          ; spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208|rx_buffer[4]                                                                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; spi_wishbone_wrapper:Master_0|sck_t           ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_wishbone_wrapper:Master_0|ss_t            ; spi_wishbone_wrapper:Master_0|ss_t           ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_wishbone_wrapper:Master_0|mosi_t          ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][6]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][11]  ; spi_dac_top:u_multi_dac_top|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][8]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][7]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[5][4]   ; wishbone_register:register0|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[5][2]   ; wishbone_register:register0|reg_in_d[5][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[4][2]   ; wishbone_register:register0|reg_in_d[4][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[7][1]   ; wishbone_register:register0|reg_in_d[7][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[10][1]  ; wishbone_register:register0|reg_in_d[10][1]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[7][3]   ; wishbone_register:register0|reg_in_d[7][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[10][8]  ; wishbone_register:register0|reg_in_d[10][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[5][12]  ; wishbone_register:register0|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wishbone_register:register0|reg_out_d[14][12] ; wishbone_register:register0|reg_in_d[14][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[6][15]  ; wishbone_register:register0|reg_in_d[6][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[6][11]  ; wishbone_register:register0|reg_in_d[6][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][7]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][7]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[6][7]   ; wishbone_register:register0|reg_in_d[6][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[5][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[7][4]   ; wishbone_register:register0|reg_in_d[7][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; wishbone_register:register0|reg_out_d[10][4]  ; wishbone_register:register0|reg_in_d[10][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; wishbone_register:register0|reg_out_d[7][2]   ; wishbone_register:register0|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; wishbone_register:register0|reg_out_d[7][0]   ; wishbone_register:register0|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; wishbone_register:register0|reg_out_d[5][0]   ; wishbone_register:register0|reg_in_d[5][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[8][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[6][8]   ; wishbone_register:register0|reg_in_d[6][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[9][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wishbone_register:register0|reg_out_d[14][14] ; wishbone_register:register0|reg_in_d[14][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_wishbone_wrapper:Master_0|mosi_r[3]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; wishbone_register:register0|reg_out_d[7][15]  ; wishbone_register:register0|reg_in_d[7][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; wishbone_register:register0|reg_out_d[10][15] ; wishbone_register:register0|reg_in_d[10][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_dac_top:u_multi_dac_top|reg_out_d[6][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[6][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; wishbone_register:register0|reg_out_d[13][0]  ; wishbone_register:register0|reg_in_d[13][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; wishbone_register:register0|reg_out_d[10][3]  ; wishbone_register:register0|reg_in_d[10][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][10] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][10] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; wishbone_register:register0|reg_out_d[6][13]  ; wishbone_register:register0|reg_in_d[6][13]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; spi_wishbone_wrapper:Master_0|ss_r[0]         ; spi_wishbone_wrapper:Master_0|ss_r[1]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; spi_wishbone_wrapper:Master_0|mosi_r[1]       ; spi_wishbone_wrapper:Master_0|mosi_r[2]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_r[3]      ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.257 ; wishbone_register:register0|reg_out_d[11][15] ; wishbone_register:register0|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.264 ; spi_dac_top:u_multi_dac_top|reg_out_d[13][3]  ; spi_dac_top:u_multi_dac_top|reg_in_d[13][3]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.381      ;
; 0.265 ; spi_wishbone_wrapper:Master_0|sck_r[0]        ; spi_wishbone_wrapper:Master_0|sck_r[1]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; wishbone_register:register0|reg_out_d[0][9]   ; wishbone_register:register0|reg_in_d[0][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[2][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[2][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][5]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; wishbone_register:register0|reg_out_d[7][5]   ; wishbone_register:register0|reg_in_d[7][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][2]  ; spi_dac_top:u_multi_dac_top|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][0]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][0]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][3]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; wishbone_register:register0|reg_out_d[9][6]   ; wishbone_register:register0|reg_in_d[9][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; wishbone_register:register0|reg_out_d[6][10]  ; wishbone_register:register0|reg_in_d[6][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; wishbone_register:register0|reg_out_d[10][12] ; wishbone_register:register0|reg_in_d[10][12] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; wishbone_register:register0|reg_out_d[0][12]  ; wishbone_register:register0|reg_in_d[0][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[4][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; wishbone_register:register0|reg_out_d[10][9]  ; wishbone_register:register0|reg_in_d[10][9]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; spi_dac_top:u_multi_dac_top|reg_out_d[15][6]  ; spi_dac_top:u_multi_dac_top|reg_in_d[15][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; wishbone_register:register0|reg_out_d[4][5]   ; wishbone_register:register0|reg_in_d[4][5]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; spi_dac_top:u_multi_dac_top|reg_out_d[8][10]  ; spi_dac_top:u_multi_dac_top|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; wishbone_register:register0|reg_out_d[5][15]  ; wishbone_register:register0|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][15]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][15]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[0][11]  ; wishbone_register:register0|reg_in_d[0][11]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; spi_dac_top:u_multi_dac_top|reg_out_d[9][4]   ; spi_dac_top:u_multi_dac_top|reg_in_d[9][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[12][4]  ; wishbone_register:register0|reg_in_d[12][4]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[6][4]   ; wishbone_register:register0|reg_in_d[6][4]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][1]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][1]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[7][6]   ; wishbone_register:register0|reg_in_d[7][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[14][8]  ; wishbone_register:register0|reg_in_d[14][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; wishbone_register:register0|reg_out_d[11][8]  ; wishbone_register:register0|reg_in_d[11][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[9][8]   ; wishbone_register:register0|reg_in_d[9][8]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wishbone_register:register0|reg_out_d[8][10]  ; wishbone_register:register0|reg_in_d[8][10]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; spi_dac_top:u_multi_dac_top|reg_out_d[5][12]  ; spi_dac_top:u_multi_dac_top|reg_in_d[5][12]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; wishbone_register:register0|reg_out_d[10][14] ; wishbone_register:register0|reg_in_d[10][14] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; wishbone_register:register0|reg_out_d[4][6]   ; wishbone_register:register0|reg_in_d[4][6]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; spi_wishbone_wrapper:Master_0|ss_r[1]         ; spi_wishbone_wrapper:Master_0|ss_r[2]        ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; spi_dac_top:u_multi_dac_top|reg_out_d[14][5]  ; spi_dac_top:u_multi_dac_top|reg_in_d[14][5]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; spi_wishbone_wrapper:Master_0|sck_r[1]        ; spi_wishbone_wrapper:Master_0|sck_r[2]       ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; wishbone_register:register0|reg_out_d[11][2]  ; wishbone_register:register0|reg_in_d[11][2]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; wishbone_register:register0|reg_out_d[4][3]   ; wishbone_register:register0|reg_in_d[4][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; wishbone_register:register0|reg_out_d[13][6]  ; wishbone_register:register0|reg_in_d[13][6]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][14]  ; spi_dac_top:u_multi_dac_top|reg_in_d[7][14]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.395      ;
; 0.274 ; wishbone_register:register0|reg_out_d[7][7]   ; wishbone_register:register0|reg_in_d[7][7]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.286 ; spi_dac_top:u_multi_dac_top|reg_out_d[4][9]   ; spi_dac_top:u_multi_dac_top|reg_in_d[4][9]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.415      ;
; 0.294 ; spi_wishbone_wrapper:Master_0|sck_r[3]        ; spi_wishbone_wrapper:Master_0|sck_t          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; wishbone_register:register0|reg_out_d[9][3]   ; wishbone_register:register0|reg_in_d[9][3]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.411      ;
; 0.300 ; spi_dac_top:u_multi_dac_top|reg_out_d[11][15] ; spi_dac_top:u_multi_dac_top|reg_in_d[11][15] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.411      ;
; 0.301 ; spi_dac_top:u_multi_dac_top|reg_out_d[7][2]   ; spi_dac_top:u_multi_dac_top|reg_in_d[7][2]   ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.413      ;
; 0.302 ; spi_wishbone_wrapper:Master_0|mosi_r[2]       ; spi_wishbone_wrapper:Master_0|mosi_t         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.332 ; wishbone_register:register0|reg_out_d[12][0]  ; wishbone_register:register0|reg_in_d[12][0]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; wishbone_register:register0|reg_out_d[15][8]  ; wishbone_register:register0|reg_in_d[15][8]  ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
+-------+-----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                            ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.199 ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                      ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.368 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs        ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                                                              ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.485      ;
; 0.463 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.477 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.600 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.640 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.759      ;
; 0.644 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.763      ;
; 0.666 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.785      ;
; 0.672 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.791      ;
; 0.675 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.677 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.796      ;
; 0.678 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.689 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.808      ;
; 0.703 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.822      ;
; 0.704 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.823      ;
; 0.708 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.827      ;
; 0.736 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.855      ;
; 0.740 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.859      ;
; 0.745 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.864      ;
; 0.752 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.871      ;
; 0.757 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.876      ;
; 0.758 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.877      ;
; 0.760 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.879      ;
; 0.764 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.883      ;
; 0.765 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.884      ;
; 0.770 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.889      ;
; 0.770 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.889      ;
; 0.774 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.893      ;
; 0.780 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.899      ;
; 0.782 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.901      ;
; 0.797 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.921      ;
; 0.798 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.917      ;
; 0.805 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.924      ;
; 0.805 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.924      ;
; 0.806 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.925      ;
; 0.811 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10] ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.930      ;
; 0.813 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.932      ;
; 0.813 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.932      ;
; 0.814 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.933      ;
; 0.815 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.934      ;
; 0.821 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.940      ;
; 0.824 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.943      ;
; 0.827 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.828 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.947      ;
; 0.832 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.951      ;
; 0.834 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.953      ;
; 0.837 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.956      ;
; 0.838 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.957      ;
; 0.840 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.959      ;
; 0.841 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.960      ;
; 0.845 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.964      ;
; 0.846 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.965      ;
; 0.848 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.851 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.970      ;
; 0.853 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.972      ;
; 0.853 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.972      ;
; 0.854 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.973      ;
; 0.854 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.973      ;
; 0.855 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.974      ;
; 0.863 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.982      ;
; 0.863 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.982      ;
; 0.864 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.983      ;
; 0.864 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.983      ;
; 0.865 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.984      ;
; 0.871 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.990      ;
; 0.872 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.991      ;
; 0.874 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.993      ;
; 0.879 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.998      ;
; 0.879 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[2]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.998      ;
; 0.882 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.001      ;
; 0.885 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.004      ;
; 0.888 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.007      ;
; 0.889 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.008      ;
; 0.889 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.008      ;
; 0.890 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.009      ;
; 0.893 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.012      ;
; 0.894 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.896 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[2]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.015      ;
; 0.901 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.020      ;
; 0.901 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.020      ;
; 0.903 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.022      ;
; 0.904 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.023      ;
; 0.904 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[5]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[8]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.023      ;
; 0.905 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.024      ;
; 0.905 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[5]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.024      ;
; 0.907 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[11]                                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.024      ;
; 0.915 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.034      ;
; 0.915 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.034      ;
; 0.921 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_vs                                                ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.529     ; 0.596      ;
; 0.923 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[4]                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.529     ; 0.598      ;
; 0.923 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[1]                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.529     ; 0.598      ;
; 0.923 ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[4]  ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]                                          ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.042      ;
; 0.924 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change                                            ; DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[3]                                          ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.529     ; 0.599      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 7.927 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.761     ; 1.219      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.530 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.513      ; 1.870      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.784 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.515      ; 1.618      ;
; 8.824 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 1.244      ;
; 8.824 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 1.244      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll_sys|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|tmp                                                                 ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[1]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[0]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[7]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[6]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[5]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[4]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[3]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.463 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[2]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 1.391      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[16]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[15]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[14]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[13]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[12]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[11]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[10]                                                           ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[9]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.693 ; DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated|external_latency_ffsa[25] ; spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen|count[8]                                                            ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 1.619      ;
; 0.859 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.143      ;
; 0.859 ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|dffe4                                  ; spi_adc_top:u_multi_adc_drv|altshift_taps:samp_cnt4_dly_rtl_0|shift_taps_0mm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1 ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.143      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                               ; Launch Clock                                          ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 1.401 ; DVI_DEMO:u_video_src|vpg:vpg_inst|timing_change ; DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 1.074      ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 37
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 9.310 ns




+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; 1.452  ; 0.163 ; 6.479    ; 0.463   ; 0.000               ;
;  CLOCK_50                                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 15.661 ; 0.186 ; N/A      ; N/A     ; 9.743               ;
;  u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 1.452  ; 0.163 ; 7.696    ; 0.463   ; 0.000               ;
;  u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.581  ; 0.188 ; 6.479    ; 1.401   ; 4.746               ;
; Design-wide TNS                                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_M_MISO    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_CS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_CS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_CS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_CS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_A_MOSI    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_CS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_CS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_CS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_CS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_B_MOSI    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_CS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_CS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_CS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_CS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_C_MOSI    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_CS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_CS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_CS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_CS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_D_MOSI    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; KEY[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_M_SCLK    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_M_NSS     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_M_MOSI    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_D_MISO[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_C_MISO[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_B_MISO[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_A_MISO[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SPI_M_MISO    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ADC_A_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_A_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_A_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_A_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ADC_A_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_A_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_B_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_C_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_C_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_C_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ADC_C_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_C_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_C_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_D_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_D_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_D_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ADC_D_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_D_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_D_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SPI_M_MISO    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ADC_A_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_A_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_A_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_A_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ADC_A_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_A_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_B_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_C_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_C_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_C_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ADC_C_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_C_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_C_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_D_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_D_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_D_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ADC_D_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_D_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_D_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SPI_M_MISO    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ADC_A_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_A_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_A_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_A_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ADC_A_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_A_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_B_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_C_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_C_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_C_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ADC_C_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_C_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_C_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_D_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_D_CS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_D_CS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ADC_D_CS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_D_CS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_D_MOSI    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 2091     ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 46132    ; 4        ; 20       ; 1        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 1        ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1412     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; 2091     ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 46132    ; 4        ; 20       ; 1        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 1        ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1412     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 2        ; 0        ; 0        ; 0        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 18       ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 2        ; 0        ; 0        ; 0        ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; 18       ; 0        ; 0        ; 0        ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 1215  ; 1215 ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 60    ; 60   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                        ; Clock                                                                         ; Type      ; Status        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; Base      ; Constrained   ;
; spi_wishbone_wrapper:Master_0|sck_t                                           ;                                                                               ; Base      ; Unconstrained ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[0]                         ; Generated ; Constrained   ;
; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; u_pll_sys|altpll_component|auto_generated|pll1|clk[1]                         ; Generated ; Constrained   ;
; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; ADC_A_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SDAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_NSS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_SCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_A_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_MISO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; ADC_A_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MISO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SDAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_NSS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_SCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_A_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_A_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_B_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_C_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_CS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_D_MOSI  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_M_MISO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
    Info: Processing started: Tue Sep 24 11:45:12 2024
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {u_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {u_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: spi_wishbone_wrapper:Master_0|sck_t was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_wishbone_wrapper:Master_0|addr_bus_latched[15] is being clocked by spi_wishbone_wrapper:Master_0|sck_t
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.452               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.581               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.661               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.357               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.479               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.696               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.927               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.632               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.752               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747               0.000 CLOCK_50 
    Info (332119):     9.747               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.816 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: spi_wishbone_wrapper:Master_0|sck_t was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_wishbone_wrapper:Master_0|addr_bus_latched[15] is being clocked by spi_wishbone_wrapper:Master_0|sck_t
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.908               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.161               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.157               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.313               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.835               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.917               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.869               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.377               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.746               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709               0.000 CLOCK_50 
    Info (332119):     9.743               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.952 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: spi_wishbone_wrapper:Master_0|sck_t was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_wishbone_wrapper:Master_0|addr_bus_latched[15] is being clocked by spi_wishbone_wrapper:Master_0|sck_t
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.248               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.986               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.478               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.163               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.927               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.530               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.463               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.401               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.782               0.000 u_video_src|vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK_50 
    Info (332119):     9.752               0.000 u_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 37
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 9.310 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Tue Sep 24 11:45:14 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


