<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>DBGDTRRXint</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGDTRRXint, Debug Data Transfer Register, Receive</h1><p>The DBGDTRRXint characteristics are:</p><h2>Purpose</h2><p>Transfers data from an external debugger to the PE. For example, it is used by a debugger transferring commands and data to a debug target. See Arch64-DBGDTR_EL0 for additional architectural mappings. It is a component of the Debug Communications Channel.</p><h2>Configuration</h2><p>AArch32 System register DBGDTRRXint bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]
            </a>.
          </p><p>AArch32 System register DBGDTRRXint bits [31:0]
            
                are architecturally mapped to
              External register <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]
            </a>.
          </p><p><ins>This</ins><del>RW</del> <ins>register</ins><del>fields</del> <ins>is</ins><del>in</del> <ins>present</ins><del>this</del> <ins>only
    when</ins><del>register</del> <ins>AArch32</ins><del>reset</del> <ins>is supported at any Exception level.
      
    Otherwise, direct accesses </ins>to <ins>DBGDTRRXint are</ins><del>architecturally</del> <span class="arm-defined-word">UNKNOWN</span><ins>.</ins><del>values.</del></p><h2>Attributes</h2><p>DBGDTRRXint is a 32-bit register.</p><h2>Field descriptions</h2><p>The DBGDTRRXint bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#UpdateDTRRX_31">Update DTRRX</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="UpdateDTRRX_31">
                Bits [31:0]
              </h4><p>Update DTRRX.</p><p>Reads of this register:</p><ul><li><p>If RXfull is set to 1, return the last value written to DTRRX.</p></li><li><p>If RXfull is set to 0, return an <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><p>After the read, RXfull is cleared to 0.</p><p>For the full behavior of the Debug Communications Channel, see <span class="xref">The Debug Communication Channel and Instruction Transfer Register</span>.</p><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the DBGDTRRXint</h2><p>Data can be stored to memory from this register using <span class="xref">STC</span>.</p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0000</td><td>0b0101</td><td>0b000</td></tr></table><p class="pseudocode">
if <ins>Halted() then
    return DBGDTRRXint;
elsif </ins>PSTATE.EL == EL0 then
    if !<del>Halted() &amp;&amp; !</del>ELUsingAArch32(EL1) &amp;&amp; MDSCR_EL1.TDCC == '1' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x05);
        else
            AArch64.AArch32SystemAccessTrap(EL1, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>ELUsingAArch32(EL1) &amp;&amp; DBGDSCRext.UDCCdis == '1' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x05);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TDCC == '1' then
        AArch32.TakeHypTrapException(0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (HCR_EL2.TGE == '1' || MDCR_EL2.&lt;TDE,TDA> != '00') then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (HCR.TGE == '1' || HDCR.&lt;TDE,TDA> != '00') then
        AArch32.TakeHypTrapException(0x05);
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; <del>!</del>ELUsingAArch32(EL3) &amp;&amp; <ins>SDCR.TDCC</ins><del>MDCR_EL3.TDA</del> == '1' then
        <ins>AArch32.TakeMonitorTrapException();</ins><del>AArch64.AArch32SystemAccessTrap(EL3, 0x05);</del>
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; <ins>!</ins>ELUsingAArch32(EL3) &amp;&amp; <ins>MDCR_EL3.TDA</ins><del>SDCR.TDCC</del> == '1' then
        <ins>AArch64.AArch32SystemAccessTrap(EL3, 0x05);</ins><del>AArch32.TakeMonitorTrapException();</del>
    else
        return DBGDTRRXint;
elsif PSTATE.EL == EL1 then
    if <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TDCC == '1' then
        AArch32.TakeHypTrapException(0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA> != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA> != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SDCR.TDCC == '1' then
        AArch32.TakeMonitorTrapException();
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGDTRRXint;
elsif PSTATE.EL == EL2 then
    if <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SDCR.TDCC == '1' then
        AArch32.TakeMonitorTrapException();
    elsif <del>!Halted() &amp;&amp; </del>HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGDTRRXint;
elsif PSTATE.EL == EL3 then
    if <ins>PSTATE.M</ins><del>!Halted()</del> <ins>!=</ins><del>&amp;&amp;</del> <ins>M32_Monitor</ins><del>HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3)</del> &amp;&amp; SDCR.TDCC == '1' then
        AArch32.TakeMonitorTrapException();
    else
        return DBGDTRRXint;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>