{
  "module_name": "dma6_core_regs.h",
  "hash_id": "f7398b98c0a3d178be48bdbf44e224826c2e18f122843752e34e4c71ecec34e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma6_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA6_CORE_REGS_H_\n#define ASIC_REG_DMA6_CORE_REGS_H_\n\n \n\n#define mmDMA6_CORE_CFG_0                                            0x5C0000\n\n#define mmDMA6_CORE_CFG_1                                            0x5C0004\n\n#define mmDMA6_CORE_LBW_MAX_OUTSTAND                                 0x5C0008\n\n#define mmDMA6_CORE_SRC_BASE_LO                                      0x5C0014\n\n#define mmDMA6_CORE_SRC_BASE_HI                                      0x5C0018\n\n#define mmDMA6_CORE_DST_BASE_LO                                      0x5C001C\n\n#define mmDMA6_CORE_DST_BASE_HI                                      0x5C0020\n\n#define mmDMA6_CORE_SRC_TSIZE_1                                      0x5C002C\n\n#define mmDMA6_CORE_SRC_STRIDE_1                                     0x5C0030\n\n#define mmDMA6_CORE_SRC_TSIZE_2                                      0x5C0034\n\n#define mmDMA6_CORE_SRC_STRIDE_2                                     0x5C0038\n\n#define mmDMA6_CORE_SRC_TSIZE_3                                      0x5C003C\n\n#define mmDMA6_CORE_SRC_STRIDE_3                                     0x5C0040\n\n#define mmDMA6_CORE_SRC_TSIZE_4                                      0x5C0044\n\n#define mmDMA6_CORE_SRC_STRIDE_4                                     0x5C0048\n\n#define mmDMA6_CORE_SRC_TSIZE_0                                      0x5C004C\n\n#define mmDMA6_CORE_DST_TSIZE_1                                      0x5C0054\n\n#define mmDMA6_CORE_DST_STRIDE_1                                     0x5C0058\n\n#define mmDMA6_CORE_DST_TSIZE_2                                      0x5C005C\n\n#define mmDMA6_CORE_DST_STRIDE_2                                     0x5C0060\n\n#define mmDMA6_CORE_DST_TSIZE_3                                      0x5C0064\n\n#define mmDMA6_CORE_DST_STRIDE_3                                     0x5C0068\n\n#define mmDMA6_CORE_DST_TSIZE_4                                      0x5C006C\n\n#define mmDMA6_CORE_DST_STRIDE_4                                     0x5C0070\n\n#define mmDMA6_CORE_DST_TSIZE_0                                      0x5C0074\n\n#define mmDMA6_CORE_COMMIT                                           0x5C0078\n\n#define mmDMA6_CORE_WR_COMP_WDATA                                    0x5C007C\n\n#define mmDMA6_CORE_WR_COMP_ADDR_LO                                  0x5C0080\n\n#define mmDMA6_CORE_WR_COMP_ADDR_HI                                  0x5C0084\n\n#define mmDMA6_CORE_WR_COMP_AWUSER_31_11                             0x5C0088\n\n#define mmDMA6_CORE_TE_NUMROWS                                       0x5C0094\n\n#define mmDMA6_CORE_PROT                                             0x5C00B8\n\n#define mmDMA6_CORE_SECURE_PROPS                                     0x5C00F0\n\n#define mmDMA6_CORE_NON_SECURE_PROPS                                 0x5C00F4\n\n#define mmDMA6_CORE_RD_MAX_OUTSTAND                                  0x5C0100\n\n#define mmDMA6_CORE_RD_MAX_SIZE                                      0x5C0104\n\n#define mmDMA6_CORE_RD_ARCACHE                                       0x5C0108\n\n#define mmDMA6_CORE_RD_ARUSER_31_11                                  0x5C0110\n\n#define mmDMA6_CORE_RD_INFLIGHTS                                     0x5C0114\n\n#define mmDMA6_CORE_WR_MAX_OUTSTAND                                  0x5C0120\n\n#define mmDMA6_CORE_WR_MAX_AWID                                      0x5C0124\n\n#define mmDMA6_CORE_WR_AWCACHE                                       0x5C0128\n\n#define mmDMA6_CORE_WR_AWUSER_31_11                                  0x5C0130\n\n#define mmDMA6_CORE_WR_INFLIGHTS                                     0x5C0134\n\n#define mmDMA6_CORE_RD_RATE_LIM_CFG_0                                0x5C0150\n\n#define mmDMA6_CORE_RD_RATE_LIM_CFG_1                                0x5C0154\n\n#define mmDMA6_CORE_WR_RATE_LIM_CFG_0                                0x5C0158\n\n#define mmDMA6_CORE_WR_RATE_LIM_CFG_1                                0x5C015C\n\n#define mmDMA6_CORE_ERR_CFG                                          0x5C0160\n\n#define mmDMA6_CORE_ERR_CAUSE                                        0x5C0164\n\n#define mmDMA6_CORE_ERRMSG_ADDR_LO                                   0x5C0170\n\n#define mmDMA6_CORE_ERRMSG_ADDR_HI                                   0x5C0174\n\n#define mmDMA6_CORE_ERRMSG_WDATA                                     0x5C0178\n\n#define mmDMA6_CORE_STS0                                             0x5C0190\n\n#define mmDMA6_CORE_STS1                                             0x5C0194\n\n#define mmDMA6_CORE_RD_DBGMEM_ADD                                    0x5C0200\n\n#define mmDMA6_CORE_RD_DBGMEM_DATA_WR                                0x5C0204\n\n#define mmDMA6_CORE_RD_DBGMEM_DATA_RD                                0x5C0208\n\n#define mmDMA6_CORE_RD_DBGMEM_CTRL                                   0x5C020C\n\n#define mmDMA6_CORE_RD_DBGMEM_RC                                     0x5C0210\n\n#define mmDMA6_CORE_DBG_HBW_AXI_AR_CNT                               0x5C0220\n\n#define mmDMA6_CORE_DBG_HBW_AXI_AW_CNT                               0x5C0224\n\n#define mmDMA6_CORE_DBG_LBW_AXI_AW_CNT                               0x5C0228\n\n#define mmDMA6_CORE_DBG_DESC_CNT                                     0x5C022C\n\n#define mmDMA6_CORE_DBG_STS                                          0x5C0230\n\n#define mmDMA6_CORE_DBG_RD_DESC_ID                                   0x5C0234\n\n#define mmDMA6_CORE_DBG_WR_DESC_ID                                   0x5C0238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}