
    <html>
        <body>
            <search-app>
                <article class="result" itemscope="" itemtype="http://schema.org/ScholarlyArticle">
    <h1 itemprop="pageTitle">US20070255878A1 - Motherboard assembly 
        - Google Patents</h1><section itemprop="abstract" itemscope="">
<h2>Abstract</h2>
<div html="" itemprop="content"><abstract lang="EN" load-source="patent-office" mxw-id="PA49815939">
<div class="abstract" id="p-0001" num="0000">A computer motherboard includes an expansion slot that complies with a Peripheral Component Interconnect Express (PCIEx1 and PCIEx4) specification and an Advance Digital Display 2 lane-reversed (ADD2-R) specification, and that includes a set of conductive pins complying with the Peripheral Component Interconnects (PCI) specification. A riser card may be inserted removably into the expansion slot, and includes a first slot that complies with the PCIEx1 specification, and a second slot that complies with the PCI specification. </div>
</abstract>
</div>
</section><section itemprop="description" itemscope="">
<h2>Description</h2>
<div html="" itemprop="content"><ul class="description" lang="EN" load-source="patent-office" mxw-id="PDES14159398">
<heading id="h-0001">BACKGROUND OF THE INVENTION </heading>
<li> <para-num num="[0001]"> </para-num> <div class="description-line" id="p-0002" num="0001"> 1. Field of the Invention </div>
</li> <li> <para-num num="[0002]"> </para-num> <div class="description-line" id="p-0003" num="0002"> The invention relates to a motherboard assembly, more particularly to a motherboard assembly with an expansion slot that complies with two different specifications. </div>
</li> <li> <para-num num="[0003]"> </para-num> <div class="description-line" id="p-0004" num="0003"> 2. Description of the Related Art </div>
</li> <li> <para-num num="[0004]"> </para-num> <div class="description-line" id="p-0005" num="0004"> A conventional computer motherboard includes a pair of expansion slots, each of which complies with a respective one of the Peripheral Component Interconnect Express (PCIE) specification and the Advance Digital Display 2 (ADDR-2) specification. </div>
</li> <li> <para-num num="[0005]"> </para-num> <div class="description-line" id="p-0006" num="0005"> The aforementioned conventional computer motherboard is disadvantageous in that it includes the two separate expansion slots, thereby resulting in a larger size for the computer motherboard and in higher manufacturing costs. </div>
</li> <heading id="h-0002">SUMMARY OF THE INVENTION </heading>
<li> <para-num num="[0006]"> </para-num> <div class="description-line" id="p-0007" num="0006"> Therefore, the object of the present invention is to provide a computer motherboard that is capable of overcoming the aforesaid drawbacks associated with the prior art. </div>
</li> <li> <para-num num="[0007]"> </para-num> <div class="description-line" id="p-0008" num="0007"> According to the present invention, a computer motherboard comprises an expansion slot that complies with a Peripheral Component Interconnect Express x1 (PCIEx1) specification and an Advance Digital Display 2 lane-reversed (ADD2-R) specification, and that includes a set of conductive pins complying with the Peripheral Component Interconnects (PCI) specification.</div>
</li> <heading id="h-0003">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<li> <para-num num="[0008]"> </para-num> <div class="description-line" id="p-0009" num="0008"> Other features and advantages of the present invention will become apparent in the following detailed description of the preferred embodiment with reference to the accompanying drawings, of which: </div>
</li> <li> <para-num num="[0009]"> </para-num> <div class="description-line" id="p-0010" num="0009"> FIG <b>1</b> is a schematic block diagram of the preferred embodiment of a motherboard assembly according to the present invention; </div>
</li> <li> <para-num num="[0010]"> </para-num> <div class="description-line" id="p-0011" num="0010"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a schematic view to illustrate two riser cards that are used in conjunction with an expansion slot of the preferred embodiment; and </div>
</li> <li> <para-num num="[0011]"> </para-num> <div class="description-line" id="p-0012" num="0011"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a schematic view to illustrate two interface cards that are used in conjunction with an expansion slot of the preferred embodiment.</div>
</li> <heading id="h-0004">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT </heading>
<li> <para-num num="[0012]"> </para-num> <div class="description-line" id="p-0013" num="0012"> Referring to <figref idrefs="DRAWINGS">FIGS. 1 and 2</figref>, the preferred embodiment of a motherboard assembly according to this invention is shown to include a computer motherboard <b>1</b>, and first and second riser cards <b>91</b>, <b>92</b>. </div>
</li> <li> <para-num num="[0013]"> </para-num> <div class="description-line" id="p-0014" num="0013"> The computer motherboard <b>1</b> includes an expansion slot <b>2</b>, an I/O connector <b>3</b>, an I/O controller hub (ICH) <b>4</b>, a graphic memory controller hub (GMCH) <b>5</b>, a central processing unit (CPU) <b>6</b>, and a power connector <b>7</b>. </div>
</li> <li> <para-num num="[0014]"> </para-num> <div class="description-line" id="p-0015" num="0014"> Since the feature of the present invention does not reside in particular configurations of the I/O connector <b>3</b>, the ICH 4, the GMCH 5, the CPU 6, and the power connector <b>7</b>, which are conventional in construction, a detailed description of the same is omitted herein for the sake of brevity. </div>
</li> <li> <para-num num="[0015]"> </para-num> <div class="description-line" id="p-0016" num="0015"> In this embodiment, the expansion slot <b>2</b> of the computer motherboard <b>1</b> complies with the Peripheral Component Interconnect Express x1 (PCIEx1) specification and the Advance Digital Display 2 lane-reversed (ADD2-R) specification, and includes a set of conductive pins that complies with the Peripheral Component Interconnects (PCI) specification. Accordingly, the expansion slot <b>2</b> of the computer motherboard <b>1</b> is capable of supporting a PCIEx1 compliant interface card <b>81</b> (see <figref idrefs="DRAWINGS">FIG. 3</figref>) and an ADD2-R compliant interface card <b>82</b> (see <figref idrefs="DRAWINGS">FIG. 3</figref>). </div>
</li> <li> <para-num num="[0016]"> </para-num> <div class="description-line" id="p-0017" num="0016"> It is noted that the expansion slot <b>2</b> of the computer motherboard <b>1</b> has 164 conductive pins, each of which is defined as illustrated in Table 1 below.  
<tables id="TABLE-US-00001" num="1"> <patent-tables colsep="0" frame="none" pgwide="1" rowsep="0"> <table align="left" class="description-table" cols="6" colsep="0" rowsep="0" width="100%"> <thead> <tr class="description-tr"> <td align="center" class="description-td" colspan="6" nameend="6" namest="1">TABLE 1</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> </tr> <tr class="description-tr"> <td align="center" class="description-td" colspan="6" nameend="6" namest="1" rowsep="1"> </td> </tr> <tr class="description-tr"> <td class="description-td">Pin</td> <td class="description-td">Definition</td> <td class="description-td">Specification</td> <td class="description-td">Pin</td> <td class="description-td">Definition</td> <td class="description-td">Specification</td> </tr> <tr class="description-tr"> <td align="center" class="description-td" colspan="6" nameend="6" namest="1" rowsep="1"> </td> </tr> </thead> <tbody><tr class="description-tr"> <td class="description-td">A1</td> <td class="description-td">RSNT1*</td> <td class="description-td">PCIEx1</td> <td class="description-td">B1</td> <td class="description-td">12 V</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A2</td> <td class="description-td">12 V</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B2</td> <td class="description-td">12 V</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A3</td> <td class="description-td">12 V</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B3</td> <td class="description-td">12 V</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A4</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B4</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A5</td> <td class="description-td">JTAG2</td> <td class="description-td">PCIEx1</td> <td class="description-td">B5</td> <td class="description-td">SMCLK</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A6</td> <td class="description-td">JTAG3</td> <td class="description-td">PCIEx1</td> <td class="description-td">B6</td> <td class="description-td">SMDAT</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A7</td> <td class="description-td">JTAG4</td> <td class="description-td">PCIEx1</td> <td class="description-td">B7</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A8</td> <td class="description-td">JTAG5</td> <td class="description-td">PCIEx1</td> <td class="description-td">B8</td> <td class="description-td">VCC3</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A9</td> <td class="description-td">VCC3</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B9</td> <td class="description-td">JTAG1</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A10</td> <td class="description-td">VCC3</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B10</td> <td class="description-td">3.3VAUX</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A11</td> <td class="description-td">PWRGD</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B11</td> <td class="description-td">WAKE#</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A12</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B12</td> <td class="description-td">RISER_DETECT</td> <td class="description-td">None</td> </tr> <tr class="description-tr"> <td class="description-td">A13</td> <td class="description-td">REFCLK+</td> <td class="description-td">PCIEx1</td> <td class="description-td">B13</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A14</td> <td class="description-td">REFCLK−</td> <td class="description-td">PCIEx1</td> <td class="description-td">B14</td> <td class="description-td">HSOP0</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A15</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B15</td> <td class="description-td">HSON0</td> <td class="description-td">PCIEx1</td> </tr> <tr class="description-tr"> <td class="description-td">A16</td> <td class="description-td">HSIP0</td> <td class="description-td">PCIEx1</td> <td class="description-td">B16</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A17</td> <td class="description-td">HSIN0</td> <td class="description-td">PCIEx1</td> <td class="description-td">B17</td> <td class="description-td">SDVO_CTRL_CLK</td> <td class="description-td">ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A18</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> <td class="description-td">B18</td> <td class="description-td">GND</td> <td class="description-td">PCIEx1 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A19</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> <td class="description-td">B19</td> <td class="description-td">−12 V</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A20</td> <td class="description-td">PCI_INTE−</td> <td class="description-td">PCI</td> <td class="description-td">B20</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A21</td> <td class="description-td">PCI_INTG−</td> <td class="description-td">PCI</td> <td class="description-td">B21</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A22</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> <td class="description-td">B22</td> <td class="description-td">PCI_INTF−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A23</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> <td class="description-td">B23</td> <td class="description-td">PCI_INTH−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A24</td> <td class="description-td">PCIRST−</td> <td class="description-td">PCI</td> <td class="description-td">B24</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A25</td> <td class="description-td">VCC5</td> <td class="description-td">PCI</td> <td class="description-td">B25</td> <td class="description-td">PCI_CLK_2</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A26</td> <td class="description-td">PCI_GNT1−</td> <td class="description-td">PCI</td> <td class="description-td">B26</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A27</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B27</td> <td class="description-td">PCI_CLK_1</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A28</td> <td class="description-td">PCI_PME−</td> <td class="description-td">PCI</td> <td class="description-td">B28</td> <td class="description-td">PCI_REQ1−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A29</td> <td class="description-td">AD30</td> <td class="description-td">PCI</td> <td class="description-td">B29</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A30</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> <td class="description-td">B30</td> <td class="description-td">AD31</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A31</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B31</td> <td class="description-td">SDVO_CTRL_DATA</td> <td class="description-td">ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A32</td> <td class="description-td">AD28</td> <td class="description-td">PCI</td> <td class="description-td">B32</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A33</td> <td class="description-td">AD26</td> <td class="description-td">PCI</td> <td class="description-td">B33</td> <td class="description-td">AD29</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A34</td> <td class="description-td">AD24</td> <td class="description-td">PCI</td> <td class="description-td">B34</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A35</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B35</td> <td class="description-td">AD27</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A36</td> <td class="description-td">AD22</td> <td class="description-td">PCI</td> <td class="description-td">B36</td> <td class="description-td">AD25</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A37</td> <td class="description-td">AD20</td> <td class="description-td">PCI</td> <td class="description-td">B37</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A38</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B38</td> <td class="description-td">C_BE− (3)</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A39</td> <td class="description-td">AD18</td> <td class="description-td">PCI</td> <td class="description-td">B39</td> <td class="description-td">AD23</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A40</td> <td class="description-td">AD16</td> <td class="description-td">PCI</td> <td class="description-td">B40</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A41</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> <td class="description-td">B41</td> <td class="description-td">AD21</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A42</td> <td class="description-td">PCI_FRAME−</td> <td class="description-td">PCI</td> <td class="description-td">B42</td> <td class="description-td">AD19</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A43</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B43</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A44</td> <td class="description-td">PCI_TRDY−</td> <td class="description-td">PCI</td> <td class="description-td">B44</td> <td class="description-td">AD17</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A45</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B45</td> <td class="description-td">C_BE− (2)</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A46</td> <td class="description-td">PCI_STOP−</td> <td class="description-td">PCI</td> <td class="description-td">B46</td> <td class="description-td">PCI_IRDY−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A47</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> <td class="description-td">B47</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A48</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B48</td> <td class="description-td">EXP_EN</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A49</td> <td class="description-td">PCI_PAR</td> <td class="description-td">PCI</td> <td class="description-td">B49</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A50</td> <td class="description-td">AD15</td> <td class="description-td">PCI</td> <td class="description-td">B50</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A51</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> <td class="description-td">B51</td> <td class="description-td">PCI_DEVSEL−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A52</td> <td class="description-td">AD13</td> <td class="description-td">PCI</td> <td class="description-td">B52</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A53</td> <td class="description-td">AD11</td> <td class="description-td">PCI</td> <td class="description-td">B53</td> <td class="description-td">PCI_LOCK−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A54</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B54</td> <td class="description-td">PCI_PERR−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A55</td> <td class="description-td">AD9</td> <td class="description-td">PCI</td> <td class="description-td">B55</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A56</td> <td class="description-td">C_BE− (0)</td> <td class="description-td">PCI</td> <td class="description-td">B56</td> <td class="description-td">PCI_SERR−</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A57</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> <td class="description-td">B57</td> <td class="description-td">C_BE− (1)</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A58</td> <td class="description-td">AD6</td> <td class="description-td">PCI</td> <td class="description-td">B58</td> <td class="description-td">VCC3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A59</td> <td class="description-td">AD4</td> <td class="description-td">PCI</td> <td class="description-td">B59</td> <td class="description-td">AD14</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A60</td> <td class="description-td">GND</td> <td class="description-td">PCI</td> <td class="description-td">B60</td> <td class="description-td">AD12</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A61</td> <td class="description-td">AD2</td> <td class="description-td">PCI</td> <td class="description-td">B61</td> <td class="description-td">AD10</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A62</td> <td class="description-td">AD1</td> <td class="description-td">PCI</td> <td class="description-td">B62</td> <td class="description-td">AD8</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A63</td> <td class="description-td">ADO</td> <td class="description-td">PCI</td> <td class="description-td">B63</td> <td class="description-td">AD7</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A64</td> <td class="description-td">PCI_REQ2−</td> <td class="description-td">PCI</td> <td class="description-td">B64</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A65</td> <td class="description-td">PCI_GNT2−</td> <td class="description-td">PCI</td> <td class="description-td">B65</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A66</td> <td class="description-td">GND</td> <td class="description-td">PCI and ADD2-R</td> <td class="description-td">B66</td> <td class="description-td">EXP_TXP_12</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_CLK_P</td> </tr> <tr class="description-tr"> <td class="description-td">A67</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B67</td> <td class="description-td">EXP_TXN_12</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_CLK_N</td> </tr> <tr class="description-tr"> <td class="description-td">A68</td> <td class="description-td">EXP_RXP_12</td> <td class="description-td">PCIEx4</td> <td class="description-td">B68</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A69</td> <td class="description-td">EXP_RXN_12</td> <td class="description-td">PCIEx4</td> <td class="description-td">B69</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A70</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B70</td> <td class="description-td">EXP_TXP_13</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_BLUE_P</td> </tr> <tr class="description-tr"> <td class="description-td">A71</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B71</td> <td class="description-td">EXP_TXN_13</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_BLUE_N</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A72</td> <td class="description-td">EXP_RXP_13</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B72</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">SDVO_STALL_P</td> </tr> <tr class="description-tr"> <td class="description-td">A73</td> <td class="description-td">EXP_RXN_13</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B73</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">SDVO_STALL_N</td> </tr> <tr class="description-tr"> <td class="description-td">A74</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B74</td> <td class="description-td">EXP_TXP_14</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_GREEN_P</td> </tr> <tr class="description-tr"> <td class="description-td">A75</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B75</td> <td class="description-td">EXP_TXN_15</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_GREEN_N</td> </tr> <tr class="description-tr"> <td class="description-td">A76</td> <td class="description-td">EXP_RXP_14</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B76</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">SDVO_INT_P</td> </tr> <tr class="description-tr"> <td class="description-td">A77</td> <td class="description-td">EXP_RXN_14</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B77</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">SDVO_INT_N</td> </tr> <tr class="description-tr"> <td class="description-td">A78</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B78</td> <td class="description-td">EXP_TXP_15</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_RED_P</td> </tr> <tr class="description-tr"> <td class="description-td">A79</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B79</td> <td class="description-td">EXP_TXN_15</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td"> </td> <td class="description-td">SDVO_RED_N</td> </tr> <tr class="description-tr"> <td class="description-td">A80</td> <td class="description-td">EXP_RXP_15</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B80</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> </tr> <tr class="description-tr"> <td class="description-td">A81</td> <td class="description-td">EXP_RXN_15</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B81</td> <td class="description-td">AD5</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td class="description-td">A82</td> <td class="description-td">GND</td> <td class="description-td">PCIEx4 and ADD2-R</td> <td class="description-td">B82</td> <td class="description-td">AD3</td> <td class="description-td">PCI</td> </tr> <tr class="description-tr"> <td align="center" class="description-td" colspan="6" nameend="6" namest="1" rowsep="1"> </td> </tr> </tbody></table> </patent-tables> </tables>
</div>
</li> <li> <para-num num="[0017]"> </para-num> <div class="description-line" id="p-0018" num="0017"> The first riser card <b>91</b> includes conductive pins <b>910</b> and first, second and third slots <b>911</b>, <b>912</b>, <b>913</b>. Each of the conductive pins <b>910</b> of the first riser card <b>91</b> establishes an electrical contact with a respective one of the conductive pins of the expansion slot <b>2</b> of the computer motherboard <b>1</b> when the first riser card <b>91</b> is inserted into the expansion slot <b>2</b>. In this embodiment, the first slot <b>911</b> of the first riser card <b>91</b> complies with the PCIEx1 specification. The second slot <b>912</b> of the first riser card <b>91</b> complies with the PCI specification. The third slot <b>913</b> of the first riser card complies with the ADD2-R specification. Accordingly, with the use of the first riser card <b>91</b>, the expansion slot <b>2</b> of the computer motherboard <b>1</b> is capable of supporting the PCIEx1 compliant interface card <b>81</b>, the ADD2-R compliant interface card <b>82</b>, and a PCI compliant interface card (not shown). </div>
</li> <li> <para-num num="[0018]"> </para-num> <div class="description-line" id="p-0019" num="0018"> In an alternative embodiment, the first slot <b>911</b> of the first riser card <b>91</b> complies with the PCIEx1 specification. The second slot <b>912</b> of the first riser card <b>91</b> complies with the PCI specification. The third slot <b>913</b> of the first riser card complies with the PCIEx4 and ADD2 non-lane-reversed (ADD2-N) specification. </div>
</li> <li> <para-num num="[0019]"> </para-num> <div class="description-line" id="p-0020" num="0019"> Similarly, the second riser card <b>92</b> includes conductive pins <b>920</b> and three slots <b>921</b>, <b>922</b>, <b>923</b>. Each of the conductive pins <b>920</b> of the second riser card <b>92</b> establishes an electrical contact with a respective one of the conductive pins of the expansion slot <b>2</b> of the computer motherboard <b>1</b> when the second riser card <b>92</b> is inserted into the expansion slot <b>2</b>. In this embodiment, the first slot <b>921</b> of the second riser card <b>92</b> complies with the PCIEx1 specification. The second slot <b>922</b> of the second riser card <b>92</b> complies with the PCI specification. The third slot <b>923</b> of the second riser card <b>92</b> complies with the ADD2-R specification. Accordingly, with the use of the second riser card <b>92</b>, the expansion slot <b>2</b> of the computer motherboard <b>1</b> is capable of supporting the PCIEx1 compliant card <b>81</b>, the ADD2-R compliant interface card <b>82</b>, and the PCI compliant interface card. </div>
</li> <li> <para-num num="[0020]"> </para-num> <div class="description-line" id="p-0021" num="0020"> While the present invention has been described in connection with what is considered the most practical and preferred embodiment, it is understood that this invention is not limited to the disclosed embodiment but is intended to cover various arrangements included within the spirit and scope of the broadest interpretation so as to encompass all such modifications and equivalent arrangements. </div>
</li> </ul>
</div>
</section><section itemprop="claims" itemscope="">
<h2>Claims (<span itemprop="count">5</span>)</h2>
<div html="" itemprop="content"><div class="claims" lang="EN" load-source="patent-office" mxw-id="PCLM7784306">
<div class="claim"> <div class="claim" id="CLM-00001" num="00001">
<div class="claim-text"> <b>1</b>. A computer motherboard, comprising: 
<div class="claim-text">an expansion slot complying with the Peripheral Component Interconnect Express x1 (PCIEx1) specification and the Advance Digital Display 2 lane-reversed (ADD2-R) specification, and including a set of conductive pins that complies with the Peripheral Component Interconnect (PCI) specification. </div> </div>
</div>
</div> <div class="claim"> <div class="claim" id="CLM-00002" num="00002">
<div class="claim-text"> <b>2</b>. A motherboard assembly, comprising: 
<div class="claim-text">a computer motherboard; </div> <div class="claim-text">an expansion slot provided on said computer motherboard, complying with the Peripheral Component Interconnect Express x1 (PCIEx1) specification and the Advance Digital Display 2 lane-reversed (ADD2-R) specification, and including a set of conductive pins that complies with the Peripheral Component Interconnect (PCI) specification; and </div> <div class="claim-text">a first riser card inserted removably into said expansion slot, and including a first slot that complies with the PCIEx1 specification, and a second slot that complies with the PCI specification. </div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00003" num="00003">
<div class="claim-text"> <b>3</b>. The motherboard assembly as claimed in <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said first riser card further includes a third slot that complies with the ADD2-R specification. </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00004" num="00004">
<div class="claim-text"> <b>4</b>. The motherboard assembly as claimed in <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein said first riser card further includes a third slot that complies with the PCIEx4 specification and the ADD2 non-lane-reversed (ADD2-N) specification. </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00005" num="00005">
<div class="claim-text"> <b>5</b>. The motherboard assembly as claimed in <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a second riser card inserted removably into said expansion slot, and including a first slot that complies with the PCIEx1 specification, a second slot that complies with the PCI specification, and a third slot that complies with the ADD2-R specification.</div>
</div>
</div> </div>
</div>
</section>
                </article>
            </search-app>
        </body>
    </html>
    