
---------- Begin Simulation Statistics ----------
final_tick                               1145718638070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118783                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383568                       # Number of bytes of host memory used
host_op_rate                                   138269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19921.20                       # Real time elapsed on the host
host_tick_rate                                8755314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2366308996                       # Number of instructions simulated
sim_ops                                    2754480519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174416                       # Number of seconds simulated
sim_ticks                                174416398248                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1118411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2236820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.243262                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        23760696                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     65558933                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108887                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     57272715                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2375170                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2375811                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          641                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        69748187                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3518642                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         105934674                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         95605953                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108769                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           68332619                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26204582                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5220656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6125352                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    366308995                       # Number of instructions committed
system.switch_cpus.commit.committedOps      427319036                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    417453610                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.023632                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.211032                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    296348851     70.99%     70.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     48769864     11.68%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17382830      4.16%     86.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8236908      1.97%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6213404      1.49%     90.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5087110      1.22%     91.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5323461      1.28%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3886600      0.93%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26204582      6.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    417453610                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3498867                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         391640607                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              89599263                       # Number of loads committed
system.switch_cpus.commit.membars             6380791                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    249601695     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9939659      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     89599263     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     78178419     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    427319036                       # Class of committed instruction
system.switch_cpus.commit.refs              167777682                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          19469512                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           366308995                       # Number of Instructions Simulated
system.switch_cpus.committedOps             427319036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.141836                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.141836                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     341399167                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           124                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     23460277                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      435007257                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         16644535                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          43704241                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         115245                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           455                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      16400248                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            69748187                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          46245701                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             371809589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              374954256                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          230726                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166756                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     46338453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     29654508                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.896452                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    418263438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.416570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        335671810     80.25%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         10738862      2.57%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5898068      1.41%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8611025      2.06%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9686751      2.32%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4559000      1.09%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6218266      1.49%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4245177      1.01%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32634479      7.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    418263438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       145690                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         68763460                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054112                       # Inst execution rate
system.switch_cpus.iew.exec_refs            178944789                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           78793629                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21172447                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      91135139                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5238825                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79593374                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    433431247                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     100151160                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        93273                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     440897807                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         484016                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      31323062                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         115245                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      31881293                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      7713109                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11502                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9581795                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1535865                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1414936                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        11502                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       131024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         388943035                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             431199185                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595545                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         231633228                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.030924                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              431241165                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        525796433                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       301280826                       # number of integer regfile writes
system.switch_cpus.ipc                       0.875783                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.875783                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     252035137     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9946356      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    100180914     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     78828675     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      440991088                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10567518                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023963                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          491152      4.65%      4.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          16455      0.16%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4855630     45.95%     50.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5204281     49.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      422246308                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1253372623                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    411419159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    417784800                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          428192421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         440991088                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5238826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6112128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4553                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5300238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    418263438                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054338                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.876339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    274033608     65.52%     65.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     45626298     10.91%     76.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     25468200      6.09%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19495616      4.66%     87.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18655321      4.46%     91.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     13910995      3.33%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10961921      2.62%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4898075      1.17%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5213404      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    418263438                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054335                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       29312298                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     57445054                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     19780026                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     21770076                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7450934                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8740516                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     91135139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79593374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       585305621                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       20882588                       # number of misc regfile writes
system.switch_cpus.numCycles                418264744                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       147297028                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     409915885                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3443399                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         23634210                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19911560                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        256114                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     684572110                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      433960678                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    416167458                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          52487429                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10017772                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         115245                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      44367063                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6251490                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    519361990                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    150362461                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6417144                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          91591759                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5238827                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     13731969                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            824693299                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           867699814                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         13168366                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         6612184                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1118411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1118409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2236822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1118411                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1118393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       428886                       # Transaction distribution
system.membus.trans_dist::CleanEvict           689523                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1118393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1693729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1661502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3355231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3355231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     99896576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     98157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    198054016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198054016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1118411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1118411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1118411                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3364973313                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3317335206                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10486004064                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1145718638070                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1118393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       857772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1807936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1118355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3355119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3355233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    198049152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              198058880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1547335                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54897408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2665746                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419550                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493487                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1547333     58.05%     58.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1118411     41.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2665746                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1648200006                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2331807705                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     72262912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          72265472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     27631104                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       27631104                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       564554                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             564574                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       215868                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            215868                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        14678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414312603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414327281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        14678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           14678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158420334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158420334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158420334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        14678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414312603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           572747614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    431736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1129108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000097537108                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        24831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        24831                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1922819                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            407744                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     564574                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    215868                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1129148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  431736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           190428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           114548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            40854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            66892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            98542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            69106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            41110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            53266                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            50992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            26084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           24946                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           19272                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           40794                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           44214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          105374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          142726                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            72557                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            73700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             6804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            72448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            36224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           61150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           72560                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 21254767032                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5645740000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            42426292032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18823.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37573.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  830679                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 390505                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.45                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1129148                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              431736                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 476591                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 476617                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  87975                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  87953                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 14973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 15575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 24929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 24840                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 24839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25034                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 24831                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    56                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       339676                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   294.082220                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   219.520038                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   267.240380                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2310      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       185209     54.53%     55.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        63013     18.55%     73.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        30603      9.01%     82.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13852      4.08%     86.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         8114      2.39%     89.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5437      1.60%     90.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6035      1.78%     92.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        25103      7.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       339676                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        24831                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.473078                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.269900                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.882468                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23           78      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          437      1.76%      2.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          334      1.35%      3.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3308     13.32%     16.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3154     12.70%     29.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3475     13.99%     43.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         5756     23.18%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2211      8.90%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2294      9.24%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1311      5.28%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          741      2.98%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          787      3.17%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          349      1.41%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           52      0.21%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           21      0.08%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          130      0.52%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          386      1.55%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            7      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        24831                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        24831                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.386372                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.345428                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.197547                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9289     37.41%     37.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             545      2.19%     39.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12797     51.54%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             514      2.07%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1686      6.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        24831                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72265472                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               27630144                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               72265472                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            27631104                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 174416280654                       # Total gap between requests
system.mem_ctrls0.avgGap                    223483.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     72262912                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     27630144                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 14677.519004606294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414312603.206325054169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158414829.554690837860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1129108                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       431736                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1238170                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  42425053862                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4043166708577                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     30954.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37573.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9364905.19                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1012894680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           538351110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3244430280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         733702320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13767936000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     63392212560                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     13592876640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       96282403590                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       552.026097                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  34730860264                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5824000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 133861537984                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1412456220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           750719310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4817686440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1519881300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13767936000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     71265751950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6962625120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      100497056340                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.190412                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  17455109509                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5824000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 151137288739                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     70888832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          70891136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     27266304                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27266304                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       553819                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             553837                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       213018                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            213018                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    406434445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            406447655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156328787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156328787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156328787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    406434445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           562776442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    426036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1107638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000099869378                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        24548                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        24548                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1894400                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            402664                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     553837                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    213018                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1107674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  426036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           182490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           107762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            30596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            86136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            95144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            65688                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            25402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            31726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            36276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            27194                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           52168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           40798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           44190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           39648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          100860                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          141596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            72561                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            72582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             5670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            30564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            72448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            35092                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           72556                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.41                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20102165120                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5538370000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            40871052620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18148.09                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36898.09                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  824288                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 386133                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.42                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.63                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1107674                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              426036                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 478940                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 478951                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  74890                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  74879                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 15359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 15847                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24492                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 24613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24606                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 24548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 24548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 24736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25040                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 24977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 24683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 24653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 24557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 24593                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 24588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 24548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       323260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   303.636107                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   224.590577                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   277.090487                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1979      0.61%      0.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       172714     53.43%     54.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        59437     18.39%     72.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        33520     10.37%     82.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8578      2.65%     85.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         8168      2.53%     87.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5492      1.70%     89.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5984      1.85%     91.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        27388      8.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       323260                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        24548                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.122372                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.913381                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.757523                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23           38      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27            7      0.03%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1003      4.09%      4.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2845     11.59%     15.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4533     18.47%     34.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3817     15.55%     49.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3451     14.06%     63.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2480     10.10%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1791      7.30%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          863      3.52%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1775      7.23%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          672      2.74%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1112      4.53%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           81      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           62      0.25%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           14      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        24548                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        24548                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.354448                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.321303                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.069030                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8676     35.34%     35.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             322      1.31%     36.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           14436     58.81%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             403      1.64%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             709      2.89%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        24548                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              70891136                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               27265088                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               70891136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            27266304                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      406.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   406.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 174416256885                       # Total gap between requests
system.mem_ctrls1.avgGap                    227443.59                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     70888832                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     27265088                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13209.767104145665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 406434444.880602657795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156321815.344633996487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1107638                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       426036                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1427980                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  40869624640                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4105143732763                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39666.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36898.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9635673.35                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1038477300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           551944800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3446692200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         715662000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13767936000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     67024690890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     10534039200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       97079442390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.595844                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  26770595439                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5824000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 141821802809                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1269670500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           674826900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4462100160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1508146740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13767936000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     71582304300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      6696009120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       99960993720                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       573.116947                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  16782872119                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5824000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 151809526129                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1118373                       # number of demand (read+write) misses
system.l2.demand_misses::total                1118411                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1118373                       # number of overall misses
system.l2.overall_misses::total               1118411                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3370194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  98880391080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98883761274                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3370194                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  98880391080                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98883761274                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1118373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1118411                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1118373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1118411                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88689.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88414.501316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88414.510653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88689.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88414.501316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88414.510653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              428886                       # number of writebacks
system.l2.writebacks::total                    428886                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1118373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1118411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1118373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1118411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3045997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  89325737208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89328783205                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3045997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  89325737208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89328783205                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80157.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79871.149615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79871.159355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80157.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79871.149615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79871.159355                       # average overall mshr miss latency
system.l2.replacements                        1547335                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       428886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           428886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       428886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       428886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       689485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        689485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1444488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1444488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80249.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80249.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1290401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1290401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71688.944444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71688.944444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3370194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3370194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88689.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88689.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3045997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3045997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80157.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80157.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1118355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1118355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  98878946592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98878946592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1118355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1118355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88414.632735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88414.632735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1118355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1118355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  89324446807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89324446807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79871.281308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79871.281308                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     1547367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1547367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.800480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    23.198959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.275015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.724967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37336455                       # Number of tag accesses
system.l2.tags.data_accesses                 37336455                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   174416398248                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     46245644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2048345321                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     46245644                       # number of overall hits
system.cpu.icache.overall_hits::total      2048345321                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4780905                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4780905                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4780905                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4780905                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     46245701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2048346186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     46245701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2048346186                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5527.057803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5527.057803                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.icache.writebacks::total               222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3418149                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3418149                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3418149                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3418149                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89951.289474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89951.289474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89951.289474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89951.289474                       # average overall mshr miss latency
system.cpu.icache.replacements                    222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     46245644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2048345321                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4780905                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4780905                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     46245701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2048346186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5527.057803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3418149                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3418149                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89951.289474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89951.289474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.504602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2048346167                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2421212.963357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.995967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.508635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79885502100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79885502100                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    149490192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        969664402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    149490192                       # number of overall hits
system.cpu.dcache.overall_hits::total       969664402                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2393529                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11432892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2393529                       # number of overall misses
system.cpu.dcache.overall_misses::total      11432892                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 160836596007                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160836596007                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 160836596007                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160836596007                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    151883721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    981097294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    151883721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    981097294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67196.426702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14067.883787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67196.426702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14067.883787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.715789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6339399                       # number of writebacks
system.cpu.dcache.writebacks::total           6339399                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1275174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1275174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1275174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1275174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1118355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1118355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1118355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1118355                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 100288536696                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100288536696                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 100288536696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100288536696                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89675.046560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89675.046560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89675.046560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89675.046560                       # average overall mshr miss latency
system.cpu.dcache.replacements               10159091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     76532495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       505805550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2393457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7460121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 160830418986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 160830418986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     78925952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    513265671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67195.867311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21558.687719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1275120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1275120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1118337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1118337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 100287069690                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100287069690                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89675.178135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89675.178135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     72957697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      463858852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6177021                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6177021                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     72957769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    467831623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85791.958333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.554839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1467006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1467006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81500.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81500.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5220652                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29409727                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1599612                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1599612                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5220670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29411356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 88867.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   981.959484                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1584600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1584600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 88033.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88033.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5220647                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29411333                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5220647                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29411333                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1145718638070                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1038644809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10159347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.235391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   225.249854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.748958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.879882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.120113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33287598803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33287598803                       # Number of data accesses

---------- End Simulation Statistics   ----------
