

module test(d, g, s, b);
  real T;

  analog begin
    if (T) begin
      T = 1;
    end
    else begin
      T = 2;
    end
    begin
      T = 2;
    end
    begin
      T = 1;
    end
    if (T) begin
      T = 1;
    end
    else begin
      T = 2;
    end
    begin
      T = 2;
    end
    begin
      T = 1;
    end
  end

endmodule



