ARM GAS  /tmp/ccprjcy6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB220:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccprjcy6.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/ccprjcy6.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE220:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB221:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccprjcy6.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 90 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 90 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 91 3 is_stmt 1 view .LVU16
 105              		.loc 1 91 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 92 3 is_stmt 1 view .LVU18
 113              		.loc 1 92 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 92 5 view .LVU20
 116 0012 03F18043 		add	r3, r3, #1073741824
 117 0016 03F59033 		add	r3, r3, #73728
 118 001a 9A42     		cmp	r2, r3
 119 001c 01D0     		beq	.L9
 120              	.LVL1:
 121              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 103:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = PEDAL_Pin|CURR_SENSE_Pin;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
ARM GAS  /tmp/ccprjcy6.s 			page 5


 111:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 122:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 124:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f4xx_hal_msp.c ****     }
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   }
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** }
 122              		.loc 1 135 1 view .LVU21
 123 001e 09B0     		add	sp, sp, #36
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 12
 126              		@ sp needed
 127 0020 30BD     		pop	{r4, r5, pc}
 128              	.LVL2:
 129              	.L9:
 130              		.cfi_restore_state
 131              		.loc 1 135 1 view .LVU22
 132 0022 0446     		mov	r4, r0
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 133              		.loc 1 98 5 is_stmt 1 view .LVU23
 134              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 98 5 view .LVU24
 136 0024 0025     		movs	r5, #0
 137 0026 0195     		str	r5, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 98 5 view .LVU25
 139 0028 03F58C33 		add	r3, r3, #71680
 140 002c 5A6C     		ldr	r2, [r3, #68]
 141 002e 42F48072 		orr	r2, r2, #256
 142 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 98 5 view .LVU26
 144 0034 5A6C     		ldr	r2, [r3, #68]
 145 0036 02F48072 		and	r2, r2, #256
 146 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU27
 148 003c 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccprjcy6.s 			page 6


 149              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 98 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 100 5 view .LVU29
 152              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 100 5 view .LVU30
 154 003e 0295     		str	r5, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU31
 156 0040 1A6B     		ldr	r2, [r3, #48]
 157 0042 42F00102 		orr	r2, r2, #1
 158 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 100 5 view .LVU32
 160 0048 1B6B     		ldr	r3, [r3, #48]
 161 004a 03F00103 		and	r3, r3, #1
 162 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU33
 164 0050 029B     		ldr	r3, [sp, #8]
 165              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 100 5 view .LVU34
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 167              		.loc 1 105 5 view .LVU35
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 168              		.loc 1 105 25 is_stmt 0 view .LVU36
 169 0052 0323     		movs	r3, #3
 170 0054 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 106 5 is_stmt 1 view .LVU37
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 106 26 is_stmt 0 view .LVU38
 173 0056 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 107 5 is_stmt 1 view .LVU39
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 108 5 view .LVU40
 176 0058 03A9     		add	r1, sp, #12
 177 005a 1048     		ldr	r0, .L11
 178              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 179              		.loc 1 108 5 is_stmt 0 view .LVU41
 180 005c FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 182              		.loc 1 112 5 is_stmt 1 view .LVU42
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 183              		.loc 1 112 24 is_stmt 0 view .LVU43
 184 0060 0F48     		ldr	r0, .L11+4
 185 0062 104B     		ldr	r3, .L11+8
 186 0064 0360     		str	r3, [r0]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 187              		.loc 1 113 5 is_stmt 1 view .LVU44
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /tmp/ccprjcy6.s 			page 7


 188              		.loc 1 113 28 is_stmt 0 view .LVU45
 189 0066 4560     		str	r5, [r0, #4]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 190              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 191              		.loc 1 114 30 is_stmt 0 view .LVU47
 192 0068 8560     		str	r5, [r0, #8]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 193              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 194              		.loc 1 115 30 is_stmt 0 view .LVU49
 195 006a C560     		str	r5, [r0, #12]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 196              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 197              		.loc 1 116 27 is_stmt 0 view .LVU51
 198 006c 4FF48063 		mov	r3, #1024
 199 0070 0361     		str	r3, [r0, #16]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 200              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 201              		.loc 1 117 40 is_stmt 0 view .LVU53
 202 0072 4FF48053 		mov	r3, #4096
 203 0076 4361     		str	r3, [r0, #20]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 204              		.loc 1 118 5 is_stmt 1 view .LVU54
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 205              		.loc 1 118 37 is_stmt 0 view .LVU55
 206 0078 4FF48043 		mov	r3, #16384
 207 007c 8361     		str	r3, [r0, #24]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 208              		.loc 1 119 5 is_stmt 1 view .LVU56
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 209              		.loc 1 119 25 is_stmt 0 view .LVU57
 210 007e 4FF48073 		mov	r3, #256
 211 0082 C361     		str	r3, [r0, #28]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 212              		.loc 1 120 5 is_stmt 1 view .LVU58
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 213              		.loc 1 120 29 is_stmt 0 view .LVU59
 214 0084 0562     		str	r5, [r0, #32]
 121:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 215              		.loc 1 121 5 is_stmt 1 view .LVU60
 121:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 216              		.loc 1 121 29 is_stmt 0 view .LVU61
 217 0086 4562     		str	r5, [r0, #36]
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 218              		.loc 1 122 5 is_stmt 1 view .LVU62
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 219              		.loc 1 122 9 is_stmt 0 view .LVU63
 220 0088 FFF7FEFF 		bl	HAL_DMA_Init
 221              	.LVL5:
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 222              		.loc 1 122 8 discriminator 1 view .LVU64
 223 008c 18B9     		cbnz	r0, .L10
 224              	.L7:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccprjcy6.s 			page 8


 225              		.loc 1 127 5 is_stmt 1 view .LVU65
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 127 5 view .LVU66
 227 008e 044B     		ldr	r3, .L11+4
 228 0090 A363     		str	r3, [r4, #56]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 229              		.loc 1 127 5 view .LVU67
 230 0092 9C63     		str	r4, [r3, #56]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 127 5 discriminator 1 view .LVU68
 232              		.loc 1 135 1 is_stmt 0 view .LVU69
 233 0094 C3E7     		b	.L5
 234              	.L10:
 124:Core/Src/stm32f4xx_hal_msp.c ****     }
 235              		.loc 1 124 7 is_stmt 1 view .LVU70
 236 0096 FFF7FEFF 		bl	Error_Handler
 237              	.LVL6:
 238 009a F8E7     		b	.L7
 239              	.L12:
 240              		.align	2
 241              	.L11:
 242 009c 00000240 		.word	1073872896
 243 00a0 00000000 		.word	hdma_adc1
 244 00a4 10640240 		.word	1073898512
 245              		.cfi_endproc
 246              	.LFE221:
 248              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 249              		.align	1
 250              		.global	HAL_ADC_MspDeInit
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	HAL_ADC_MspDeInit:
 256              	.LVL7:
 257              	.LFB222:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** /**
 138:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f4xx_hal_msp.c **** */
 143:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32f4xx_hal_msp.c **** {
 258              		.loc 1 144 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 145:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 262              		.loc 1 145 3 view .LVU72
 263              		.loc 1 145 10 is_stmt 0 view .LVU73
 264 0000 0268     		ldr	r2, [r0]
 265              		.loc 1 145 5 view .LVU74
 266 0002 094B     		ldr	r3, .L20
 267 0004 9A42     		cmp	r2, r3
 268 0006 00D0     		beq	.L19
 269 0008 7047     		bx	lr
ARM GAS  /tmp/ccprjcy6.s 			page 9


 270              	.L19:
 144:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 271              		.loc 1 144 1 view .LVU75
 272 000a 10B5     		push	{r4, lr}
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 4, -8
 275              		.cfi_offset 14, -4
 276 000c 0446     		mov	r4, r0
 146:Core/Src/stm32f4xx_hal_msp.c ****   {
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 277              		.loc 1 151 5 is_stmt 1 view .LVU76
 278 000e 074A     		ldr	r2, .L20+4
 279 0010 536C     		ldr	r3, [r2, #68]
 280 0012 23F48073 		bic	r3, r3, #256
 281 0016 5364     		str	r3, [r2, #68]
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 155:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 156:Core/Src/stm32f4xx_hal_msp.c ****     */
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, PEDAL_Pin|CURR_SENSE_Pin);
 282              		.loc 1 157 5 view .LVU77
 283 0018 0321     		movs	r1, #3
 284 001a 0548     		ldr	r0, .L20+8
 285              	.LVL8:
 286              		.loc 1 157 5 is_stmt 0 view .LVU78
 287 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL9:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 289              		.loc 1 160 5 is_stmt 1 view .LVU79
 290 0020 A06B     		ldr	r0, [r4, #56]
 291 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 292              	.LVL10:
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 293              		.loc 1 166 1 is_stmt 0 view .LVU80
 294 0026 10BD     		pop	{r4, pc}
 295              	.LVL11:
 296              	.L21:
 297              		.loc 1 166 1 view .LVU81
 298              		.align	2
 299              	.L20:
 300 0028 00200140 		.word	1073815552
 301 002c 00380240 		.word	1073887232
 302 0030 00000240 		.word	1073872896
 303              		.cfi_endproc
 304              	.LFE222:
ARM GAS  /tmp/ccprjcy6.s 			page 10


 306              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_I2C_MspInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_I2C_MspInit:
 314              	.LVL12:
 315              	.LFB223:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 316              		.loc 1 175 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 32
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		.loc 1 175 1 is_stmt 0 view .LVU83
 321 0000 30B5     		push	{r4, r5, lr}
 322              		.cfi_def_cfa_offset 12
 323              		.cfi_offset 4, -12
 324              		.cfi_offset 5, -8
 325              		.cfi_offset 14, -4
 326 0002 89B0     		sub	sp, sp, #36
 327              		.cfi_def_cfa_offset 48
 176:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 328              		.loc 1 176 3 is_stmt 1 view .LVU84
 329              		.loc 1 176 20 is_stmt 0 view .LVU85
 330 0004 0023     		movs	r3, #0
 331 0006 0393     		str	r3, [sp, #12]
 332 0008 0493     		str	r3, [sp, #16]
 333 000a 0593     		str	r3, [sp, #20]
 334 000c 0693     		str	r3, [sp, #24]
 335 000e 0793     		str	r3, [sp, #28]
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 336              		.loc 1 177 3 is_stmt 1 view .LVU86
 337              		.loc 1 177 10 is_stmt 0 view .LVU87
 338 0010 0268     		ldr	r2, [r0]
 339              		.loc 1 177 5 view .LVU88
 340 0012 144B     		ldr	r3, .L26
 341 0014 9A42     		cmp	r2, r3
 342 0016 01D0     		beq	.L25
 343              	.LVL13:
 344              	.L22:
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 185:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
ARM GAS  /tmp/ccprjcy6.s 			page 11


 186:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 187:Core/Src/stm32f4xx_hal_msp.c ****     */
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 193:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   }
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c **** }
 345              		.loc 1 203 1 view .LVU89
 346 0018 09B0     		add	sp, sp, #36
 347              		.cfi_remember_state
 348              		.cfi_def_cfa_offset 12
 349              		@ sp needed
 350 001a 30BD     		pop	{r4, r5, pc}
 351              	.LVL14:
 352              	.L25:
 353              		.cfi_restore_state
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 354              		.loc 1 183 5 is_stmt 1 view .LVU90
 355              	.LBB6:
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 356              		.loc 1 183 5 view .LVU91
 357 001c 0025     		movs	r5, #0
 358 001e 0195     		str	r5, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 359              		.loc 1 183 5 view .LVU92
 360 0020 114C     		ldr	r4, .L26+4
 361 0022 236B     		ldr	r3, [r4, #48]
 362 0024 43F00203 		orr	r3, r3, #2
 363 0028 2363     		str	r3, [r4, #48]
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 364              		.loc 1 183 5 view .LVU93
 365 002a 236B     		ldr	r3, [r4, #48]
 366 002c 03F00203 		and	r3, r3, #2
 367 0030 0193     		str	r3, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 368              		.loc 1 183 5 view .LVU94
 369 0032 019B     		ldr	r3, [sp, #4]
 370              	.LBE6:
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 371              		.loc 1 183 5 view .LVU95
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 372              		.loc 1 188 5 view .LVU96
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 373              		.loc 1 188 25 is_stmt 0 view .LVU97
 374 0034 C023     		movs	r3, #192
 375 0036 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccprjcy6.s 			page 12


 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 189 5 is_stmt 1 view .LVU98
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 189 26 is_stmt 0 view .LVU99
 378 0038 1223     		movs	r3, #18
 379 003a 0493     		str	r3, [sp, #16]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 380              		.loc 1 190 5 is_stmt 1 view .LVU100
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 381              		.loc 1 191 5 view .LVU101
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 382              		.loc 1 191 27 is_stmt 0 view .LVU102
 383 003c 0323     		movs	r3, #3
 384 003e 0693     		str	r3, [sp, #24]
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 385              		.loc 1 192 5 is_stmt 1 view .LVU103
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 386              		.loc 1 192 31 is_stmt 0 view .LVU104
 387 0040 0423     		movs	r3, #4
 388 0042 0793     		str	r3, [sp, #28]
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 389              		.loc 1 193 5 is_stmt 1 view .LVU105
 390 0044 03A9     		add	r1, sp, #12
 391 0046 0948     		ldr	r0, .L26+8
 392              	.LVL15:
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 193 5 is_stmt 0 view .LVU106
 394 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 395              	.LVL16:
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 396              		.loc 1 196 5 is_stmt 1 view .LVU107
 397              	.LBB7:
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 398              		.loc 1 196 5 view .LVU108
 399 004c 0295     		str	r5, [sp, #8]
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 400              		.loc 1 196 5 view .LVU109
 401 004e 236C     		ldr	r3, [r4, #64]
 402 0050 43F40013 		orr	r3, r3, #2097152
 403 0054 2364     		str	r3, [r4, #64]
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 404              		.loc 1 196 5 view .LVU110
 405 0056 236C     		ldr	r3, [r4, #64]
 406 0058 03F40013 		and	r3, r3, #2097152
 407 005c 0293     		str	r3, [sp, #8]
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 408              		.loc 1 196 5 view .LVU111
 409 005e 029B     		ldr	r3, [sp, #8]
 410              	.LBE7:
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 411              		.loc 1 196 5 discriminator 1 view .LVU112
 412              		.loc 1 203 1 is_stmt 0 view .LVU113
 413 0060 DAE7     		b	.L22
 414              	.L27:
 415 0062 00BF     		.align	2
 416              	.L26:
 417 0064 00540040 		.word	1073763328
ARM GAS  /tmp/ccprjcy6.s 			page 13


 418 0068 00380240 		.word	1073887232
 419 006c 00040240 		.word	1073873920
 420              		.cfi_endproc
 421              	.LFE223:
 423              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 424              		.align	1
 425              		.global	HAL_I2C_MspDeInit
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 430              	HAL_I2C_MspDeInit:
 431              	.LVL17:
 432              	.LFB224:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c **** /**
 206:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 207:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 208:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 209:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 210:Core/Src/stm32f4xx_hal_msp.c **** */
 211:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 212:Core/Src/stm32f4xx_hal_msp.c **** {
 433              		.loc 1 212 1 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 213:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 437              		.loc 1 213 3 view .LVU115
 438              		.loc 1 213 10 is_stmt 0 view .LVU116
 439 0000 0268     		ldr	r2, [r0]
 440              		.loc 1 213 5 view .LVU117
 441 0002 0A4B     		ldr	r3, .L35
 442 0004 9A42     		cmp	r2, r3
 443 0006 00D0     		beq	.L34
 444 0008 7047     		bx	lr
 445              	.L34:
 212:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 446              		.loc 1 212 1 view .LVU118
 447 000a 10B5     		push	{r4, lr}
 448              		.cfi_def_cfa_offset 8
 449              		.cfi_offset 4, -8
 450              		.cfi_offset 14, -4
 214:Core/Src/stm32f4xx_hal_msp.c ****   {
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 451              		.loc 1 219 5 is_stmt 1 view .LVU119
 452 000c 084A     		ldr	r2, .L35+4
 453 000e 136C     		ldr	r3, [r2, #64]
 454 0010 23F40013 		bic	r3, r3, #2097152
 455 0014 1364     		str	r3, [r2, #64]
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 222:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 223:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
ARM GAS  /tmp/ccprjcy6.s 			page 14


 224:Core/Src/stm32f4xx_hal_msp.c ****     */
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 456              		.loc 1 225 5 view .LVU120
 457 0016 074C     		ldr	r4, .L35+8
 458 0018 4021     		movs	r1, #64
 459 001a 2046     		mov	r0, r4
 460              	.LVL18:
 461              		.loc 1 225 5 is_stmt 0 view .LVU121
 462 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 463              	.LVL19:
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 464              		.loc 1 227 5 is_stmt 1 view .LVU122
 465 0020 8021     		movs	r1, #128
 466 0022 2046     		mov	r0, r4
 467 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 468              	.LVL20:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 232:Core/Src/stm32f4xx_hal_msp.c ****   }
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c **** }
 469              		.loc 1 234 1 is_stmt 0 view .LVU123
 470 0028 10BD     		pop	{r4, pc}
 471              	.L36:
 472 002a 00BF     		.align	2
 473              	.L35:
 474 002c 00540040 		.word	1073763328
 475 0030 00380240 		.word	1073887232
 476 0034 00040240 		.word	1073873920
 477              		.cfi_endproc
 478              	.LFE224:
 480              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 481              		.align	1
 482              		.global	HAL_TIM_Encoder_MspInit
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 487              	HAL_TIM_Encoder_MspInit:
 488              	.LVL21:
 489              	.LFB225:
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c **** /**
 237:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 238:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 239:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 240:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 241:Core/Src/stm32f4xx_hal_msp.c **** */
 242:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 243:Core/Src/stm32f4xx_hal_msp.c **** {
 490              		.loc 1 243 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 32
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		.loc 1 243 1 is_stmt 0 view .LVU125
ARM GAS  /tmp/ccprjcy6.s 			page 15


 495 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 496              		.cfi_def_cfa_offset 20
 497              		.cfi_offset 4, -20
 498              		.cfi_offset 5, -16
 499              		.cfi_offset 6, -12
 500              		.cfi_offset 7, -8
 501              		.cfi_offset 14, -4
 502 0002 89B0     		sub	sp, sp, #36
 503              		.cfi_def_cfa_offset 56
 244:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 504              		.loc 1 244 3 is_stmt 1 view .LVU126
 505              		.loc 1 244 20 is_stmt 0 view .LVU127
 506 0004 0023     		movs	r3, #0
 507 0006 0393     		str	r3, [sp, #12]
 508 0008 0493     		str	r3, [sp, #16]
 509 000a 0593     		str	r3, [sp, #20]
 510 000c 0693     		str	r3, [sp, #24]
 511 000e 0793     		str	r3, [sp, #28]
 245:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 512              		.loc 1 245 3 is_stmt 1 view .LVU128
 513              		.loc 1 245 18 is_stmt 0 view .LVU129
 514 0010 0368     		ldr	r3, [r0]
 515              		.loc 1 245 5 view .LVU130
 516 0012 B3F1804F 		cmp	r3, #1073741824
 517 0016 01D0     		beq	.L40
 518              	.LVL22:
 519              	.L37:
 246:Core/Src/stm32f4xx_hal_msp.c ****   {
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 251:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 254:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 255:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 256:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 257:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 258:Core/Src/stm32f4xx_hal_msp.c ****     */
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENC0_Pin;
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC0_GPIO_Port, &GPIO_InitStruct);
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENC1_Pin;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC1_GPIO_Port, &GPIO_InitStruct);
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  /tmp/ccprjcy6.s 			page 16


 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   }
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c **** }
 520              		.loc 1 279 1 view .LVU131
 521 0018 09B0     		add	sp, sp, #36
 522              		.cfi_remember_state
 523              		.cfi_def_cfa_offset 20
 524              		@ sp needed
 525 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 526              	.LVL23:
 527              	.L40:
 528              		.cfi_restore_state
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 529              		.loc 1 251 5 is_stmt 1 view .LVU132
 530              	.LBB8:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 251 5 view .LVU133
 532 001c 0025     		movs	r5, #0
 533 001e 0095     		str	r5, [sp]
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 534              		.loc 1 251 5 view .LVU134
 535 0020 03F50E33 		add	r3, r3, #145408
 536 0024 1A6C     		ldr	r2, [r3, #64]
 537 0026 42F00102 		orr	r2, r2, #1
 538 002a 1A64     		str	r2, [r3, #64]
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 539              		.loc 1 251 5 view .LVU135
 540 002c 1A6C     		ldr	r2, [r3, #64]
 541 002e 02F00102 		and	r2, r2, #1
 542 0032 0092     		str	r2, [sp]
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 251 5 view .LVU136
 544 0034 009A     		ldr	r2, [sp]
 545              	.LBE8:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 546              		.loc 1 251 5 view .LVU137
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 547              		.loc 1 253 5 view .LVU138
 548              	.LBB9:
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 549              		.loc 1 253 5 view .LVU139
 550 0036 0195     		str	r5, [sp, #4]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 551              		.loc 1 253 5 view .LVU140
 552 0038 1A6B     		ldr	r2, [r3, #48]
 553 003a 42F00102 		orr	r2, r2, #1
 554 003e 1A63     		str	r2, [r3, #48]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 555              		.loc 1 253 5 view .LVU141
 556 0040 1A6B     		ldr	r2, [r3, #48]
 557 0042 02F00102 		and	r2, r2, #1
 558 0046 0192     		str	r2, [sp, #4]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 559              		.loc 1 253 5 view .LVU142
 560 0048 019A     		ldr	r2, [sp, #4]
 561              	.LBE9:
ARM GAS  /tmp/ccprjcy6.s 			page 17


 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 562              		.loc 1 253 5 view .LVU143
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 563              		.loc 1 254 5 view .LVU144
 564              	.LBB10:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 565              		.loc 1 254 5 view .LVU145
 566 004a 0295     		str	r5, [sp, #8]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 567              		.loc 1 254 5 view .LVU146
 568 004c 1A6B     		ldr	r2, [r3, #48]
 569 004e 42F00202 		orr	r2, r2, #2
 570 0052 1A63     		str	r2, [r3, #48]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 571              		.loc 1 254 5 view .LVU147
 572 0054 1B6B     		ldr	r3, [r3, #48]
 573 0056 03F00203 		and	r3, r3, #2
 574 005a 0293     		str	r3, [sp, #8]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 575              		.loc 1 254 5 view .LVU148
 576 005c 029B     		ldr	r3, [sp, #8]
 577              	.LBE10:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 578              		.loc 1 254 5 view .LVU149
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 579              		.loc 1 259 5 view .LVU150
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 580              		.loc 1 259 25 is_stmt 0 view .LVU151
 581 005e 4FF40043 		mov	r3, #32768
 582 0062 0393     		str	r3, [sp, #12]
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 583              		.loc 1 260 5 is_stmt 1 view .LVU152
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 584              		.loc 1 260 26 is_stmt 0 view .LVU153
 585 0064 0227     		movs	r7, #2
 586 0066 0497     		str	r7, [sp, #16]
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 587              		.loc 1 261 5 is_stmt 1 view .LVU154
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 588              		.loc 1 261 26 is_stmt 0 view .LVU155
 589 0068 0124     		movs	r4, #1
 590 006a 0594     		str	r4, [sp, #20]
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 591              		.loc 1 262 5 is_stmt 1 view .LVU156
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC0_GPIO_Port, &GPIO_InitStruct);
 592              		.loc 1 263 5 view .LVU157
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC0_GPIO_Port, &GPIO_InitStruct);
 593              		.loc 1 263 31 is_stmt 0 view .LVU158
 594 006c 0794     		str	r4, [sp, #28]
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 595              		.loc 1 264 5 is_stmt 1 view .LVU159
 596 006e 03AE     		add	r6, sp, #12
 597 0070 3146     		mov	r1, r6
 598 0072 0748     		ldr	r0, .L41
 599              	.LVL24:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 600              		.loc 1 264 5 is_stmt 0 view .LVU160
ARM GAS  /tmp/ccprjcy6.s 			page 18


 601 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 602              	.LVL25:
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 266 5 is_stmt 1 view .LVU161
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604              		.loc 1 266 25 is_stmt 0 view .LVU162
 605 0078 0823     		movs	r3, #8
 606 007a 0393     		str	r3, [sp, #12]
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 607              		.loc 1 267 5 is_stmt 1 view .LVU163
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 608              		.loc 1 267 26 is_stmt 0 view .LVU164
 609 007c 0497     		str	r7, [sp, #16]
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610              		.loc 1 268 5 is_stmt 1 view .LVU165
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 611              		.loc 1 268 26 is_stmt 0 view .LVU166
 612 007e 0594     		str	r4, [sp, #20]
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 613              		.loc 1 269 5 is_stmt 1 view .LVU167
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 614              		.loc 1 269 27 is_stmt 0 view .LVU168
 615 0080 0695     		str	r5, [sp, #24]
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC1_GPIO_Port, &GPIO_InitStruct);
 616              		.loc 1 270 5 is_stmt 1 view .LVU169
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENC1_GPIO_Port, &GPIO_InitStruct);
 617              		.loc 1 270 31 is_stmt 0 view .LVU170
 618 0082 0794     		str	r4, [sp, #28]
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 271 5 is_stmt 1 view .LVU171
 620 0084 3146     		mov	r1, r6
 621 0086 0348     		ldr	r0, .L41+4
 622 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL26:
 624              		.loc 1 279 1 is_stmt 0 view .LVU172
 625 008c C4E7     		b	.L37
 626              	.L42:
 627 008e 00BF     		.align	2
 628              	.L41:
 629 0090 00000240 		.word	1073872896
 630 0094 00040240 		.word	1073873920
 631              		.cfi_endproc
 632              	.LFE225:
 634              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 635              		.align	1
 636              		.global	HAL_TIM_Base_MspInit
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	HAL_TIM_Base_MspInit:
 642              	.LVL27:
 643              	.LFB226:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c **** /**
 282:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 283:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 284:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  /tmp/ccprjcy6.s 			page 19


 285:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 286:Core/Src/stm32f4xx_hal_msp.c **** */
 287:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 288:Core/Src/stm32f4xx_hal_msp.c **** {
 644              		.loc 1 288 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 16
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		.loc 1 288 1 is_stmt 0 view .LVU174
 649 0000 00B5     		push	{lr}
 650              		.cfi_def_cfa_offset 4
 651              		.cfi_offset 14, -4
 652 0002 85B0     		sub	sp, sp, #20
 653              		.cfi_def_cfa_offset 24
 289:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 654              		.loc 1 289 3 is_stmt 1 view .LVU175
 655              		.loc 1 289 15 is_stmt 0 view .LVU176
 656 0004 0368     		ldr	r3, [r0]
 657              		.loc 1 289 5 view .LVU177
 658 0006 204A     		ldr	r2, .L51
 659 0008 9342     		cmp	r3, r2
 660 000a 08D0     		beq	.L48
 290:Core/Src/stm32f4xx_hal_msp.c ****   {
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 294:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 295:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c ****   }
 300:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 661              		.loc 1 300 8 is_stmt 1 view .LVU178
 662              		.loc 1 300 10 is_stmt 0 view .LVU179
 663 000c 1F4A     		ldr	r2, .L51+4
 664 000e 9342     		cmp	r3, r2
 665 0010 12D0     		beq	.L49
 301:Core/Src/stm32f4xx_hal_msp.c ****   {
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 306:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 307:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 308:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 309:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 310:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 311:Core/Src/stm32f4xx_hal_msp.c **** 
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 1 */
 313:Core/Src/stm32f4xx_hal_msp.c ****   }
 314:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 666              		.loc 1 314 8 is_stmt 1 view .LVU180
 667              		.loc 1 314 10 is_stmt 0 view .LVU181
 668 0012 1F4A     		ldr	r2, .L51+8
 669 0014 9342     		cmp	r3, r2
 670 0016 23D0     		beq	.L50
ARM GAS  /tmp/ccprjcy6.s 			page 20


 671              	.LVL28:
 672              	.L43:
 315:Core/Src/stm32f4xx_hal_msp.c ****   {
 316:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 0 */
 319:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 320:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 322:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 1 */
 327:Core/Src/stm32f4xx_hal_msp.c ****   }
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c **** }
 673              		.loc 1 329 1 view .LVU182
 674 0018 05B0     		add	sp, sp, #20
 675              		.cfi_remember_state
 676              		.cfi_def_cfa_offset 4
 677              		@ sp needed
 678 001a 5DF804FB 		ldr	pc, [sp], #4
 679              	.LVL29:
 680              	.L48:
 681              		.cfi_restore_state
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 682              		.loc 1 295 5 is_stmt 1 view .LVU183
 683              	.LBB11:
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 684              		.loc 1 295 5 view .LVU184
 685 001e 0023     		movs	r3, #0
 686 0020 0193     		str	r3, [sp, #4]
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 687              		.loc 1 295 5 view .LVU185
 688 0022 1C4B     		ldr	r3, .L51+12
 689 0024 1A6C     		ldr	r2, [r3, #64]
 690 0026 42F00402 		orr	r2, r2, #4
 691 002a 1A64     		str	r2, [r3, #64]
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 692              		.loc 1 295 5 view .LVU186
 693 002c 1B6C     		ldr	r3, [r3, #64]
 694 002e 03F00403 		and	r3, r3, #4
 695 0032 0193     		str	r3, [sp, #4]
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 696              		.loc 1 295 5 view .LVU187
 697 0034 019B     		ldr	r3, [sp, #4]
 698              	.LBE11:
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 699              		.loc 1 295 5 view .LVU188
 700 0036 EFE7     		b	.L43
 701              	.L49:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 702              		.loc 1 306 5 view .LVU189
 703              	.LBB12:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 704              		.loc 1 306 5 view .LVU190
ARM GAS  /tmp/ccprjcy6.s 			page 21


 705 0038 0021     		movs	r1, #0
 706 003a 0291     		str	r1, [sp, #8]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 707              		.loc 1 306 5 view .LVU191
 708 003c 154B     		ldr	r3, .L51+12
 709 003e 5A6C     		ldr	r2, [r3, #68]
 710 0040 42F40032 		orr	r2, r2, #131072
 711 0044 5A64     		str	r2, [r3, #68]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 712              		.loc 1 306 5 view .LVU192
 713 0046 5B6C     		ldr	r3, [r3, #68]
 714 0048 03F40033 		and	r3, r3, #131072
 715 004c 0293     		str	r3, [sp, #8]
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 716              		.loc 1 306 5 view .LVU193
 717 004e 029B     		ldr	r3, [sp, #8]
 718              	.LBE12:
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 719              		.loc 1 306 5 view .LVU194
 308:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 720              		.loc 1 308 5 view .LVU195
 721 0050 0A46     		mov	r2, r1
 722 0052 1920     		movs	r0, #25
 723              	.LVL30:
 308:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 724              		.loc 1 308 5 is_stmt 0 view .LVU196
 725 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 726              	.LVL31:
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 727              		.loc 1 309 5 is_stmt 1 view .LVU197
 728 0058 1920     		movs	r0, #25
 729 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 730              	.LVL32:
 731 005e DBE7     		b	.L43
 732              	.LVL33:
 733              	.L50:
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 734              		.loc 1 320 5 view .LVU198
 735              	.LBB13:
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 736              		.loc 1 320 5 view .LVU199
 737 0060 0021     		movs	r1, #0
 738 0062 0391     		str	r1, [sp, #12]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 739              		.loc 1 320 5 view .LVU200
 740 0064 0B4B     		ldr	r3, .L51+12
 741 0066 5A6C     		ldr	r2, [r3, #68]
 742 0068 42F48022 		orr	r2, r2, #262144
 743 006c 5A64     		str	r2, [r3, #68]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 744              		.loc 1 320 5 view .LVU201
 745 006e 5B6C     		ldr	r3, [r3, #68]
 746 0070 03F48023 		and	r3, r3, #262144
 747 0074 0393     		str	r3, [sp, #12]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 748              		.loc 1 320 5 view .LVU202
 749 0076 039B     		ldr	r3, [sp, #12]
ARM GAS  /tmp/ccprjcy6.s 			page 22


 750              	.LBE13:
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 751              		.loc 1 320 5 view .LVU203
 322:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 752              		.loc 1 322 5 view .LVU204
 753 0078 0A46     		mov	r2, r1
 754 007a 1A20     		movs	r0, #26
 755              	.LVL34:
 322:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 756              		.loc 1 322 5 is_stmt 0 view .LVU205
 757 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 758              	.LVL35:
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 759              		.loc 1 323 5 is_stmt 1 view .LVU206
 760 0080 1A20     		movs	r0, #26
 761 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 762              	.LVL36:
 763              		.loc 1 329 1 is_stmt 0 view .LVU207
 764 0086 C7E7     		b	.L43
 765              	.L52:
 766              		.align	2
 767              	.L51:
 768 0088 00080040 		.word	1073743872
 769 008c 00440140 		.word	1073824768
 770 0090 00480140 		.word	1073825792
 771 0094 00380240 		.word	1073887232
 772              		.cfi_endproc
 773              	.LFE226:
 775              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 776              		.align	1
 777              		.global	HAL_TIM_MspPostInit
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 782              	HAL_TIM_MspPostInit:
 783              	.LVL37:
 784              	.LFB227:
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 331:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 332:Core/Src/stm32f4xx_hal_msp.c **** {
 785              		.loc 1 332 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 32
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		.loc 1 332 1 is_stmt 0 view .LVU209
 790 0000 00B5     		push	{lr}
 791              		.cfi_def_cfa_offset 4
 792              		.cfi_offset 14, -4
 793 0002 89B0     		sub	sp, sp, #36
 794              		.cfi_def_cfa_offset 40
 333:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 795              		.loc 1 333 3 is_stmt 1 view .LVU210
 796              		.loc 1 333 20 is_stmt 0 view .LVU211
 797 0004 0023     		movs	r3, #0
 798 0006 0393     		str	r3, [sp, #12]
 799 0008 0493     		str	r3, [sp, #16]
 800 000a 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccprjcy6.s 			page 23


 801 000c 0693     		str	r3, [sp, #24]
 802 000e 0793     		str	r3, [sp, #28]
 334:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM4)
 803              		.loc 1 334 3 is_stmt 1 view .LVU212
 804              		.loc 1 334 10 is_stmt 0 view .LVU213
 805 0010 0368     		ldr	r3, [r0]
 806              		.loc 1 334 5 view .LVU214
 807 0012 1C4A     		ldr	r2, .L59
 808 0014 9342     		cmp	r3, r2
 809 0016 05D0     		beq	.L57
 335:Core/Src/stm32f4xx_hal_msp.c ****   {
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 339:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 340:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 341:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> TIM4_CH4
 342:Core/Src/stm32f4xx_hal_msp.c ****     */
 343:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = H_BRIDGE_Pin;
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(H_BRIDGE_GPIO_Port, &GPIO_InitStruct);
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 353:Core/Src/stm32f4xx_hal_msp.c ****   }
 354:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM10)
 810              		.loc 1 354 8 is_stmt 1 view .LVU215
 811              		.loc 1 354 10 is_stmt 0 view .LVU216
 812 0018 1B4A     		ldr	r2, .L59+4
 813 001a 9342     		cmp	r3, r2
 814 001c 19D0     		beq	.L58
 815              	.LVL38:
 816              	.L53:
 355:Core/Src/stm32f4xx_hal_msp.c ****   {
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 361:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 362:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> TIM10_CH1
 363:Core/Src/stm32f4xx_hal_msp.c ****     */
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = PWM_CURR_Pin;
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CURR_GPIO_Port, &GPIO_InitStruct);
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 374:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccprjcy6.s 			page 24


 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c **** }
 817              		.loc 1 376 1 view .LVU217
 818 001e 09B0     		add	sp, sp, #36
 819              		.cfi_remember_state
 820              		.cfi_def_cfa_offset 4
 821              		@ sp needed
 822 0020 5DF804FB 		ldr	pc, [sp], #4
 823              	.LVL39:
 824              	.L57:
 825              		.cfi_restore_state
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 826              		.loc 1 339 5 is_stmt 1 view .LVU218
 827              	.LBB14:
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 828              		.loc 1 339 5 view .LVU219
 829 0024 0023     		movs	r3, #0
 830 0026 0193     		str	r3, [sp, #4]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 831              		.loc 1 339 5 view .LVU220
 832 0028 184B     		ldr	r3, .L59+8
 833 002a 1A6B     		ldr	r2, [r3, #48]
 834 002c 42F00202 		orr	r2, r2, #2
 835 0030 1A63     		str	r2, [r3, #48]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 836              		.loc 1 339 5 view .LVU221
 837 0032 1B6B     		ldr	r3, [r3, #48]
 838 0034 03F00203 		and	r3, r3, #2
 839 0038 0193     		str	r3, [sp, #4]
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 840              		.loc 1 339 5 view .LVU222
 841 003a 019B     		ldr	r3, [sp, #4]
 842              	.LBE14:
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 843              		.loc 1 339 5 view .LVU223
 343:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 844              		.loc 1 343 5 view .LVU224
 343:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 845              		.loc 1 343 25 is_stmt 0 view .LVU225
 846 003c 4FF40073 		mov	r3, #512
 847 0040 0393     		str	r3, [sp, #12]
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 848              		.loc 1 344 5 is_stmt 1 view .LVU226
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 849              		.loc 1 344 26 is_stmt 0 view .LVU227
 850 0042 0223     		movs	r3, #2
 851 0044 0493     		str	r3, [sp, #16]
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 852              		.loc 1 345 5 is_stmt 1 view .LVU228
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 853              		.loc 1 346 5 view .LVU229
 347:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(H_BRIDGE_GPIO_Port, &GPIO_InitStruct);
 854              		.loc 1 347 5 view .LVU230
 347:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(H_BRIDGE_GPIO_Port, &GPIO_InitStruct);
 855              		.loc 1 347 31 is_stmt 0 view .LVU231
 856 0046 0793     		str	r3, [sp, #28]
 348:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccprjcy6.s 			page 25


 857              		.loc 1 348 5 is_stmt 1 view .LVU232
 858 0048 03A9     		add	r1, sp, #12
 859 004a 1148     		ldr	r0, .L59+12
 860              	.LVL40:
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 861              		.loc 1 348 5 is_stmt 0 view .LVU233
 862 004c FFF7FEFF 		bl	HAL_GPIO_Init
 863              	.LVL41:
 864 0050 E5E7     		b	.L53
 865              	.LVL42:
 866              	.L58:
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 867              		.loc 1 360 5 is_stmt 1 view .LVU234
 868              	.LBB15:
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 869              		.loc 1 360 5 view .LVU235
 870 0052 0023     		movs	r3, #0
 871 0054 0293     		str	r3, [sp, #8]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 872              		.loc 1 360 5 view .LVU236
 873 0056 0D4B     		ldr	r3, .L59+8
 874 0058 1A6B     		ldr	r2, [r3, #48]
 875 005a 42F00202 		orr	r2, r2, #2
 876 005e 1A63     		str	r2, [r3, #48]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 877              		.loc 1 360 5 view .LVU237
 878 0060 1B6B     		ldr	r3, [r3, #48]
 879 0062 03F00203 		and	r3, r3, #2
 880 0066 0293     		str	r3, [sp, #8]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 881              		.loc 1 360 5 view .LVU238
 882 0068 029B     		ldr	r3, [sp, #8]
 883              	.LBE15:
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM10 GPIO Configuration
 884              		.loc 1 360 5 view .LVU239
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 885              		.loc 1 364 5 view .LVU240
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 886              		.loc 1 364 25 is_stmt 0 view .LVU241
 887 006a 4FF48073 		mov	r3, #256
 888 006e 0393     		str	r3, [sp, #12]
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 889              		.loc 1 365 5 is_stmt 1 view .LVU242
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 890              		.loc 1 365 26 is_stmt 0 view .LVU243
 891 0070 0223     		movs	r3, #2
 892 0072 0493     		str	r3, [sp, #16]
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 893              		.loc 1 366 5 is_stmt 1 view .LVU244
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 894              		.loc 1 367 5 view .LVU245
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CURR_GPIO_Port, &GPIO_InitStruct);
 895              		.loc 1 368 5 view .LVU246
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PWM_CURR_GPIO_Port, &GPIO_InitStruct);
 896              		.loc 1 368 31 is_stmt 0 view .LVU247
 897 0074 0323     		movs	r3, #3
 898 0076 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccprjcy6.s 			page 26


 369:Core/Src/stm32f4xx_hal_msp.c **** 
 899              		.loc 1 369 5 is_stmt 1 view .LVU248
 900 0078 03A9     		add	r1, sp, #12
 901 007a 0548     		ldr	r0, .L59+12
 902              	.LVL43:
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 903              		.loc 1 369 5 is_stmt 0 view .LVU249
 904 007c FFF7FEFF 		bl	HAL_GPIO_Init
 905              	.LVL44:
 906              		.loc 1 376 1 view .LVU250
 907 0080 CDE7     		b	.L53
 908              	.L60:
 909 0082 00BF     		.align	2
 910              	.L59:
 911 0084 00080040 		.word	1073743872
 912 0088 00440140 		.word	1073824768
 913 008c 00380240 		.word	1073887232
 914 0090 00040240 		.word	1073873920
 915              		.cfi_endproc
 916              	.LFE227:
 918              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 919              		.align	1
 920              		.global	HAL_TIM_Encoder_MspDeInit
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 925              	HAL_TIM_Encoder_MspDeInit:
 926              	.LVL45:
 927              	.LFB228:
 377:Core/Src/stm32f4xx_hal_msp.c **** /**
 378:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 379:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 380:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 381:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 382:Core/Src/stm32f4xx_hal_msp.c **** */
 383:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 384:Core/Src/stm32f4xx_hal_msp.c **** {
 928              		.loc 1 384 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		.loc 1 384 1 is_stmt 0 view .LVU252
 933 0000 08B5     		push	{r3, lr}
 934              		.cfi_def_cfa_offset 8
 935              		.cfi_offset 3, -8
 936              		.cfi_offset 14, -4
 385:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 937              		.loc 1 385 3 is_stmt 1 view .LVU253
 938              		.loc 1 385 18 is_stmt 0 view .LVU254
 939 0002 0368     		ldr	r3, [r0]
 940              		.loc 1 385 5 view .LVU255
 941 0004 B3F1804F 		cmp	r3, #1073741824
 942 0008 00D0     		beq	.L64
 943              	.LVL46:
 944              	.L61:
 386:Core/Src/stm32f4xx_hal_msp.c ****   {
 387:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
ARM GAS  /tmp/ccprjcy6.s 			page 27


 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 390:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 391:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 394:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 395:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 396:Core/Src/stm32f4xx_hal_msp.c ****     */
 397:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(ENC0_GPIO_Port, ENC0_Pin);
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(ENC1_GPIO_Port, ENC1_Pin);
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 401:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 404:Core/Src/stm32f4xx_hal_msp.c ****   }
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c **** }
 945              		.loc 1 406 1 view .LVU256
 946 000a 08BD     		pop	{r3, pc}
 947              	.LVL47:
 948              	.L64:
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 949              		.loc 1 391 5 is_stmt 1 view .LVU257
 950 000c 074A     		ldr	r2, .L65
 951 000e 136C     		ldr	r3, [r2, #64]
 952 0010 23F00103 		bic	r3, r3, #1
 953 0014 1364     		str	r3, [r2, #64]
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 954              		.loc 1 397 5 view .LVU258
 955 0016 4FF40041 		mov	r1, #32768
 956 001a 0548     		ldr	r0, .L65+4
 957              	.LVL48:
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 958              		.loc 1 397 5 is_stmt 0 view .LVU259
 959 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 960              	.LVL49:
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 961              		.loc 1 399 5 is_stmt 1 view .LVU260
 962 0020 0821     		movs	r1, #8
 963 0022 0448     		ldr	r0, .L65+8
 964 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 965              	.LVL50:
 966              		.loc 1 406 1 is_stmt 0 view .LVU261
 967 0028 EFE7     		b	.L61
 968              	.L66:
 969 002a 00BF     		.align	2
 970              	.L65:
 971 002c 00380240 		.word	1073887232
 972 0030 00000240 		.word	1073872896
 973 0034 00040240 		.word	1073873920
 974              		.cfi_endproc
 975              	.LFE228:
 977              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 978              		.align	1
 979              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  /tmp/ccprjcy6.s 			page 28


 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	HAL_TIM_Base_MspDeInit:
 985              	.LVL51:
 986              	.LFB229:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c **** /**
 409:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 410:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 411:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 412:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 413:Core/Src/stm32f4xx_hal_msp.c **** */
 414:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 415:Core/Src/stm32f4xx_hal_msp.c **** {
 987              		.loc 1 415 1 is_stmt 1 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		.loc 1 415 1 is_stmt 0 view .LVU263
 992 0000 08B5     		push	{r3, lr}
 993              		.cfi_def_cfa_offset 8
 994              		.cfi_offset 3, -8
 995              		.cfi_offset 14, -4
 416:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 996              		.loc 1 416 3 is_stmt 1 view .LVU264
 997              		.loc 1 416 15 is_stmt 0 view .LVU265
 998 0002 0368     		ldr	r3, [r0]
 999              		.loc 1 416 5 view .LVU266
 1000 0004 124A     		ldr	r2, .L75
 1001 0006 9342     		cmp	r3, r2
 1002 0008 06D0     		beq	.L72
 417:Core/Src/stm32f4xx_hal_msp.c ****   {
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 421:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 422:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 423:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 425:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 426:Core/Src/stm32f4xx_hal_msp.c ****   }
 427:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 1003              		.loc 1 427 8 is_stmt 1 view .LVU267
 1004              		.loc 1 427 10 is_stmt 0 view .LVU268
 1005 000a 124A     		ldr	r2, .L75+4
 1006 000c 9342     		cmp	r3, r2
 1007 000e 0AD0     		beq	.L73
 428:Core/Src/stm32f4xx_hal_msp.c ****   {
 429:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 433:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 435:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt DeInit */
 436:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
ARM GAS  /tmp/ccprjcy6.s 			page 29


 437:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 439:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 440:Core/Src/stm32f4xx_hal_msp.c ****   }
 441:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 1008              		.loc 1 441 8 is_stmt 1 view .LVU269
 1009              		.loc 1 441 10 is_stmt 0 view .LVU270
 1010 0010 114A     		ldr	r2, .L75+8
 1011 0012 9342     		cmp	r3, r2
 1012 0014 11D0     		beq	.L74
 1013              	.LVL52:
 1014              	.L67:
 442:Core/Src/stm32f4xx_hal_msp.c ****   {
 443:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 446:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 447:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 449:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt DeInit */
 450:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 451:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 453:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 454:Core/Src/stm32f4xx_hal_msp.c ****   }
 455:Core/Src/stm32f4xx_hal_msp.c **** 
 456:Core/Src/stm32f4xx_hal_msp.c **** }
 1015              		.loc 1 456 1 view .LVU271
 1016 0016 08BD     		pop	{r3, pc}
 1017              	.LVL53:
 1018              	.L72:
 422:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1019              		.loc 1 422 5 is_stmt 1 view .LVU272
 1020 0018 02F50C32 		add	r2, r2, #143360
 1021 001c 136C     		ldr	r3, [r2, #64]
 1022 001e 23F00403 		bic	r3, r3, #4
 1023 0022 1364     		str	r3, [r2, #64]
 1024 0024 F7E7     		b	.L67
 1025              	.L73:
 433:Core/Src/stm32f4xx_hal_msp.c **** 
 1026              		.loc 1 433 5 view .LVU273
 1027 0026 02F57442 		add	r2, r2, #62464
 1028 002a 536C     		ldr	r3, [r2, #68]
 1029 002c 23F40033 		bic	r3, r3, #131072
 1030 0030 5364     		str	r3, [r2, #68]
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1031              		.loc 1 436 5 view .LVU274
 1032 0032 1920     		movs	r0, #25
 1033              	.LVL54:
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1034              		.loc 1 436 5 is_stmt 0 view .LVU275
 1035 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1036              	.LVL55:
 1037 0038 EDE7     		b	.L67
 1038              	.LVL56:
 1039              	.L74:
 447:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccprjcy6.s 			page 30


 1040              		.loc 1 447 5 is_stmt 1 view .LVU276
 1041 003a 02F57042 		add	r2, r2, #61440
 1042 003e 536C     		ldr	r3, [r2, #68]
 1043 0040 23F48023 		bic	r3, r3, #262144
 1044 0044 5364     		str	r3, [r2, #68]
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 1045              		.loc 1 450 5 view .LVU277
 1046 0046 1A20     		movs	r0, #26
 1047              	.LVL57:
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 1048              		.loc 1 450 5 is_stmt 0 view .LVU278
 1049 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1050              	.LVL58:
 1051              		.loc 1 456 1 view .LVU279
 1052 004c E3E7     		b	.L67
 1053              	.L76:
 1054 004e 00BF     		.align	2
 1055              	.L75:
 1056 0050 00080040 		.word	1073743872
 1057 0054 00440140 		.word	1073824768
 1058 0058 00480140 		.word	1073825792
 1059              		.cfi_endproc
 1060              	.LFE229:
 1062              		.text
 1063              	.Letext0:
 1064              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1065              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1066              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1067              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1068              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1069              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1070              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1071              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1072              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1073              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1074              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1075              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccprjcy6.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccprjcy6.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccprjcy6.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccprjcy6.s:78     .text.HAL_MspInit:00000034 $d
     /tmp/ccprjcy6.s:83     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccprjcy6.s:89     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccprjcy6.s:242    .text.HAL_ADC_MspInit:0000009c $d
     /tmp/ccprjcy6.s:249    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccprjcy6.s:255    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccprjcy6.s:300    .text.HAL_ADC_MspDeInit:00000028 $d
     /tmp/ccprjcy6.s:307    .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccprjcy6.s:313    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccprjcy6.s:417    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccprjcy6.s:424    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccprjcy6.s:430    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccprjcy6.s:474    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccprjcy6.s:481    .text.HAL_TIM_Encoder_MspInit:00000000 $t
     /tmp/ccprjcy6.s:487    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
     /tmp/ccprjcy6.s:629    .text.HAL_TIM_Encoder_MspInit:00000090 $d
     /tmp/ccprjcy6.s:635    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccprjcy6.s:641    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccprjcy6.s:768    .text.HAL_TIM_Base_MspInit:00000088 $d
     /tmp/ccprjcy6.s:776    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccprjcy6.s:782    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccprjcy6.s:911    .text.HAL_TIM_MspPostInit:00000084 $d
     /tmp/ccprjcy6.s:919    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
     /tmp/ccprjcy6.s:925    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccprjcy6.s:971    .text.HAL_TIM_Encoder_MspDeInit:0000002c $d
     /tmp/ccprjcy6.s:978    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccprjcy6.s:984    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccprjcy6.s:1056   .text.HAL_TIM_Base_MspDeInit:00000050 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
