<stg><name>kernel_Pipeline_VITIS_LOOP_97_6</name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ix = alloca i32 1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar20"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:3 %sext_ln65_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln65

]]></Node>
<StgValue><ssdm name="sext_ln65_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:4 %sext_ln97_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97_1_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:6 %sext_ln97_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %w_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_3_reload

]]></Node>
<StgValue><ssdm name="w_3_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="61">
<![CDATA[
newFuncRoot:8 %sext_ln65_cast = sext i61 %sext_ln65_read

]]></Node>
<StgValue><ssdm name="sext_ln65_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="61">
<![CDATA[
newFuncRoot:9 %sext_ln97_1_cast = sext i61 %sext_ln97_1_read

]]></Node>
<StgValue><ssdm name="sext_ln97_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="61">
<![CDATA[
newFuncRoot:10 %sext_ln97_cast = sext i61 %sext_ln97_read

]]></Node>
<StgValue><ssdm name="sext_ln97_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 0, i4 %indvar20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 1, i4 %ix

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i64 %w_3_reload_read, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc102:0 %ix_1 = load i4 %ix

]]></Node>
<StgValue><ssdm name="ix_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc102:1 %indvar20_load = load i4 %indvar20

]]></Node>
<StgValue><ssdm name="indvar20_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.inc102:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc102:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc102:4 %icmp_ln97 = icmp_eq  i4 %ix_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc102:5 %add_ln97_1 = add i4 %indvar20_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc102:6 %br_ln97 = br i1 %icmp_ln97, void %for.inc102.split, void %for.inc136.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="4">
<![CDATA[
for.inc102.split:1 %indvar20_cast = zext i4 %indvar20_load

]]></Node>
<StgValue><ssdm name="indvar20_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc102.split:4 %add_ln99 = add i62 %indvar20_cast, i62 %sext_ln97_cast

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc102.split:39 %add_ln97 = add i4 %ix_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102.split:40 %store_ln97 = store i4 %add_ln97_1, i4 %indvar20

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102.split:41 %store_ln97 = store i4 %add_ln97, i4 %ix

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="62">
<![CDATA[
for.inc102.split:5 %sext_ln99_1 = sext i62 %add_ln99

]]></Node>
<StgValue><ssdm name="sext_ln99_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:6 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln99_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="84" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc102.split:9 %shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ix_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
for.inc102.split:10 %zext_ln99 = zext i7 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:11 %add_ln99_1 = add i64 %zext_ln99, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc102.split:12 %trunc_ln9 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln99_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="95" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:8 %gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="61">
<![CDATA[
for.inc102.split:13 %sext_ln99 = sext i61 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:14 %gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln99

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc102.split:15 %gmem0_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="99" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc102.split:16 %write_ln99 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_1, i64 %gmem0_addr_read, i8 255

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="100" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:17 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="101" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:17 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="102" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:17 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="103" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:17 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="104" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:17 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc102.split:18 %add_ln100 = add i62 %indvar20_cast, i62 %sext_ln97_1_cast

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc102.split:23 %add_ln100_1 = add i62 %indvar20_cast, i62 %sext_ln65_cast

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
for.inc102.split:19 %sext_ln100 = sext i62 %add_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:20 %gmem0_addr_2 = getelementptr i64 %gmem0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="110" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="111" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="112" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="113" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="114" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="115" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="116" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:21 %data_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="data_7_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="117" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102.split:22 %data_1 = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="62">
<![CDATA[
for.inc102.split:24 %sext_ln100_1 = sext i62 %add_ln100_1

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:25 %gmem0_addr_3 = getelementptr i64 %gmem0, i64 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:26 %gmem0_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_req"/></StgValue>
</operation>

<operation id="121" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="63" op_0_bw="64">
<![CDATA[
for.inc102.split:34 %trunc_ln508_1 = trunc i64 %data_1

]]></Node>
<StgValue><ssdm name="trunc_ln508_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="122" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc102.split:27 %write_ln100 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_3, i64 %data_1, i8 255

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="123" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:28 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="124" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:28 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="125" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:28 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="126" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:28 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="127" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc102.split:28 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="128" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="129" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="130" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="131" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="132" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="133" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="134" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="135" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc102.split:29 %data_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="data_6_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="136" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102.split:30 %data = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="137" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="64">
<![CDATA[
for.inc102.split:31 %trunc_ln508 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="138" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc102.split:32 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="139" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
for.inc102.split:33 %bitcast_ln526 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="140" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc102.split:35 %t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="141" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
for.inc102.split:36 %bitcast_ln526_1 = bitcast i64 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln526_1"/></StgValue>
</operation>

<operation id="142" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:37 %add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="143" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:37 %add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="144" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:37 %add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="145" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:37 %add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="146" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:37 %add3 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="147" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc102.split:0 %w_load_1 = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="148" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:38 %w_1 = dadd i64 %w_load_1, i64 %add3

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="157" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc136.preheader.exitStub:0 %w_load = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc136.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_1_out, i64 %w_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="159" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.inc136.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="149" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:38 %w_1 = dadd i64 %w_load_1, i64 %add3

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="150" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:38 %w_1 = dadd i64 %w_load_1, i64 %add3

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="151" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:38 %w_1 = dadd i64 %w_load_1, i64 %add3

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="152" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc102.split:2 %speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="153" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc102.split:3 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="154" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc102.split:38 %w_1 = dadd i64 %w_load_1, i64 %add3

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="155" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc102.split:42 %store_ln97 = store i64 %w_1, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="156" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.inc102.split:43 %br_ln97 = br void %for.inc102

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
